<TITLE>
SCOM Register List
</TITLE>
<HTML>
<STYLE type="text/css">
table.scomtable { border-width: 5px 5px 5px 5px;
                  border-spacing: 2px 2px 2px 2px;
                  border-style: outset outset outset outset;
                  border-color: black black black black;
                  table-width: 900;
                  border-collapse: collapse; }
table.scomtable th { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
table.scomtable td { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
</STYLE>
<BODY>
<A NAME="top"></A>
<TABLE border-width: 0 0 0 0>
<TD bgcolor=#FFFFFF> created Mon Jun 13 18:56:28 2022
</TD></TABLE><BR>
<strong>A listing of all addresses on this page is found <A HREF="#listing">here<A>
<BR>Back to previous <A HREF="./function.html">page<A></strong><BR>
<BR><BR>
<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 0 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000000"</A>0000000002000000 (SCOM)<BR>
<A NAME="0000000002000010"</A>0000000002000010 (SCOM1)<BR>
<A NAME="0000000002000020"</A>0000000002000020 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL0_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABSTCLK_MUXSEL_DC: Select ABIST clock source for Arrays on Chiplet Boundary. When set to 1, clocks where used from Chiplet with ABIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_SYNCCLK_MUXSEL_DC: Select the sync clock for async latches (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FLUSHMODE_INH: Prevent plats from going into flush mode (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FORCE_ALIGN: Force align signal to be sent (init value 1, drop before dropping flushmode_inh)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_ARY_WRT_THRU_DC: Set Array into write thru mode, used for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_VITL_PROTECTION: VITL LBIST protection - turn on for LBIST only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABIST_RECOV_DISABLE_DC: new signal to disable recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_MODE_BIST_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_DETERMINISTIC_TEST_ENA_DC: Forces login into deterministic test mode e.g. for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_CONSTRAIN_SAFESCAN_DC: Safe scan of N1L latches. Prevent lck when switching SE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_RRFA_TEST_ENA_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_18A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_19A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PSRO_SEL_DC: PSRO Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_32A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_33A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_34A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_35A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_36A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_37A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_38A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_39A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_CLKDIV_SEL_DC: Clock Divider Select 00=1024:1 01=64:1 10=16:1 11=4:1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_44A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_45A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_46A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_PIN_LBIST_DC: TE=1 only - PIN LBIST mode - LBIST is controlled via Pin, not by OPCG</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_48A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_49A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_50A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_51A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_55A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63A: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 1 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000001"</A>0000000002000001 (SCOM)<BR>
<A NAME="0000000002000011"</A>0000000002000011 (SCOM1)<BR>
<A NAME="0000000002000021"</A>0000000002000021 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL1_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_MULTICYCLE_TEST_FENCE_DC: Mutlicycle test fence for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_3B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION0_FENCE_DC: Fence for perv region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION1_FENCE_DC: Fence for region 1 - int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION2_FENCE_DC: Fence for region 2 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION3_FENCE_DC: Fence for region 3 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION4_FENCE_DC: Fence for region 4 - pe</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION5_FENCE_DC: Fence for region 5 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION6_FENCE_DC: Fence for region 6 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION7_FENCE_DC: Fence for region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION8_FENCE_DC: Fence for region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION9_FENCE_DC: Fence for region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION10_FENCE_DC: Fence for region 10 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION11_FENCE_DC: Fence for region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION12_FENCE_DC: Fence for region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION13_FENCE_DC: Fence for region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION14_FENCE_DC: Fence for region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_STG_ACT_EN_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31B: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 2 - Region Partial Good</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000002"</A>0000000002000002 (SCOM)<BR>
<A NAME="0000000002000012"</A>0000000002000012 (SCOM1)<BR>
<A NAME="0000000002000022"</A>0000000002000022 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL2_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PGOOD: Partial Good for region0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PGOOD: Partial Good for region 1 - int 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PGOOD: Partial Good for region 2 - reserved 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PGOOD: Partial Good for region 3 - reserved 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PGOOD: Partial Good for region 4 - pe 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PGOOD: Partial Good for region 5 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PGOOD: Partial Good for region 6 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PGOOD: Partial Good for region 7 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PGOOD: Partial Good for region 8 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PGOOD: Partial Good for region 9 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PGOOD: Partial Good for region 10 - reserved 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PGOOD: Partial Good for region 11 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PGOOD: Partial Good for region 12 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PGOOD: Partial Good for region 13 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PGOOD: Partial Good for region 14 - unused 0=bad, 1=good</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 3 - Region PSCOM Enable</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000003"</A>0000000002000003 (SCOM)<BR>
<A NAME="0000000002000013"</A>0000000002000013 (SCOM1)<BR>
<A NAME="0000000002000023"</A>0000000002000023 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL3_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PSCOM_EN: Region0 PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PSCOM_EN: Region 1 - int - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PSCOM_EN: Region 2 - reserved - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PSCOM_EN: Region 3 - reserved - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PSCOM_EN: Region 4 - pe - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PSCOM_EN: Region 5 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PSCOM_EN: Region 6 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PSCOM_EN: Region 7 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PSCOM_EN: Region 8 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PSCOM_EN: Region 9 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PSCOM_EN: Region 10 - reserved - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PSCOM_EN: Region 11 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PSCOM_EN: Region 12 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PSCOM_EN: Region 13 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PSCOM_EN: Region 14 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 4 - Region Flushmode inhibit</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000004"</A>0000000002000004 (SCOM)<BR>
<A NAME="0000000002000014"</A>0000000002000014 (SCOM1)<BR>
<A NAME="0000000002000024"</A>0000000002000024 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL4_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION0_FLUSHMODE_INH: Region0 flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION1_FLUSHMODE_INH: Region 1 - int - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION2_FLUSHMODE_INH: Region 2 - reserved - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION3_FLUSHMODE_INH: Region 3 - reserved - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION4_FLUSHMODE_INH: Region 4 - pe - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION5_FLUSHMODE_INH: Region 5 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION6_FLUSHMODE_INH: Region 6 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION7_FLUSHMODE_INH: Region 7 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION8_FLUSHMODE_INH: Region 8 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION9_FLUSHMODE_INH: Region 9 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION10_FLUSHMODE_INH: Region 10 - reserved - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION11_FLUSHMODE_INH: Region 11 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION12_FLUSHMODE_INH: Region 12 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION13_FLUSHMODE_INH: Region 13 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION14_FLUSHMODE_INH: Region 14 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 5 - Power Gate</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000005"</A>0000000002000005 (SCOM)<BR>
<A NAME="0000000002000015"</A>0000000002000015 (SCOM1)<BR>
<A NAME="0000000002000025"</A>0000000002000025 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CTRL5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CTRL5_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_00: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_01: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_02: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_03: Power Gate Control - EQ: DFT Fence vitl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_04: Power Gate Control - EQ: DFT Fence Perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_05: Power Gate Control - EQ: DFT Fence Region 1 - int -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_06: Power Gate Control - EQ: DFT Fence Region 2 - reserved -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_07: Power Gate Control - EQ: DFT Fence Region 3 - reserved -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_08: Power Gate Control - EQ: DFT Fence Region 4 - pe -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_09: Power Gate Control - EQ: DFT Fence Region 5 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_010: Power Gate Control - EQ: DFT Fence Region 6 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_011: Power Gate Control - EQ: DFT Fence Region 7 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_012: Power Gate Control - EQ: DFT Fence Region 8 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_013: Power Gate Control - EQ: DFT Fence Region 9 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_014: Power Gate Control - EQ: DFT Fence Region 10 - reserved -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_015: Power Gate Control - EQ: DFT Fence Region 11 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_016: Power Gate Control - EQ: DFT Fence Region 12 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_017: Power Gate Control - EQ: DFT Fence Region 13 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_018: Power Gate Control - EQ: DFT Fence Region 14 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_019: Power Gate Control</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 0 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000008"</A>0000000002000008 (SCOM)<BR>
<A NAME="0000000002000018"</A>0000000002000018 (SCOM1)<BR>
<A NAME="0000000002000028"</A>0000000002000028 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CONF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CONF0_OUT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE0_SEL_DC: Probe 0 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_7G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE1_SEL_DC: Probe 1 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_14G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_15G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE2_SEL_DC: Probe 2 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_23G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE3_SEL_DC: Probe 3 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_30G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_31G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_OFLOW_FEH_SEL_DC: ABIST Overflow/Fail Ever Happen Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_PROTECT_DC: Enables Scan Protection - Enables Scan Collision Error Mechanism</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SDIS_DC_N: For Scan Diagnostic to Discable Scan path</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_DIAG_DC: For System Scan diag control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_36G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_37G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_38G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_39G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_MASK_VITL_PCB_ERR_DC: Mask VITL PCB Errors from CC or CPLT_CTRL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC: Mask VITL Errors in CC, which are not PCB related</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCB_DBG_GLB_BRCST_EN: DD2 only: Enable Debug Broadcast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_45G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_CANARY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_ID_DC: Topology ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_55G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63G: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 1 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000009"</A>0000000002000009 (SCOM)<BR>
<A NAME="0000000002000019"</A>0000000002000019 (SCOM1)<BR>
<A NAME="0000000002000029"</A>0000000002000029 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_CONF1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_CONF1_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_ANEN_AMUX_VSEL_EN_EQ_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_ANEN_AMUX_VSEL_NORTH_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_6H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_8H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_11H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_12H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_13H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_14H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_15H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_18H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_22H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31H: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Status Register - Interrupt send out on bit change if not masked via Chiplet Mask Register. Mask only mask the interrupt, not the status register!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000100"</A>0000000002000100 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_STAT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_STAT_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABIST_DONE_DC: abist_done_dc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1I: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_3I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT0_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT1_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7I: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_OPCG_DONE_DC: OPCG done. For LBIST, ABIST, or other OPCG runs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_CHIPLET_IS_ALIGNED_DC: Indicates that Chiplet is aligned</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_10I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_11I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_12I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_13I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_14I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_15I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_16I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_17I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_18I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_19I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_20I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_21I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_22I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_23I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLOBAL_FEH_DC: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_25I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_26I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_27I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_28I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_29I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_30I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_31I: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Mask Register - Masking the Interrupt on a bitchange of the Chiplet Status Register. Does not mask the status itself!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002000101"</A>0000000002000101 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CPLT_MASK0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.CPLT_MASK_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ITR_MASK: Bitwise masking of cplt_stat0 - will prevent interrupt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CTRL Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020003FE"</A>00000000020003FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CTRL_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020003FF"</A>00000000020003FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CTRL_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010000"</A>0000000002010000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_PSCOM_MODE_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_MODE_LT_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_ADDR_PARITY_ERROR: abort_on_PCB_addr_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_WDATA_PARITY_ERROR: abort_on_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_MODE_REG_BIT_2: unused_mode_reg_bit_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_DL_RETURN_WDATA_PARITY_ERROR: abort_on_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WATCHDOG_ENABLE: watchdog_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_HANG_LIMIT: 0b11: 256, 0b10:512, 0b01:768, 0b00:1023</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_ALL_RINGS: set to logic 1 if all rings should be enable independent of ring address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_SELFRESET_ON_STATEVEC_PARITYERROR_ENABLE: fsm_selfreset_on_statevec_parityerror_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_PSCOM_MODE_LT: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010001"</A>0000000002010001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_PSCOM_STATUS_ERROR_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_ERR_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_ERR_TRAP_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_WDATA_PARITY_ERROR: Accumulated_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_ADDRESS_PARITY_ERROR: Accumulated_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR: Accumulated_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_P0_ERROR: Accumulated_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_RDATA_PARITY_ERROR: Accumulated_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_P0_ERROR: Accumulated_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE: Accumulated_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE: Accumulated_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Accumulated_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Accumulated_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Accumulated_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_LOCK_ERR: Accumulated_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_READ_WRITE_NVLD: Accumulated_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID: Accumulated_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_COMMAND_PARITY_ERROR: Accumulated_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_GENERAL_TIMEOUT: Accumulated_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Accumulated_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Accumulated_satellite_acknowledge_invalid_register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_WDATA_PARITY_ERROR: Trapped_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_ADDRESS_PARITY_ERROR: Trapped_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_WDATA_PARITY_ERROR: Trapped_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_P0_ERROR: Trapped_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_RDATA_PARITY_ERROR: Trapped_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_P0_ERROR: Trapped_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE: Trapped_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_P2S_MACHINE: Trapped_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Trapped_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Trapped_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Trapped_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_LOCK_ERR: Trapped_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_READ_WRITE_NVLD: Trapped_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_ADDR_INVALID: Trapped_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_COMMAND_PARITY_ERROR: Trapped_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_GENERAL_TIMEOUT: Trapped_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Trapped_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Trapped_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010002"</A>0000000002010002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_PSCOM_ERROR_MASK<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.PSCOM_ERR_MASK_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_WDATA_PARITY_ERROR: mask_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_ADDRESS_PARITY_ERROR: mask_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_WDATA_PARITY_ERROR: mask_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_P0_ERROR: mask_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_RDATA_PARITY_ERROR: mask_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_P0_ERROR: mask_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_INTERFACE_MACHINE: mask_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_P2S_MACHINE: mask_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH: mask_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: mask_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH: mask_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_LOCK_ERR: mask_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_READ_WRITE_NVLD: mask_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_ADDR_INVALID: mask_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_COMMAND_PARITY_ERROR: mask_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_GENERAL_TIMEOUT: mask_general_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: mask_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: mask_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE Address Trap Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010003"</A>0000000002010003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.ADDR_TRAP_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_ADDR_TRAP_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.ADDR_LAST_TRAP_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.FSM_STATE_CAPTURE_LT_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.SATELLITE_ACK_TRAP_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.PCB_REQ_MASTER_ADDR_TRAP_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR: PCB_address_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR: PCB_read_notwrite_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_ADDR_LAST_TRAP_LT: reserved_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR: Serial2Parallel_state_machine_at_time_of_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY: Satellite acknoledge bit: set to 1 if no parity error detected of Sat.No and Ack-bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR: set if write parity error detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION: set if invalid read or write access detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER: set if invalid register address detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LAST_MASTERID: MasterID of the last non-internal PSCOM transation</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Lock Enable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010005"</A>0000000002010005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_WRITE_PROTECT_ENABLE_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RING_LOCKING: General enable of ring locking upon write to specific ring</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_RING_LOCKING: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WRITE PROTECT RINGS Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010006"</A>0000000002010006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_WRITE_PROTECT_RINGS_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_RINGS_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_PROTECT_RINGS: write protect bit map for each ring</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010007"</A>0000000002010007 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_ATOMIC_LOCK_MASK_LATCH_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.ATOMIC_LOCK_ENABLE_MASK_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ATOMIC_LOCK_MASK: bit mask for atomic locking on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Fence Enable Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010008"</A>0000000002010008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_RING_FENCE_MASK_LATCH_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.PSC.PSC.RING_FENCE_ENABLE_MASK_Q_INST.LATC.L2(1:31) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RING_FENCE_ENABLE_MASK: bit mask for ring fenceing on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010400"</A>0000000002010400 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_HI_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010401"</A>0000000002010401 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_LO_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010402"</A>0000000002010402 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRCTRL_CONFIG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010403"</A>0000000002010403 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010404"</A>0000000002010404 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010405"</A>0000000002010405 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010406"</A>0000000002010406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010407"</A>0000000002010407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_4<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010408"</A>0000000002010408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_5<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010409"</A>0000000002010409 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR0_TRACE_TRDATA_CONFIG_9<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010440"</A>0000000002010440 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_HI_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010441"</A>0000000002010441 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_LO_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010442"</A>0000000002010442 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRCTRL_CONFIG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010443"</A>0000000002010443 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010444"</A>0000000002010444 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010445"</A>0000000002010445 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010446"</A>0000000002010446 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010447"</A>0000000002010447 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_4<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010448"</A>0000000002010448 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_5<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010449"</A>0000000002010449 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA0_TR1_TRACE_TRDATA_CONFIG_9<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA0.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010480"</A>0000000002010480 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_HI_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010481"</A>0000000002010481 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_LO_DATA_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010482"</A>0000000002010482 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRCTRL_CONFIG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010483"</A>0000000002010483 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010484"</A>0000000002010484 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010485"</A>0000000002010485 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010486"</A>0000000002010486 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010487"</A>0000000002010487 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_4<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010488"</A>0000000002010488 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_5<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010489"</A>0000000002010489 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_TCN0_TRA1_TR0_TRACE_TRDATA_CONFIG_9<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.TRA1.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 0 for config component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C0"</A>00000000020107C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_MODE_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#0.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#1.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#2.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#3.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#4.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#5.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#6.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#7.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#8.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#9.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#10.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#11.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#12.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DBG_LAT_REQ#13.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.DBG_PSC_SM_STATUS_INT(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.BKEND.TRACE_STATE_LAT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.BKEND.TRACE_FREEZE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.BKEND.CONDITION_HISTORY_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLB_BRCST_MODE: global_broadcast_mode (0 to 2): <BR>100: dbg_trace_run & dbg_trace_freeze <BR>101: pc_tcdbg_trace_run_fncd & dbg_trace_freeze <BR>110: dbg_triggers_out(0 to 1) <BR>111: pc_tcdbg_triggers(0 to 1) (from core) <BR><BR> glb_brcst_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SEL_MODE: Select source for trace_run and bank <BR>001: core trace run & bank <BR>010: tp broadcast run & 0 <BR>011: tc_dbg_inter_brcst latched <BR>else: dbg_trace_run & dbg_trace_bank <BR><BR> trace_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG_SEL_MODE: Select source for tcdbg_trigger(0) <BR>10: global broadcast <BR>11: pc_tcdbg_trigger (from core) <BR>else: dbg_triggers_out(0:1) <BR><BR> trig_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_XSTOP_SELECTION: enable trace stop on checkstop <BR> stop_on_xstop_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_RECOV_ERR_SELECTION: enabel trace stop on recoverable error <BR> stop_on_recov_err_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_SPATTN_SELECTION: enable trace stop on special attention <BR> stop_on_spattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_HOSTATTN_SELECTION: enable trace stop on host attention <BR> stop_on_hostattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_SEL_MODE: select freeze source: <BR>0: local debug freeze <BR>1: via broadcast: tp_tcdbg_glb_brcst(1) <BR><BR> master_clock_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE: master_clock_enable for debug macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_run_on<BR> trace_run_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: 00 is stopped, 01 is run, 10 is run-n, 11 is wait-n <BR><BR> stopped_00_running_01_runn_10_waitn_11_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_FROZEN_STATUS: 1 is frozen (needs reset) <BR><BR> is_frozen_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst1_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst2_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused<BR> unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C1"</A>00000000020107C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST1_COND_REG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_COUNT_LT: inst1 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_COUNT_LT: inst1 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C2"</A>00000000020107C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST1_COND_REG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_B: inst1_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_A: inst1_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_B: inst1_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C3"</A>00000000020107C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST1_COND_REG_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C4"</A>00000000020107C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST2_COND_REG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_COUNT_LT: inst2 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_COUNT_LT: inst2 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C5"</A>00000000020107C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST2_COND_REG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_B: inst2_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_A: inst2_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_B: inst2_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107C6"</A>00000000020107C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_INST2_COND_REG_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 10 for debug backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107CD"</A>00000000020107CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_TRACE_REG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_TRACE_REG_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=47><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#0.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#1.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#2.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#3.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#4.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#5.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#6.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#7.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#8.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#9.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#10.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#11.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#12.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#13.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#14.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#15.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#16.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#17.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#18.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#19.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#32.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#33.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#34.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#35.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#36.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#37.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#38.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#39.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#40.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#41.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#42.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#43.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#44.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#45.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#46.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#47.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#48.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#49.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#50.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#51.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#52.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#53.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#54.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#55.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#56.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#57.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE: Enable of instance 1 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE: Enable of instance 2 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_TRIG_SEL: Select inst1 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_TRIG_SEL: Select inst1 condition2 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_TRIG_SEL: Select inst1 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_TRIG_SEL: Select inst2 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_TRIG_SEL: Select inst2 condition2 trigger for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_TRIG_SEL: Select inst2 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_STOP: enable trigger on stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_FREEZE: enable trigger on freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS0_TRIG_SEL: Select which of the debug events of the debug front end component will be used for dbg_triggers_out(3) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS1_TRIG_SEL: Select which of the debug event of the debug front end component s will be multiplexed to dbg_triggers_out(4) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TP_TRIG_SEL: select which of the debug events will be multiplexed to dbg_triggers_out(5 to 6) of the debug backend logic component <BR> 00 = triggers_out_lt(0) & triggers_out_lt(1) <BR> 01 = triggers_out_lt(0) & triggers_out_lt(2) <BR> 10 = triggers_out_lt(1) & triggers_out_lt(2) <BR> 11 = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_ARM_SEL: select which of the debug events will be multiplexed to dbg_wat_arm (unused) <BR> XXXX = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(0) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(1) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 11 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107CE"</A>00000000020107CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_TRACE_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_TRACE_REG_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#64.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#65.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#66.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#67.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#68.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#69.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#70.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#71.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#72.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#73.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#74.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#75.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#88.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#89.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#90.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#91.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#92.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#93.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#100.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#101.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#102.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#103.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#104.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#105.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#112.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#113.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#114.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#115.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#116.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#117.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#118.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#119.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_DO: Inst1 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_DO: Inst1 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_DO: Inst1 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_DO: inst2 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_DO: Inst2 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_DO: Inst2 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_BANK: trace bank switch (inst1, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_BANK: trace bank switch (inst1, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst1, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_BANK: trace bank switch (inst2, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_BANK: trace bank switch (inst2, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst2, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst1_condition1_lt <BR>001 = inst1_condition2_lt <BR>010 = inst1_condition3_lt <BR>011 = inst1_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_SELECTOR: enable_fir_trig_xstop: enable checkstop on debug trigger: <BR>0 = disable checksop on debug trigger <BR>1 = enable checksop on debug trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst2_condition1_lt <BR>001 = inst2_condition2_lt <BR>010 = inst2_condition3_lt <BR>011 = inst2_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_SELECTOR: enable_fir_error_xstop: enable checkstop on fir error: <BR>0 = disable checkstop on fir error <BR>1 = enable checkstop on fir error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 12 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107CF"</A>00000000020107CF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DBG_TRACE_MODE_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_N0_DBG_TRACE_MODE_REG_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#128.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#129.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#130.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#131.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#132.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#133.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#134.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#135.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#136.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#137.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#138.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#139.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#140.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#141.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#142.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#143.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#144.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#145.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#146.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#147.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#148.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#149.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#150.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.TRAC_LAT_REQ#151.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_COUNT_COMPARE_VALUE: Compare value for the run-N counter used in trace modes run-N and wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMM_FREEZE_MODE: immediate freeze mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_ERR: stop and freeze on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_ON_RUNN_MATCH: bank switch on runn match</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_TEST_MODE: force run-N condition to be true</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_HIST_MODE: accumulate history mode, do not clear history mode when trace_run active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FRZ_COUNT_ON_FRZ: freeze condition counters on trace freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_BANK: extends bank signal so that it can be picked up by trace if slower trace macro (0x11 = 4:1, 0x10 = 3:1, 0x01 = 2:1, else 1x</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace start/stop/rest using scom command, use write data(0/1/2) = 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107D0"</A>00000000020107D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.DEBUG_TRACE_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.DEBUG_TRACE_CONTROL(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_reset</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>xtra / dedicated trace mode register for core triggers</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020107D1"</A>00000000020107D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.DBG.XTRA_TRACE_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.DBG.CONFIG.XTRA_TRACE_MODE_LT_INST.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XTRA_TRACE_MODE_DATA: xtra / dedicated trace mode register for core triggers</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Program Debug 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010800"</A>0000000002010800 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PGM_DBG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These first 16 bytes of the Interrupt Controller base CI 4K page is reserved for debug purposes (catching under-specified indexes).  Any CI Write data to these location is ignored, while any CI Read will return all ones. <BR>MMIO offset = 0x000, 0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111111111111111111111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Program Debug 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010801"</A>0000000002010801 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PGM_DBG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These first 16 bytes of the Interrupt Controller base CI 4K page is reserved for debug purposes (catching under-specified indexes).  Any CI Write data to these location is ignored, while any CI Read will return all ones. <BR>MMIO offset = 0x000, 0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111111111111111111111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XIVE Capabilities</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010802"</A>0000000002010802 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_XIVE_CAP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains a collection of XIVE architected capabilities. <BR>MMIO offset = 0x010 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.XIVE_CAP_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_XIVE_INFO_0_55: See the XIVE2 Specification for the details of bits 0 to 55 of this read-only register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_PHB_PQ_DISABLE: PHB PQ disable mode support <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_PHB_ABT: PHB address based trigger mode support <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_EXPLOITATION_MODE: Exploitation mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_STORE_EOI: StoreEOI mode support <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_SCALABLE_SYNC_KILL: Scalable sync and kill support <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_SCALABLE_WATCH: Scalable watch support <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CAP_RSVD: Reserved <BR>*parsing script ignores reserved if it is last field <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XIVE Configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010803"</A>0000000002010803 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_XIVE_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains a collection of XIVE architected configuration modes. <BR>MMIO offset = 0x018 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.XIVE_CFG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_RESERVED_0_7: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_USER_INT_PRIORITIES_0_1: User Interrupt priorities <BR><BR>Dial enums:<BR>1=>0b00<BR>2=>0b01<BR>4=>0b10<BR>8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_VP_INT_PRIORITIES_0_1: VP Interrupt priorities <BR><BR>Dial enums:<BR>1=>0b00<BR>2=>0b01<BR>4=>0b10<BR>8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_BLOCKID_WIDTH_0_1: Block ID width <BR><BR>Dial enums:<BR>BLOCK_ID_IS_4_BITS=>0b00<BR>BLOCK_ID_IS_5_BITS=>0b01<BR>BLOCK_ID_IS_6_BITS=>0b10<BR>BLOCK_ID_IS_7_BITS=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_HYP_HARD_RANGE_0_1: Hypervisor Hard Range <BR><BR>Dial enums:<BR>THREAD_ID_IS_7_BITS=>0b00<BR>THREAD_ID_IS_8_BITS=>0b01<BR>THREAD_ID_IS_9_BITS=>0b10<BR>THREAD_ID_IS_10_BITS=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_HYP_HARD_BLKID_OVERRIDE: Hypervisor Hard Block ID Override (see description below) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_HYP_HARD_BLKID_0_6: Hypervisor Hard Block ID (right-aligned) - The value of the 4-bit hypervisor hardwired block id that is sent to PC (and also returned in the four LSBs <BR>of this field during a CI Load response) is determined as follows. <BR>When bit 16 (Block ID override) is 0, the value used is: <BR>Topology ID(0:3) when chip_is_node <BR>[0 & Topology ID(0:2)] when chip_is_group <BR>When bit 16 is 1, the value comes from bits 20:23 of this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_GEN1_TIMA_OS: Gen 1 TIMA OS <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_GEN1_TIMA_HYP: Gen 1 TIMA Hyp <BR>When bit 25 is loaded with 0, bits 26,27 are forced to 0. <BR>When bit 25 is loaded with 1, bits 34,35,38 are forced to 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_GEN1_TIMA_HYP_BLK0: Gen 1 TIMA General Hypervisor Block 0 <BR>Note: This bit is forced to 0 when bit 25 is loaded with 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_GEN1_TIMA_CROWD_DIS: Gen 1 TIMA Crowd disable <BR>Note: This bit is forced to 0 when bit 25 is loaded with 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_GEN1_END_ESX: Gen 1 END ESx (END ESx stores are dropped and set FIR bit 22) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_RESERVED_29_31: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_VPGRP_PRIORITIES: Gen 2 VP and Group specific interrupt priorities <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_EQPOST_INTERLEAVE: Gen 2 EQ post cache line interleave <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_ADAP_ESC_VP: Gen 2 Adaptive escalation VP target <BR>Note: This bit is forced to 0 when bit 25 is loaded with 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_ADAP_ESC_GROUP: Gen 2 Adaptive escalation group / crowd target <BR>Note: This bit is forced to 0 when bit 25 is loaded with 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_RESERVED_36_37: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_VP_SAVE_RESTORE: Gen 2 VP Context Save and Restore <BR>Note: This bit is forced to 0 when bit 25 is loaded with 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_EN_VP_SAR_CHECK: Gen 2 VP Context Save and Restore strict privilege check <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_XIVE_CFG_RESERVED_40_63: Reserved <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology ID Translation Table Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010804"</A>0000000002010804 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TTT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>All PowerBus units contain a Topology ID Translation Table.  (See section D.2 of the PowerBus architecture spec for more details).  Logically, there are 32 entries in this table; but physically, they are contained within these four SCOM-able registers.  The 5-bit Topology ID Index (in Address bits 15:19) selects one of the 32 logical entries, and the selected entry gives you the 4-bit topology id of the chip that owns that memory region. <BR>MMIO offset = 0x020, +0x008 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ID_XLAT0_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_VALID_0_7: Valid - These eight valid bits correspond to the eight entries below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_0_0_3: Topology ID Translation Table Entry (n*4 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_1_0_3: Topology ID Translation Table Entry (n*4 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_2_0_3: Topology ID Translation Table Entry (n*4 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_3_0_3: Topology ID Translation Table Entry (n*4 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_4_0_3: Topology ID Translation Table Entry (n*4 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_5_0_3: Topology ID Translation Table Entry (n*4 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_6_0_3: Topology ID Translation Table Entry (n*4 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_0_ENTRY_7_0_3: Topology ID Translation Table Entry (n*4 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology ID Translation Table Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010805"</A>0000000002010805 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TTT_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>All PowerBus units contain a Topology ID Translation Table.  (See section D.2 of the PowerBus architecture spec for more details).  Logically, there are 32 entries in this table; but physically, they are contained within these four SCOM-able registers.  The 5-bit Topology ID Index (in Address bits 15:19) selects one of the 32 logical entries, and the selected entry gives you the 4-bit topology id of the chip that owns that memory region. <BR>MMIO offset = 0x020, +0x008 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ID_XLAT1_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_VALID_0_7: Valid - These eight valid bits correspond to the eight entries below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_0_0_3: Topology ID Translation Table Entry (n*4 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_1_0_3: Topology ID Translation Table Entry (n*4 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_2_0_3: Topology ID Translation Table Entry (n*4 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_3_0_3: Topology ID Translation Table Entry (n*4 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_4_0_3: Topology ID Translation Table Entry (n*4 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_5_0_3: Topology ID Translation Table Entry (n*4 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_6_0_3: Topology ID Translation Table Entry (n*4 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_1_ENTRY_7_0_3: Topology ID Translation Table Entry (n*4 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology ID Translation Table Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010806"</A>0000000002010806 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TTT_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>All PowerBus units contain a Topology ID Translation Table.  (See section D.2 of the PowerBus architecture spec for more details).  Logically, there are 32 entries in this table; but physically, they are contained within these four SCOM-able registers.  The 5-bit Topology ID Index (in Address bits 15:19) selects one of the 32 logical entries, and the selected entry gives you the 4-bit topology id of the chip that owns that memory region. <BR>MMIO offset = 0x020, +0x008 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ID_XLAT2_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_VALID_0_7: Valid - These eight valid bits correspond to the eight entries below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_0_0_3: Topology ID Translation Table Entry (n*4 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_1_0_3: Topology ID Translation Table Entry (n*4 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_2_0_3: Topology ID Translation Table Entry (n*4 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_3_0_3: Topology ID Translation Table Entry (n*4 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_4_0_3: Topology ID Translation Table Entry (n*4 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_5_0_3: Topology ID Translation Table Entry (n*4 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_6_0_3: Topology ID Translation Table Entry (n*4 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_2_ENTRY_7_0_3: Topology ID Translation Table Entry (n*4 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology ID Translation Table Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010807"</A>0000000002010807 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TTT_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>All PowerBus units contain a Topology ID Translation Table.  (See section D.2 of the PowerBus architecture spec for more details).  Logically, there are 32 entries in this table; but physically, they are contained within these four SCOM-able registers.  The 5-bit Topology ID Index (in Address bits 15:19) selects one of the 32 logical entries, and the selected entry gives you the 4-bit topology id of the chip that owns that memory region. <BR>MMIO offset = 0x020, +0x008 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ID_XLAT3_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_VALID_0_7: Valid - These eight valid bits correspond to the eight entries below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_0_0_3: Topology ID Translation Table Entry (n*4 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_1_0_3: Topology ID Translation Table Entry (n*4 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_2_0_3: Topology ID Translation Table Entry (n*4 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_3_0_3: Topology ID Translation Table Entry (n*4 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_4_0_3: Topology ID Translation Table Entry (n*4 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_5_0_3: Topology ID Translation Table Entry (n*4 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_6_0_3: Topology ID Translation Table Entry (n*4 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TTT_3_ENTRY_7_0_3: Topology ID Translation Table Entry (n*4 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Interrupt Controller Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010808"</A>0000000002010808 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_IC_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_IC_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a fixed size of 512 pages (either 512 4K pages resulting in a 2M range, or 512 64K pages resulting in a 32M range).  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x040 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.IC_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.IC_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.IC_BAR_Q_8_INST.LATC.L2(8:42) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_IC_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_IC_BAR_PAGE_SIZE_64K: Page size for IC BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_IC_BAR_ADDR_8_42: 4K Page: Bits 8:42 point to a 2M range in memory. <BR>64K Page: Bits 8:38 point to a 32M range in memory. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thread Management Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010809"</A>0000000002010809 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TM_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a fixed size of four pages (either four 4K pages resulting in a 16K range, or four 64K pages resulting in a 256K range).  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x048 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TM_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TM_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TM_BAR_Q_8_INST.LATC.L2(8:49) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TM_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TM_BAR_PAGE_SIZE_64K: Page size for TM BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TM_BAR_ADDR_8_49: 4K Page: Bits 8:49 point to a 16K range in memory. <BR>64K Page: Bits 8:45 point to a 256K range in memory. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESB Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080A"</A>000000000201080A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ESB_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a variable size range, between 16M - 16T.  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x050 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ESB_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ESB_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ESB_BAR_Q_8_INST.LATC.L2(8:39) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ESB_BAR_SET_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ESB_BAR_RNG_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ESB_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ESB_BAR_PAGE_SIZE_64K: Page size for ESB BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ESB_BAR_ADDR_8_39: Memory address pointer, to a variable size range (from 16M to 16T). <BR>Note: The "unused" address bits (as dictated by the range selection) must be loaded with zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ESB_BAR_SET_DIV_SEL_0_2: Set Division Selector <BR><BR>Dial enums:<BR>ONE_SET=>0b000<BR>TWO_SETS=>0b001<BR>FOUR_SETS=>0b010<BR>EIGHT_SETS=>0b011<BR>SIXTEEN_SETS=>0b100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ESB_BAR_RANGE_0_4: Memory range selection <BR>0_0000 = 16M range, BAR addr bits (8:39) used in the compare <BR>0_0001 = 32M range, BAR addr bits (8:38) used in the compare <BR>0_0010 = 64M range, BAR addr bits (8:37) used in the compare <BR>0_0011 = 128M range, BAR addr bits (8:36) used in the compare <BR>0_0100 = 256M range, BAR addr bits (8:35) used in the compare <BR>0_0101 = 512M range, BAR addr bits (8:34) used in the compare <BR>0_0110 = 1G range, BAR addr bits (8:33) used in the compare <BR>0_0111 = 2G range, BAR addr bits (8:32) used in the compare <BR>0_1000 = 4G range, BAR addr bits (8:31) used in the compare <BR>0_1001 = 8G range, BAR addr bits (8:30) used in the compare <BR>0_1010 = 16G range, BAR addr bits (8:29) used in the compare <BR>0_1011 = 32G range, BAR addr bits (8:28) used in the compare <BR>0_1100 = 64G range, BAR addr bits (8:27) used in the compare <BR>0_1101 = 128G range, BAR addr bits (8:26) used in the compare <BR>0_1110 = 256G range, BAR addr bits (8:25) used in the compare <BR>0_1111 = 512G range, BAR addr bits (8:24) used in the compare <BR>1_0000 = 1T range, BAR addr bits (8:23) used in the compare <BR>1_0001 = 2T range, BAR addr bits (8:22) used in the compare <BR>1_0010 = 4T range, BAR addr bits (8:21) used in the compare <BR>1_0011 = 8T range, BAR addr bits (8:20) used in the compare <BR>1_0100 = 16T range, BAR addr bits (8:19) used in the compare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>END Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080B"</A>000000000201080B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_END_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a variable size range, between 16M - 16T.  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x058 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.END_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.END_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.END_BAR_Q_8_INST.LATC.L2(8:39) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.END_BAR_SET_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.END_BAR_RNG_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_END_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_END_BAR_PAGE_SIZE_64K: Page size for END BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_END_BAR_ADDR_8_39: Memory address pointer, to a variable size range (from 16M to 16T). <BR>Note: The "unused" address bits (as dictated by the range selection) must be loaded with zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_END_BAR_SET_DIV_SEL_0_2: Set Division Selector <BR><BR>Dial enums:<BR>ONE_SET=>0b000<BR>TWO_SETS=>0b001<BR>FOUR_SETS=>0b010<BR>EIGHT_SETS=>0b011<BR>SIXTEEN_SETS=>0b100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_END_BAR_RANGE_0_4: Memory range selection <BR>0_0000 = 16M range, BAR addr bits (8:39) used in the compare <BR>0_0001 = 32M range, BAR addr bits (8:38) used in the compare <BR>0_0010 = 64M range, BAR addr bits (8:37) used in the compare <BR>0_0011 = 128M range, BAR addr bits (8:36) used in the compare <BR>0_0100 = 256M range, BAR addr bits (8:35) used in the compare <BR>0_0101 = 512M range, BAR addr bits (8:34) used in the compare <BR>0_0110 = 1G range, BAR addr bits (8:33) used in the compare <BR>0_0111 = 2G range, BAR addr bits (8:32) used in the compare <BR>0_1000 = 4G range, BAR addr bits (8:31) used in the compare <BR>0_1001 = 8G range, BAR addr bits (8:30) used in the compare <BR>0_1010 = 16G range, BAR addr bits (8:29) used in the compare <BR>0_1011 = 32G range, BAR addr bits (8:28) used in the compare <BR>0_1100 = 64G range, BAR addr bits (8:27) used in the compare <BR>0_1101 = 128G range, BAR addr bits (8:26) used in the compare <BR>0_1110 = 256G range, BAR addr bits (8:25) used in the compare <BR>0_1111 = 512G range, BAR addr bits (8:24) used in the compare <BR>1_0000 = 1T range, BAR addr bits (8:23) used in the compare <BR>1_0001 = 2T range, BAR addr bits (8:22) used in the compare <BR>1_0010 = 4T range, BAR addr bits (8:21) used in the compare <BR>1_0011 = 8T range, BAR addr bits (8:20) used in the compare <BR>1_0100 = 16T range, BAR addr bits (8:19) used in the compare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVPG Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080C"</A>000000000201080C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_NVPG_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a variable size range, between 16M - 16T.  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x060 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVPG_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVPG_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVPG_BAR_Q_8_INST.LATC.L2(8:39) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVPG_BAR_SET_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVPG_BAR_RNG_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVPG_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVPG_BAR_PAGE_SIZE_64K: Page size for NVPG BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVPG_BAR_ADDR_8_39: Memory address pointer, to a variable size range (from 16M to 16T). <BR>Note: The "unused" address bits (as dictated by the range selection) must be loaded with zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVPG_BAR_SET_DIV_SEL_0_2: Set Division Selector <BR><BR>Dial enums:<BR>ONE_SET=>0b000<BR>TWO_SETS=>0b001<BR>FOUR_SETS=>0b010<BR>EIGHT_SETS=>0b011<BR>SIXTEEN_SETS=>0b100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVPG_BAR_RANGE_0_4: Memory range selection <BR>0_0000 = 16M range, BAR addr bits (8:39) used in the compare <BR>0_0001 = 32M range, BAR addr bits (8:38) used in the compare <BR>0_0010 = 64M range, BAR addr bits (8:37) used in the compare <BR>0_0011 = 128M range, BAR addr bits (8:36) used in the compare <BR>0_0100 = 256M range, BAR addr bits (8:35) used in the compare <BR>0_0101 = 512M range, BAR addr bits (8:34) used in the compare <BR>0_0110 = 1G range, BAR addr bits (8:33) used in the compare <BR>0_0111 = 2G range, BAR addr bits (8:32) used in the compare <BR>0_1000 = 4G range, BAR addr bits (8:31) used in the compare <BR>0_1001 = 8G range, BAR addr bits (8:30) used in the compare <BR>0_1010 = 16G range, BAR addr bits (8:29) used in the compare <BR>0_1011 = 32G range, BAR addr bits (8:28) used in the compare <BR>0_1100 = 64G range, BAR addr bits (8:27) used in the compare <BR>0_1101 = 128G range, BAR addr bits (8:26) used in the compare <BR>0_1110 = 256G range, BAR addr bits (8:25) used in the compare <BR>0_1111 = 512G range, BAR addr bits (8:24) used in the compare <BR>1_0000 = 1T range, BAR addr bits (8:23) used in the compare <BR>1_0001 = 2T range, BAR addr bits (8:22) used in the compare <BR>1_0010 = 4T range, BAR addr bits (8:21) used in the compare <BR>1_0011 = 8T range, BAR addr bits (8:20) used in the compare <BR>1_0100 = 16T range, BAR addr bits (8:19) used in the compare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVC Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080D"</A>000000000201080D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_NVC_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used during inbound cache inhibited (CI) reads/writes.  This BAR points to a variable size range, between 16M - 16T.  See the P10 Interrupt Workbook for further details. <BR>MMIO offset = 0x068 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVC_BAR_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVC_64K_PAGE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVC_BAR_Q_8_INST.LATC.L2(8:39) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVC_BAR_SET_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.NVC_BAR_RNG_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVC_BAR_VALID: Valid - When this bit is a 1, the BAR is enabled to actively participate in comparing its memory pointer to inbound operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVC_BAR_PAGE_SIZE_64K: Page size for NVC BAR: 0 = 4K, 1 = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVC_BAR_ADDR_8_39: Memory address pointer, to a variable size range (from 16M to 16T). <BR>Note: The "unused" address bits (as dictated by the range selection) must be loaded with zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVC_BAR_SET_DIV_SEL_0_2: Set Division Selector <BR><BR>Dial enums:<BR>ONE_SET=>0b000<BR>TWO_SETS=>0b001<BR>FOUR_SETS=>0b010<BR>EIGHT_SETS=>0b011<BR>SIXTEEN_SETS=>0b100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_NVC_BAR_RANGE_0_4: Memory range selection <BR>0_0000 = 16M range, BAR addr bits (8:39) used in the compare <BR>0_0001 = 32M range, BAR addr bits (8:38) used in the compare <BR>0_0010 = 64M range, BAR addr bits (8:37) used in the compare <BR>0_0011 = 128M range, BAR addr bits (8:36) used in the compare <BR>0_0100 = 256M range, BAR addr bits (8:35) used in the compare <BR>0_0101 = 512M range, BAR addr bits (8:34) used in the compare <BR>0_0110 = 1G range, BAR addr bits (8:33) used in the compare <BR>0_0111 = 2G range, BAR addr bits (8:32) used in the compare <BR>0_1000 = 4G range, BAR addr bits (8:31) used in the compare <BR>0_1001 = 8G range, BAR addr bits (8:30) used in the compare <BR>0_1010 = 16G range, BAR addr bits (8:29) used in the compare <BR>0_1011 = 32G range, BAR addr bits (8:28) used in the compare <BR>0_1100 = 64G range, BAR addr bits (8:27) used in the compare <BR>0_1101 = 128G range, BAR addr bits (8:26) used in the compare <BR>0_1110 = 256G range, BAR addr bits (8:25) used in the compare <BR>0_1111 = 512G range, BAR addr bits (8:24) used in the compare <BR>1_0000 = 1T range, BAR addr bits (8:23) used in the compare <BR>1_0001 = 2T range, BAR addr bits (8:22) used in the compare <BR>1_0010 = 4T range, BAR addr bits (8:21) used in the compare <BR>1_0011 = 8T range, BAR addr bits (8:20) used in the compare <BR>1_0100 = 16T range, BAR addr bits (8:19) used in the compare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Table Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080E"</A>000000000201080E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_TAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used in conjunction with the Table Data Register (below) to read/write various tables within CQ. Software first loads the Table Address Register to point to the desired table (and the entry within that table), then software can access that specific entry via reading/writing the Table Data Register. <BR>MMIO offset = 0x070 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TAR_INC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TAR_SEL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.TAR_ADR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TAR_AUTO_INC: Auto Increment - When this bit is a 1, any access to the Table Data Register will increment the Entry Pointer (in bits 28:31). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TAR_TABLE_SEL_0_3: Table Select (0:3) - Selects which table is being accessed <BR><BR>Dial enums:<BR>ESB_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0000<BR>END_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0010<BR>NVPG_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0011<BR>NVC_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0101<BR>MIGRATION_REGISTER_TABLE__15_ENTRIES_1_15_=>0b0111<BR>BLOCK_SCOPE_TABLE_GENERAL__16_ENTRIES_0_15_=>0b1000<BR>BLOCK_SCOPE_TABLE_HYP_HARD__16_ENTRIES_0_15_=>0b1001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000 <BR>Dial enums:<BR>ESB_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0000<BR>END_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0010<BR>NVPG_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0011<BR>NVC_SET_TRANSLATION_TABLE__16_ENTRIES_0_15_=>0b0101<BR>MIGRATION_REGISTER_TABLE__15_ENTRIES_1_15_=>0b0111<BR>BLOCK_SCOPE_TABLE_GENERAL__16_ENTRIES_0_15_=>0b1000<BR>BLOCK_SCOPE_TABLE_HYP_HARD__16_ENTRIES_0_15_=>0b1001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_TAR_ENTRY_SEL_0_3: Entry Pointer (0:3) - When the Auto Increment bit is a 1, any access to the Table Data Register will increment this Entry Pointer. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Table Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201080F"</A>000000000201080F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_TDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used in conjunction with the Table Address Register (above) to read/write various tables within CQ.  Software first loads the Table Address Register to point to the desired table (and the entry within that table), then software can access that specific entry via reading/writing the Table Data Register.  Sync Reset causes all entries of all tables to be loaded with zeros. <BR>MMIO offset = 0x078 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Processor Cores Enabled for MsgSnd</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010810"</A>0000000002010810 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_MSGSND</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_MSGSND<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Identifies which of the 32 possible core chiplets are enabled and available to receive the MsgSnd PowerBus command.  A MsgSnd command that targets an enabled core will be given a pResp of lpc_ack.  A MsgSnd command that targets a disabled core will be ignored.  Note that CQ does not need to be explicitly aware of Normal-core vs. Fused-core mode.  Regardless of the mode, CQ will always use PB Addr(23:27) to index into this register. <BR>MMIO offset = 0x080 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_MSGSND_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_MSGSND_CORES_ENABLED_0_31: In Normal Core Mode, these 32 bits reference the 32 logical 4-threaded cores. <BR>bit 0 = core 0 (0 is dead, 1 is active) <BR>bit 1 = core 1 <BR>bit 2 = core 2 <BR>(and so on) <BR>In Fused Core Mode, these 16 pairs of bits reference the 16 logical 8-threaded cores. <BR>bits 0:1 = core 0 (set to either 00 or 11) <BR>bits 2:3 = core 1 <BR>bits 4:5 = core 2 <BR>(and so on) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Controller Interrupt Format</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010811"</A>0000000002010811 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_MC_INT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Each of the four MC units will send an interrupt signal to INT.  A rising-edge detected on one of these signals will queue a pending interrupt, with a max of two triggers queued up for each one of the four signals.  These MC interrupts will become Event Trigger ESb (dataless) CI Stores sent to VC, to the HW queue.  This register is used by all four MC interrupts. <BR>MMIO offset = 0x088 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.MC_INT_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.MC_INT_BLKID_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.MC_INT_OFFSET_Q_0_INST.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_MC_INT_VALID: Valid - When this bit is a 1, it indicates that this register has been loaded and the memory controller interrupts are allowed to flow. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_MC_INT_BLOCK_ID_0_3: Block ID - To be placed in AIB Address bits 4:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_MC_INT_ESB_OFFSET_0_25: ESB Offset - the upper 26 bits of the final 28 bit ESB offset. <BR>AIB Addr 23:50 = 28 bit ESB offset = (26 bits from this field + 2 bits indicating which MC unit). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Interrupt Unit Reset Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010812"</A>0000000002010812 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_RST_CTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_RST_CTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This is a SCOM-only register.  It can neither be read nor written via MMIO. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.RESET_CTL_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_SYNC_RESET: Interrupt unit synchronous reset - Writing a 1 to this bit will cause a synchronous reset pulse (with a duration of 128 cycles) to be sent throughout <BR>the Interrupt unit. This register bit itself, however, auto-resets one cycle after being written. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_QUIESCE_PB: Quiesce the PowerBus in preparation for a warm boot. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_MASTER_IDLE: PowerBus master (outbound) machines are all idle - the Read, Write and Interrupt machines. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_SLAVE_IDLE: PowerBus slave (inbound) machines are all idle - the Store and Load machines, including the Tunnel CI Load queue. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_PB_BAR_RESET: PowerBus BAR Reset - Writing a 1 to this bit will cause the six BARs (IC_BAR, TM_BAR, NVPG_BAR, NVC_BAR, ESB_BAR, END_BAR) "valid" bit to be reset to <BR>zero. The six BARs are not affected by the normal synchronous reset (see bit 0), and thus this bit gives software the flexibility to either reset or <BR>preserve the BARs when resetting the Interrupt unit. This bit auto-resets. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_RST_CTL_RESERVED_5_7: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus General Configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010814"</A>0000000002010814 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CFG_PB_GEN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_CFG_PB_GEN<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>General PowerBus configuration information. <BR>MMIO offset = 0x0A0 (read-only) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_PB_GEN_Q_0_INST.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_PUMP_MODE: Pump Mode - This alters the physical reach of G scope, and it allows the INT unit to infer the system topology. <BR><BR>Dial enums:<BR>CHIP_IS_NODE=>0b0<BR>CHIP_IS_GROUP__EACH_CHIP_HAS_ITS_OWN_GROUP_ID_=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_EN_HYP_SECURE_MODE: Enable Hypervisor secure mode - This bit enables the secure memory facility (SMF) functions within INT. For P10, the SMF bit within the memory <BR>address is fixed at bit 12. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_WAIT_CRESP_CIST: Wait for cResp when accepting an inbound CI Write. If I lpc_ack a CI Write without any retry indication, then I will immediately begin to execute <BR>that CI Write. This bit forces me to first wait for cResp. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_WAIT_CRESP_CILD: Wait for cResp when accepting an inbound CI Read. If I lpc_ack a CI Read without any retry indication, then I will immediately begin to execute that <BR>CI Read. This bit forces me to first wait for cResp. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_MST_INTRP_0_1: PowerBus ramp selection when sending Master Interrupt commands. <BR>This applies to Histogram, Poll, Assign and Broadcast commands; Block Update cmds are forced to always use ramp 3. <BR>The (even, odd) designation comes from the LSB of the Group_ID (when chip_is_group), or the LSB of the Chip_ID (when chip_is_node). <BR>11 = reserved <BR><BR>Dial enums:<BR>FIXED___ALWAYS_USE_RAMP_3_=>0b00<BR>FIXED___EVEN_CHIPS_USE_RAMP_2_ODD_CHIPS_USE_RAMP_3_=>0b01<BR>EVEN_NUMBERED_INTERRUPT_MACHINES_ALWAYS_USE_RAMP_2_WHILE_ODD_NUMBERED_INTERRUPT_MACHINES_ALWAYS_USE_RAMP_3__THIS_ALLOWS_THE_TXIDS_AND_THE_2_BIT_SEQUENCE_ID_TO_WORK_WELL_IN_THE_CRESP_CAM_=>0b10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_RESERVED_6_11: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_CHIP_COUNT_0_3: Chip Count - Number of chips in this system - When this field is loaded with a new value, the INT_CQ_PBC_LIMIT register is then loaded with system- <BR>size-dependent values. (See workbook section 5.2.12.1 Programming the INT_CQ_PBC_LIMIT Register). This field is an absolute value of the number of <BR>chips, and the hardware is only interested in the following ranges. <BR>0 = uninitialized value <BR>1-4 chips <BR>5-8 chips <BR>9-12 chips <BR>13-16 chips (load this field with 0b1111 for either 15 or 16 chips) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_PHYP_DOMAIN_VEC_0_15: pHyp Domain Vector - These bits indicate what groups & chips are included in my pHyp domain. This format of this 16-bit vector correlates to a decode <BR>of the 4-bit Topology ID. <BR>* Inbound Interrupt commands are filtered based on this pHyp domain vector. For CQ, this only includes Block Update cmds; for TCTXT, this involves the <BR>other four interrupt type cmds. I will share this configuration info with TCTXT. <BR>* Limits outbound Interrupt commands to the specified groups within my pHyp domain. Therefore, the max PB scope is Vg(x), where x is group vector <BR>derived from this pHyp Domain Vector. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_TOPOLOGY_ID_0_3: Latched copy of the tc_int_topology_id(0:3) input. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_TOPOLOGY_MODE: Latched copy of the tc_int_topology_mode input. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_UNIT_ID_0_7: Latched copy of the tc_int_unit_id(0:7) input. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_PB_GEN_PB_INIT: PowerBus initialized - Latched copy of the pb_int_pb_init input. <BR><BR>Dial enums:<BR>PB_NOT_INITIALIZED___I_MAY_NOT_ISSUE_MASTER_COMMANDS_=>0b0<BR>PB_IS_INITIALIZED___I_MAY_ISSUE_MASTER_COMMANDS_=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000 <BR>Dial enums:<BR>PB_NOT_INITIALIZED___I_MAY_NOT_ISSUE_MASTER_COMMANDS_=>0b0<BR>PB_IS_INITIALIZED___I_MAY_ISSUE_MASTER_COMMANDS_=>0b1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus In Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010815"</A>0000000002010815 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PBI_CTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PBI_CTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls various functions relating to the PowerBus input logic. <BR>MMIO offset = 0x0A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_PBI_CTL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_DIS_ECCCHK_PBI: Disable all ECC actions while receiving data on the PowerBus. <BR>When this bit is a 1, no error detection occurs and no data correction happens; the data and ECC bits are passed along unaltered. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_DIS_ECCCHK_PBDI: Disable all ECC actions while reading the PowerBus Data In array. <BR>When this bit is a 1, no error detection occurs and no data correction happens; the data and ECC bits are passed along unaltered. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_EN_TUNNEL_THR: Enable tunnel CI Loads to Thread Management space in PC, which I term the categories (thrc or thri). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_EN_TUNNEL_NXC: Enable tunnel CI Loads to NxC space in PC, which I term the categories (nxnc or nxco). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_RESERVED_4_7: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_TRACE_BUS_SEL_0_1: Controls source of the INT debug trace bus: int_tc_0_trace_bus(0:87) <BR>0 = zeros <BR>1 = PC trace bus <BR>2 = VC trace bus <BR>3 = CQ trace bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_CQ_TRACE_SEL_0_1: Controls source of CQs trace bus contribution <BR>0 = Inbound CI Stores, related AIB credits, MC interrupts <BR>1 = Inbound CI Loads, related AIB credits, Tunnel load handling <BR>2 = Outbound Read and Write machines <BR>3 = Outbound Interrupt machines and protocol tracking <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_DIS_DMA_W: Disable accepting DMA Writes as HW triggers through the ESB BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_DMA_W_CRESP: For DMA Writes that target the HW queue of the ESB BAR, always wait for a clean cResp before execution. (In other words, do not execute at RCMD <BR>time). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_FORCE_ECC_CE: Force a single-shot ECC correctable error on the next cycle that data is written into the PBDI array. Data bit 0 is flipped. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_FORCE_ECC_UE: Force a single-shot ECC uncorrectable error on the next cycle that data is written into the PBDI array. Data bits 0 & 1 are flipped. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_REG_ORDER_ALL: Force CI Stores and Loads that access internal registers to be ordered behind all previous CI Stores to internal registers, regardless of what sub- <BR>unit is targeted. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_RESERVED_17_21: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_FORCE_TM_LOCAL: Require all TM_BAR accesses to be from a "local" PowerBus source. <BR><BR>Dial enums:<BR>TM_BAR_MATCH_IGNORES_THE_RCMDX_SOURCE_FIELD_=>0b0<BR>TM_BAR_MATCH_REQUIRES_THAT_THE_RCMDX_SOURCE_FIELD_BE_EQUAL_TO_EITHER_0B00__LOCAL__OR_0B11__PROXIME__=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBI_CTL_RESERVED_23_31: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Out Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010816"</A>0000000002010816 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PBO_CTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PBO_CTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls various functions relating to the PowerBus output logic. <BR>MMIO offset = 0x0B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_PBO_CTL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DIS_ECCCHK_PBDO: Disable all ECC actions while reading the PowerBus Data Out array. <BR>When this bit is a 1, no error detection occurs and no data correction happens; the data and ECC bits are passed along unaltered. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_1: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_P9_GRP_INTRP: Force P9 interrupt protocol for group interrupts. <BR>Specifically, force VH = 1, VT = 0, and H-scope = B-scope. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_VH_LS_INTRP: Force VH = 0 and VT = 0 on Logical Server (LS) interrupts. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_VH_VP_INTRP: Force VH = 0 and VT = 0 on VP interrupts. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_MAX_SCOPE_INTRP: Force the "pHyp scope" on all outbound Interrupt commands. The pHyp scope is derived from the 16-bit pHyp_domain_vector in the CFG_PB_GEN register. <BR>A scope of Vg(sys) can be forced by loading the pHyp_domain_vector with all ones. <BR>This applies to the four Interrupt cmds which access the Block Scope Table (Histogram, Poll, Assign, Broadcast). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_EXEMPT_GRP_INT_MAX_SCOPE: Mode bit to allow hscope on group interrupt even if bit(5) is set. Setting this bit will add new broadcastQs for flow 312 and 321. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DROP_PRI_INTRP: Initial Drop Priority when issuing Interrupt commands. <BR>This applies to all five Interrupt commands (Histogram, Poll, Assign, Broadcast, BlkUpdate). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_8: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DROP_PRI_DMA: Initial Drop Priority for the Read and Write machines. <BR>This applies to all cmds by the Read and Write machines except for ci_pr_* cmds, which are handled by bits 55:56. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DROP_MASK_0_5: Drop Priority Algorithm Mask - Used to adjust the probability of increasing the drop priority when rty_drp cResp is received. <BR>... <BR><BR>Dial enums:<BR>1_OUT_OF_64=>0b000000<BR>1_OUT_OF_32=>0b000001<BR>1_OUT_OF_16=>0b000011<BR>100_PERCENT=>0b111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_SLOW_CMD_RATE: Reduce the maximum master command rate to every other cycle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_EN_RANDOM_BACKOFF: Enable the random back-off mechanism of master commands per the "Unit Random Back off specification" in the PowerBus architecture document (section <BR>8.1.2). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_18: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_EN_CILD_BACKOFF: Enable the staged retry back-off mechanism of master CI Load commands. This function is intended to introduce fairness into the sending of Remote <BR>NxC Loads from multiple INT units toward a single INT unit. Successive consecutive retries of a master CI Load will result in an increasing amount of <BR>back-off. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_ECC_CE: Force a single-shot ECC correctable error on the next cycle that data is written into the PBDO array. Data bit 0 is flipped. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_ECC_UE: Force a single-shot ECC uncorrectable error on the next cycle that data is written into the PBDO array. Data bits 0 & 1 are flipped. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_INJ_DIST: The distribute bit within the inject cmds (cl_dma_inj and pr_dma_inj). This bit is placed in tSize(7) of these two commands. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_23: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_INJECT: Disable use of Inject group commands. This is a total disabling of any inject commands. The Inject attribute is ignored on AIB In when receiving <BR>cmds from VC/PC, and I ignore any combined response direction to convert to an inject group command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_CL_INJECT: Force all cache line DMA Writes to be cl_dma_inj, even though VC/PC may not assert the Inject attribute within the AIB command. This bit only <BR>modifies the command as it is received on AIB; a cResp directing me to change to a non-Inject command is still honored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_FORCE_PR_INJECT: Force all partial DMA Writes to be pr_dma_inj, even though VC/PC may not assert the Inject attribute within the AIB command. This bit only modifies <BR>the command as it is received on AIB; a cResp directing me to change to a non-Inject command is still honored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_HANG_ON_ADDR_ERROR: When set to 1, master write machines will hang and preserve their state if they receive an addr_error combined response. This bit has no effect on <BR>master read or master interrupt machines (which will always hang on this condition). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_HISTCNT_MAX: Maximum count value for HistCnt, the Histogram cmd retry counter. When HistCnt > max, then set n=1. Note: Since a given interrupt machine needs to <BR>detect the conditions of less-than, equal-to, or greater-than this max value, software should only load this field with values from 2-6. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_POLLCNT_MAX: Maximum count value for PollCnt, the Poll cmd retry counter. I typically increment the PollCnt when cresp=rty AND the atag=nonzero. (This <BR>atag=nonzero includes both the 16 ChipId bits and the Precluded bit). When PollCnt = max, then set n=1. Note: Valid values for this field are 1-7. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_34: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_POLLCNT_RTY_GRP: For Group Poll commands (f=0, i=1), increment the PollCnt on any cresp=rty, regardless of the atag value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_POLLCNT_BCASTN: Enable the PollCnt during Broadcast-Normal commands. When PollCnt = max, then set n=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_37_44: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_NN_RN: Never use Nn or Rn scope while mastering a command on the PowerBus. <BR>Scope calculations are modified as follows: Nn -> G, Rn -> Vg(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_VG_NOT_SYS: Disable Vg scope with the exception of Vg(sys). <BR>Scope calculation is modified as follows: Vg(x) -> Vg(sys) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_G: Never use G scope while mastering a command on the PowerBus. Scope calculation is modified as follows: G -> Vg(sys) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_LN: Never use Ln scope while mastering a command on the PowerBus. Scope calculation is modified as follows: Ln -> G <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_SKIP_G: This bit does not disable the use of group scope, it causes CQ to modify the progression of scope when the command starts at nodal scope. In other <BR>words, if the scope is currently at Ln or Nn, and if I am instructed to increment the scope (via cResp or sfstat), then skip G scope, and go straight <BR>to Vg(sys) scope. It is recommended to set this bit to a 1 when chip_is_group. <BR>This bit only affects the Read machines, it has no effect on the Write or Interrupt machines. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_WRQ_CMD_REJ_DISABLE: Disable the command reject ("skip over") mechanism in the WrQ. <BR>This mechanism allows the current winning cmd to be skipped if no PB credit is available for the selected ramp & scope. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RDQ_CMD_REJ_DISABLE: Disable the command reject ("skip over") mechanism in the RdQ. <BR>This mechanism allows the current winning cmd to be skipped if no PB credit is available for the selected ramp & scope. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_INTQ_CMD_REJ_DISABLE: Disable the command reject ("skip over") mechanism in the IntQ. <BR>This mechanism allows the current winning cmd to be skipped if no PB credit is available for the selected ramp & scope. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_REDUCE_ORDER_EQPOST: Reduce over-ordering of EQ Post commands by comparing address bits. <BR>In other words, I not only do an ordering tag compare against previous Writes, but I also do an address bit compare (36:40, 43:44, 47:48, 51). The <BR>ordering_cmp_vector is combined with the addr_cmp_vector to reduce the ordering. An EQ Post is identified by AIB attribute bit 113 = 1. If the <BR>address is aligned to a page boundary, then this function is disabled. If any of the ordering control bits (105:110) are active, then this function <BR>is disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_REDUCE_ORDER_DMA: Reduce over-ordering of an outbound DMA by comparing address bits. <BR>In other words, I not only do an ordering tag compare against previous Writes, but I also do an address bit compare (36:40, 43:44, 47:48, 51). The <BR>ordering_cmp_vector is combined with the addr_cmp_vector to reduce the ordering. DMAs are identified by an ordering tag of 032-127 or 160-255. If <BR>any of the ordering control bits (105:110) are active, then this function is disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DROP_PRI_CI_WR: Initial Drop Priority when issuing ci_pr_w commands. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DROP_PRI_CI_RD: Initial Drop Priority when issuing ci_pr_rd commands. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_DISABLE_EARLY_HIST: Disable the "Modified Histogram Protocol" function. <BR>Note: This is the function which sends a Histogram cmd prior to the ordering vector becoming all zeros; and if the associated EQ Post is retried, <BR>then the Histogram is also retried. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_ALTER_EARLY_HIST: Alter the "Modified Histogram Protocol" function by only allowing the early Histogram to be sent once prior to the ordering vector becoming all zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBO_CTL_RESERVED_59_63: Reserved <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010817"</A>0000000002010817 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_AIB_CTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_AIB_CTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls various functions relating to the AIB logic. <BR>MMIO offset = 0x0B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_AIB_CTL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_DIS_ECCCHK_AIB_IN: Disable all ECC actions while receiving data on AIB. <BR>When this bit is a 1, no error detection occurs and no data correction happens; the data and ECC bits are passed along unaltered. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_RESERVED_1_25: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH7_DAT_CREDITS_0_5: Available channel 7 data credits advertised to PC, for use during inbound CI read response (tunnel), which are unordered. Only supports a max value of <BR>4. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH0_CMD_CREDITS_0_5: Available channel 0 command credits advertised to both PC and VC, for use during outbound write requests (DMA or CI). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH1_CMD_CREDITS_0_5: Available channel 1 command credits advertised to both PC and VC, for use during outbound read requests (DMA or CI). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH6_DAT_CREDITS_0_5: Available channel 6 data credits advertised to PC, for use during inbound CI read response (tunnel), which are ordered with respect to Master Writes. <BR>Only supports a max value of 4. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH4_CMD_CREDITS_PC_0_5: Available channel 4 command credits advertised to PC, for use during outbound interrupt requests. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_CH4_CMD_CREDITS_VC_0_5: Available channel 4 command credits advertised to VC, for use during outbound interrupt requests. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_RESERVED_62: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_AIB_CTL_REINIT_CREDITS: When this bit is loaded with a 1, CQ re-advertises its credits to PC and VC by asserting the CRD_INIT signals just as is done at POR or a synchronous <BR>reset. This bit auto-resets. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CI Store Queue Configuration 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010818"</A>0000000002010818 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CFG_STQ1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_CFG_STQ1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Configuration settings for the CI Store Queue. <BR>MMIO offset = 0x0C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_STQ1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_IPI_MIN_0_2: Number of dedicated CI Store machines for IPI queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_IPI_MAX_0_4: Max allowed CI Store machines for IPI queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_HW_MIN_0_2: Number of dedicated CI Store machines for HW queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_HW_MAX_0_4: Max allowed CI Store machines for HW queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_NXCQ_MIN_0_2: Number of dedicated CI Store machines for NxC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_NXCQ_MAX_0_4: Max allowed CI Store machines for NxC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_INTQ_MIN_0_2: Number of dedicated CI Store machines for Int queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_INTQ_MAX_0_4: Max allowed CI Store machines for Int queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_OS_MIN_0_2: Number of dedicated CI Store machines for OS escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_OS_MAX_0_4: Max allowed CI Store machines for OS escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_POOL_MIN_0_2: Number of dedicated CI Store machines for Pool escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_POOL_MAX_0_4: Max allowed CI Store machines for Pool escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_HARD_MIN_0_2: Number of dedicated CI Store machines for Hard escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_HARD_MAX_0_4: Max allowed CI Store machines for Hard escalation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_THR_MIN_0_2: Number of dedicated CI Store machines for Thread Mgmt <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ1_STQ_THR_MAX_0_4: Max allowed CI Store machines for Thread Mgmt <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CI Store Queue Configuration 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010819"</A>0000000002010819 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CFG_STQ2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_CFG_STQ2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Configuration settings for the CI Store Queue. <BR>MMIO offset = 0x0C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_STQ2_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXNC_MIN_0_2: Number of dedicated CI Store machines for NxC non-checkin remote <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXNC_MAX_0_4: Max allowed CI Store machines for NxC non-checkin remote <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXCI_MIN_0_2: Number of dedicated CI Store machines for NxC checkin remote <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXCI_MAX_0_4: Max allowed CI Store machines for NxC checkin remote <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXLS_MIN_0_2: Number of dedicated CI Store machines for NxC local Syncs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_NXLS_MAX_0_4: Max allowed CI Store machines for NxC local Syncs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_REG_MIN_0_2: Number of dedicated CI Store machines for Internal Reg / LSI trig <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_REG_MAX_0_4: Max allowed CI Store machines for Internal Reg / LSI trig <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_KILL_MIN_0_2: Number of dedicated CI Store machines for VC EAS Kill reg write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_STQ2_STQ_KILL_MAX_0_4: Max allowed CI Store machines for VC EAS Kill reg write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CI Load Queue Configuration 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201081A"</A>000000000201081A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CFG_LDQ1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Configuration settings for the CI Load Queue. <BR>MMIO offset = 0x0D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_LDQ1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ESBC_MIN_0_2: Number of dedicated CI Load machines for ESB load (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ESBC_MAX_0_4: Max allowed CI Load machines for ESB load (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ENDC_MIN_0_2: Number of dedicated CI Load machines for END load (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ENDC_MAX_0_4: Max allowed CI Load machines for END load (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ESBI_MIN_0_2: Number of dedicated CI Load machines for ESB load (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ESBI_MAX_0_4: Max allowed CI Load machines for ESB load (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ENDI_MIN_0_2: Number of dedicated CI Load machines for END load (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_ENDI_MAX_0_4: Max allowed CI Load machines for END load (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_THRC_MIN_0_2: Number of dedicated CI Load machines for Thread Mgmt (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_THRC_MAX_0_4: Max allowed CI Load machines for Thread Mgmt (from core) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_THRI_MIN_0_2: Number of dedicated CI Load machines for Thread Mgmt (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_THRI_MAX_0_4: Max allowed CI Load machines for Thread Mgmt (from INT) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_NXNC_MIN_0_2: Number of dedicated CI Load machines for NxC non-checkout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_NXNC_MAX_0_4: Max allowed CI Load machines for NxC non-checkout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_NXCO_MIN_0_2: Number of dedicated CI Load machines for NxC checkout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ1_LDQ_NXCO_MAX_0_4: Max allowed CI Load machines for NxC checkout <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CI Load Queue Configuration 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201081B"</A>000000000201081B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CFG_LDQ2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Configuration settings for the CI Load Queue. <BR>MMIO offset = 0x0D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_LDQ2_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ2_LDQ_REG_MIN_0_2: Number of dedicated CI Load machines for Internal Reg / LSI EOI <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CFG_LDQ2_LDQ_REG_MAX_0_4: Max allowed CI Load machines for Internal Reg / LSI EOI <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EQ Post Write Spacing</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201081C"</A>000000000201081C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_EQP_SPACE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register controls the EQ Post Write spacing function, where a Write machine that is performing an EQ Post delays its release in order to push out a subsequent ordered EQ Post.  The   goal is to prevent unnecessary PowerBus retries of the second EQ Post due to its command arriving at the L3 (or memory) too quickly after the data of the first EQ Post. <BR>MMIO offset = 0x0E0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_EQP_SPACE_Q_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_L3_LOCAL: Disable the adaptive delay calculations for EQ Posts whose data targets an L3 within my local chip, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_L3_GROUP: Disable the adaptive delay calculations for EQ Posts whose data targets an L3 within my group, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_L3_VG: Disable the adaptive delay calculations for EQ Posts whose data targets an L3 outside of my group, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_MEM_LOCAL: Disable the adaptive delay calculations for EQ Posts whose data targets memory within my local chip, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_MEM_GROUP: Disable the adaptive delay calculations for EQ Posts whose data targets memory within my group, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DISABLE_MEM_VG: Disable the adaptive delay calculations for EQ Posts whose data targets memory outside of my group, and force that delay value to zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_INC_BY_TWO_0_3: After surveying 15 EQ Posts (to a specific target type and location), if the number encountering a PowerBus retry exceeds this threshold, then <BR>increment that adaptive delay value by two. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_INC_BY_ONE_0_3: After surveying 15 EQ Posts (to a specific target type and location), if the number encountering a PowerBus retry exceeds this threshold (but is less <BR>than or equal to the previous threshold), then increment that adaptive delay value by one. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_EQP_SPACE_DEC_BY_ONE_0_3: After surveying "n" consecutive sets of 15 EQ Posts (to a specific target type and location), if all of those sets had zero PowerBus retries, then <BR>that adaptive delay value is decremented by one. This field is the "n". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Interrupt Poll and Broadcast Command Limiters</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201081D"</A>000000000201081D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PBC_LIMIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains limits that specify the maximum number of outstanding master interrupt Poll and Broadcast commands from VC.  (Note: These limits do not apply to Broadcast-Query commands).  I first separate these commands into the categories of "Local" vs. "Remote", and these terms have a different meaning depending on the system configuration: <BR>chip_is_group (both 4x1 or 8x1):  It is local when scope=Ln, remote when scope/=Ln. <BR>chip_is_node (both 4x4 or 8x2):  It is local when scope/=Vg, remote when scope=Vg. <BR>I track two different thresholds:  and Upper Limit and a Lower Limit. <BR>Upper Limit includes all commands (LS Poll + VP Poll + Group Poll + Broadcast). <BR>Lower Limit can be configured to cover either (Group Poll + Broadcast) or (Broadcast only). <BR>If a command has received 3+ consecutive retries (cResp=rty), then the thresholds drop: <BR>Upper Limit -> Lower Limit <BR>Lower Limit -> Lower_drop <BR>If the cmd is covered by the Lower limit, then drop both limits. <BR>If the cmd is not covered by the Lower limit, then only drop the Upper limit. <BR>When the Chip_Count field in the INT_CQ_CFG_PB_GEN register is loaded by software, the six limit values below are loaded with unique values based on the system configuration and size.  See the description in the P10 Interrupt Workbook, where it gives advice on how to program this register. <BR>MMIO offset = 0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CFG_PBC_LIM_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_LCL_LOWER_CMDS: This specifies what cmds are covered by the Local Lower Limit <BR><BR>Dial enums:<BR>COUNT_ONLY_LOCAL_BROADCAST_CMDS=>0b0<BR>COUNT_BOTH_LOCAL_GROUP_POLL_AND_LOCAL_BROADCAST_CMDS=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_LCL_UPPER_LIMIT_0_4: Maximum number of outstanding master local interrupt cmds (of all types) allowed at any given time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_LCL_LOWER_LIMIT_0_4: Maximum number of outstanding master local interrupt cmds allowed at any given time, covering either (Group Poll + Broadcast) or (Broadcast only), <BR>based on the setting of bit 0 above. This value must be equal to or less than max_lcl_upper_limit(0:4). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_LCL_LOWER_DROP_0_4: When a retry-drop-back condition exists for cmds covered by the Lower limit, then this value is used in place of the max_lcl_lower_limit(0:4). This <BR>value must be equal to or less than max_lcl_lower_limit(0:4). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_RMT_LOWER_CMDS: This specifies what cmds are covered by the Remote Lower Limit <BR><BR>Dial enums:<BR>COUNT_ONLY_REMOTE_BROADCAST_CMDS=>0b0<BR>COUNT_BOTH_REMOTE_GROUP_POLL_AND_REMOTE_BROADCAST_CMDS=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_RMT_UPPER_LIMIT_0_4: Maximum number of outstanding master remote interrupt cmds (of all types) allowed at any given time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_RMT_LOWER_LIMIT_0_4: Maximum number of outstanding master remote interrupt cmds allowed at any given time, covering either (Group Poll + Broadcast) or (Broadcast only), <BR>based on the setting of bit 16 above. This value must be equal to or less than max_rmt_upper_limit(0:4). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_MAX_RMT_LOWER_DROP_0_4: When a retry-drop-back condition exists for cmds covered by the Lower limit, then this value is used in place of the max_rmt_lower_limit(0:4). This <BR>value must be equal to or less than max_rmt_lower_limit(0:4). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_UPPER_RESTORE_TIMER_0_2: When a retry-drop-down conditions exists for the upper limit, I first wait for the retry condition to end, then I wait for the outstanding cmd count <BR>to be less than the drop-down level. After all of that, then I allow the temporary drop-down value to slowly be restored back up to the primary <BR>value. This field specifies the rate at which the drop-down value increments, namely once every: <BR>0 = 256 cycles <BR>1 = 512 cycles <BR>2 = 1K cycles <BR>3 = 2K cycles <BR>4 = 4K cycles (default for upper limit) <BR>5 = 8K cycles <BR>6 = 16K cycles (default for lower limit) <BR>7 = 32K cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PBC_LIMIT_LOWER_RESTORE_TIMER_0_2: Same as the above field, except for the lower limit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Command 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010820"</A>0000000002010820 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_CMD1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to these registers causes an Interrupt command to be issued on the PowerBus, using the exact contents provided in this register.  A write also clears the contents of the Software Initiated Interrupt Response register (see next page).  The INT_CQ logic will retry the command as needed based on the cResp, but upon receiving any non-retry cResp, the operation ends and the Response register is loaded with the result.  The five possible interrupt commands are matched with the register addresses (SCOM / MMIO) as shown here: <BR>0x04 /  0x020 - Interrupt Histogram <BR>0x05 /  0x028 - Interrupt Poll <BR>0x06 /  0x030 - Interrupt Broadcast <BR>0x07 /  0x038 - Interrupt Assign <BR>0x08 /  0x040 - Interrupt Block Update <BR>MMIO offset =  0x100, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Command 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010821"</A>0000000002010821 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_CMD2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to these registers causes an Interrupt command to be issued on the PowerBus, using the exact contents provided in this register.  A write also clears the contents of the Software Initiated Interrupt Response register (see next page).  The INT_CQ logic will retry the command as needed based on the cResp, but upon receiving any non-retry cResp, the operation ends and the Response register is loaded with the result.  The five possible interrupt commands are matched with the register addresses (SCOM / MMIO) as shown here: <BR>0x04 /  0x020 - Interrupt Histogram <BR>0x05 /  0x028 - Interrupt Poll <BR>0x06 /  0x030 - Interrupt Broadcast <BR>0x07 /  0x038 - Interrupt Assign <BR>0x08 /  0x040 - Interrupt Block Update <BR>MMIO offset =  0x100, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Command 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010822"</A>0000000002010822 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_CMD3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to these registers causes an Interrupt command to be issued on the PowerBus, using the exact contents provided in this register.  A write also clears the contents of the Software Initiated Interrupt Response register (see next page).  The INT_CQ logic will retry the command as needed based on the cResp, but upon receiving any non-retry cResp, the operation ends and the Response register is loaded with the result.  The five possible interrupt commands are matched with the register addresses (SCOM / MMIO) as shown here: <BR>0x04 /  0x020 - Interrupt Histogram <BR>0x05 /  0x028 - Interrupt Poll <BR>0x06 /  0x030 - Interrupt Broadcast <BR>0x07 /  0x038 - Interrupt Assign <BR>0x08 /  0x040 - Interrupt Block Update <BR>MMIO offset =  0x100, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Command 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010823"</A>0000000002010823 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_CMD4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to these registers causes an Interrupt command to be issued on the PowerBus, using the exact contents provided in this register.  A write also clears the contents of the Software Initiated Interrupt Response register (see next page).  The INT_CQ logic will retry the command as needed based on the cResp, but upon receiving any non-retry cResp, the operation ends and the Response register is loaded with the result.  The five possible interrupt commands are matched with the register addresses (SCOM / MMIO) as shown here: <BR>0x04 /  0x020 - Interrupt Histogram <BR>0x05 /  0x028 - Interrupt Poll <BR>0x06 /  0x030 - Interrupt Broadcast <BR>0x07 /  0x038 - Interrupt Assign <BR>0x08 /  0x040 - Interrupt Block Update <BR>MMIO offset =  0x100, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Command 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010824"</A>0000000002010824 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_CMD5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to these registers causes an Interrupt command to be issued on the PowerBus, using the exact contents provided in this register.  A write also clears the contents of the Software Initiated Interrupt Response register (see next page).  The INT_CQ logic will retry the command as needed based on the cResp, but upon receiving any non-retry cResp, the operation ends and the Response register is loaded with the result.  The five possible interrupt commands are matched with the register addresses (SCOM / MMIO) as shown here: <BR>0x04 /  0x020 - Interrupt Histogram <BR>0x05 /  0x028 - Interrupt Poll <BR>0x06 /  0x030 - Interrupt Broadcast <BR>0x07 /  0x038 - Interrupt Assign <BR>0x08 /  0x040 - Interrupt Block Update <BR>MMIO offset =  0x100, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Software Initiated Interrupt Response</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010825"</A>0000000002010825 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_SWI_RSP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_SWI_RSP<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is cleared whenever software writes to any of the above five Software Initiated Interrupt Command ports.  When the command completes on the PowerBus, this register will be loaded with the result.  A write to this register has no effect. <BR>MMIO offset = 0x128 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBO.INTQ.INTQ31_RESP_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_HIST_DONE: Histogram command completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_POLL_DONE: Poll command completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_BCAST_DONE: Broadcast command completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_ASSIGN_DONE: Assign command completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_BLK_UPDT_DONE: Block Update command completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_Z: Zero responders <BR>For the Poll-group commands (Poll, Assign, Broadcast), this equates to Ack types of: Ack0, AckC, AckP <BR>For the Ack-group commands (Histogram, Block Update), this equates to Ack types of: HAck0, HAckP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_O: One responder <BR>For the Poll-group commands (Poll, Assign, Broadcast), this equates to Ack types of: Ack1, Ack1x <BR>For the Ack-group commands (Histogram, Block Update), this equates to the Ack type of: HAck1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_M: Multiple responders <BR>For the Poll-group commands (Poll, Assign, Broadcast), this equates to the Ack type of: AckN <BR>For the Ack-group commands (Histogram, Block Update), this equates to the Ack type of: HAckN <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_CRESP_0_4: Combined Response - cResp(0:4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_CRESP_RAMP: Combined Response ramp <BR><BR>Dial enums:<BR>POWERBUS_RAMP_2_WAS_USED_FOR_THIS_INTERRUPT_COMMAND=>0b0<BR>POWERBUS_RAMP_3_WAS_USED_FOR_THIS_INTERRUPT_COMMAND=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_COLLISON: Collision - atag(17) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_PRECLUDE: Precluded - atag(16) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_SWI_RSP_ATAG_0_15: Combined Response atag(0:15) <BR>This is the final sequential atag, after having rearranged the bits by moving bit 18 into bit 12s position. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>INT Unit Event Selection for CNPM</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010826"</A>0000000002010826 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_CNPM_SEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_CNPM_SEL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls the 32-bit P10 Event Bus outputs of the INT unit, which go to the Common Nest Performance Monitor (CNPM) logic. <BR>MMIO offset = 0x130 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CNPM_SEL_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_PMON_MUX_BYTE0_0_2: Controls events sent to CNPM event bus, byte 0 <BR>0 = zeros <BR>1 = PC events <BR>2 = VC events <BR>3 = CQ events <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_PMON_MUX_BYTE1_0_2: Controls events sent to CNPM event bus, byte 1 <BR>(same selection encodes as listed for byte 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_PMON_MUX_BYTE2_0_2: Controls events sent to CNPM event bus, byte 2 <BR>(same selection encodes as listed for byte 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_PMON_MUX_BYTE3_0_2: Controls events sent to CNPM event bus, byte 3 <BR>(same selection encodes as listed for byte 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_RESERVED_12_23: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_CNPM_SEL_EBUS_ENABLE_0_15: Drives the INT_PB_EBUS_ENABLE(0:15) outputs of INT <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010827"</A>0000000002010827 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PM_CTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PM_CTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls the behavior of the eight common performance counters within the INT unit. <BR>MMIO offset = 0x138 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PM_CTL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_ENABLE_0_7: Enable / Freeze individual counters 0-7 <BR>0 = Freeze (or hold) current counter value <BR>1 = Enable counter to increment <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_RESET_0_7: Reset individual counters 0-7 (non-persistent) <BR>Can be done anytime (e.g. simultaneous with enabling counter) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_SOURCE_SUBUNIT_0_1: Sub-unit selection to increment the counters <BR>0 = (none, all zeros) <BR>1 = PC events <BR>2 = VC events <BR>3 = CQ events <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_CQ_GROUP_SEL_0_4: CQ group select - The decode of these 5-bits selects one of 32 8-bit groups to be used as the "CQ events" for both the internal performance counters <BR>(controlled by this register) and the external common nest performance monitor logic (see INT_CQ_CNPM_SEL). Section 5.7 "Performance Monitor Events" <BR>in the INT workbook describes the contents of the available CQ groups. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_RESERVED_23: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PM_CTL_COUNT_EVERY_CYCLE_0_7: Force an individual counter to count every cycle. These 8 bits correspond to the individual counters 0-7. This only has effect when a counter is <BR>enabled. When set to a 1, this field overrides the source selection in bits 16:17. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010828"</A>0000000002010828 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC0_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_0_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010829"</A>0000000002010829 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC1_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_1_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082A"</A>000000000201082A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC2_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_2_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082B"</A>000000000201082B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC3_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_3_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082C"</A>000000000201082C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_4<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC4_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_4_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082D"</A>000000000201082D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_5<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC5_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_5_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082E"</A>000000000201082E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_6<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC6_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_6_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Counter 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201082F"</A>000000000201082F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_PMC_7</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_PMC_7<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CQ contains a common set of eight performance counters that can be utilized by all components of INT (VC, PC and CQ).  Both VC and PC send a group of counter increment signals to CQ, which CQ merges to form the final increment signal for each counter. Each counter has the following characteristics: <BR>- 48-bits wide (39 hours to hit maximum value when counting all cycles) <BR>- Enabled / Disabled / Reset functions are all under software control (see PM_CTL) <BR>- All counters freeze their current value if any counter reaches all 1s <BR>MMIO offset = 0x140, +0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.PMC7_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_PMC_7_COUNT_0_47: Performance Counter contents <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>FIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010830"</A>0000000002010830 (SCOM)<BR>
<A NAME="0000000002010831"</A>0000000002010831 (SCOM1)<BR>
<A NAME="0000000002010832"</A>0000000002010832 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_FIR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Primary Error Register for INT_CQ.  This contains all of the individual errors detected by INT_CQ, plus summary error indicators from VC and PC (see bits 43:63). <BR>MMIO offset = 0x180  (FIR) <BR>MMIO offset = 0x188  (FIR_AND) <BR>MMIO offset = 0x190  (FIR_OR) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.LEM.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PI_ECC_CE: Correctable ECC error detected while consuming data from the PowerBus Data ramp. See INT_CQ_ERR_INFO2 for details. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PI_ECC_UE: Uncorrectable ECC error detected while consuming data from the PowerBus Data ramp. See INT_CQ_ERR_INFO2 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PI_ECC_SUE: Special uncorrectable ECC error detected while consuming data on the PowerBus Data ramp for a Master DMA Read or Master CI Read. <BR>Note: If an SUE happens on the data for a slave CI Write: For a "dataless" CI Write, the SUE is ignored and the cmd is executed. For a normal CI <BR>Write with data, the cmd within the CI Write machine is blown away. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PBDI_ECC_CE: Correctable ECC error detected while reading the PowerBus Data In Array. See INT_CQ_ERR_INFO2 for details. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PBDI_ECC_UE: Uncorrectable ECC error detected while reading the PowerBus Data In Array. See INT_CQ_ERR_INFO2 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PBDO_ECC_CE: Correctable ECC error detected while reading the PowerBus Data Out Array. See INT_CQ_ERR_INFO2 for details. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PBDO_ECC_UE: Uncorrectable ECC error detected while reading the PowerBus Data Out Array. See INT_CQ_ERR_INFO2 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AI_ECC_CE: Correctable ECC error detected while consuming data on the AIB Data Bus. See INT_CQ_ERR_INFO2 for details. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AI_ECC_UE: Uncorrectable ECC error detected while consuming data on the AIB Data Bus. See INT_CQ_ERR_INFO2 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_UNSOLICITED_CRESP: Received an unsolicited master Combined Response - The master cResp tTag(0:11) matched my topology ID and unit ID, but tTag(12:19) pointed to TxIDs <BR>associated with slave machines or to master machines that either do not exist or which are not expecting a cResp. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_UNSOLICITED_PBDATA: Received unsolicited PowerBus data - The rTag(0:11) of incoming PB data matched my topology ID and unit ID, but rTag(12:19) pointed to TxIDs that <BR>never receive data or to machines which receive data but which are not expecting any data. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PC_CRD_PERR: Parity error detected on AIB credit signals from PC <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PC_CRD_AVAIL_PERR: Parity error detected on AIB credit available signals from PC <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_VC_CRD_PERR: Parity error detected on AIB credit signals from VC <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_VC_CRD_AVAIL_PERR: Parity error detected on AIB credit available signals from VC <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AIB_IN_CMD_CTL_PERR: Parity error detected on AIB Command Control <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AIB_IN_CMD_PERR: Parity error detected on AIB Command Bus <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AIB_IN_DAT_CTL_PERR: Parity error detected on AIB Data Control <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PB_PARITY_ERROR: Parity error detected on one of the following PowerBus interfaces (Rcmdx, cRespx, Data rtag). See INT_CQ_ERR_INFO0 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PB_RCMDX_CI_ERR1: Slave CI Store or CI Load to an improper location. This includes a Read targeting a WO space, a Write targeting a RO space, or targeting reserved <BR>pages or reserved cache lines. <BR>See INT_CQ_ERR_INFO1 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PB_RCMDX_CI_ERR2: Slave CI Store or CI Load to an invalid Set Translation Table entry (that are associated with the NVPG, NVC, ESB and END BARs). <BR>See INT_CQ_ERR_INFO1 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PB_RCMDX_CI_ERR3: Slave CI Store or CI Load (that targets the IC_BAR) with a size violation, alignment problem, or comes from an unsupported source. <BR>See INT_CQ_ERR_INFO1 for details. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PB_RCMDX_CI_ERR4: Slave CI Store or CI Load (that does not target the IC_BAR) with a size violation, alignment problem or comes from an unsupported source. <BR>See INT_CQ_ERR_INFO1 for details. <BR>- Informational error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_MRT_ERR_NOT_VALID: Migration Register Table (MRT) access - invalid entry selected. <BR>When this error occurs, the operation proceeds as if it was not a migration op. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_MRT_ERR_PSIZE: Migration Register Table (MRT) access - The Table Size received in the AIB command is greater than the Target Page Size in the MRT entry. <BR>This error detection is done "on the side", and its occurrence has no effect on the flow of the DMA operation. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_SCOM_S_ERR: SCOM satellite error <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_TTT_INVALID: Topology ID Index Translation Table Entry Invalid - When INT initiates a master op (Read or Write) on the PowerBus, in determining the initial <BR>PowerBus scope, a lookup is made in the Topology ID Index Translation Table. This error occurs when the selected entrys valid bit is 0. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_WRQ_OP_HANG: Master Write Queue has flagged a PowerBus operational hang <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_RDQ_OP_HANG: Master Read Queue has flagged a PowerBus operational hang <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_INTQ_OP_HANG: Master Interrupt Queue has flagged a PowerBus operational hang <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_RDQ_DATA_HANG: Master Read Queue has flagged a PowerBus data hang <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_STQ_DATA_HANG: CI Store Queue has flagged a PowerBus data hang <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_LDQ_DATA_HANG: CI Load Queue has flagged an AIB data hang - Once a CI Load request has been sent on AIB, I use the PowerBus data hang timer mechanism (the <BR>rpt_hang.data cmd) as a timer tick while I wait for the data response on AIB. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_WRQ_BAD_CRESP: Bad cResp received during a Master Write command. <BR>This means cResp = addr_error. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_RDQ_BAD_CRESP: Bad cResp received during a Master Read command. <BR>This means cResp = addr_error. In addition, for Read Group command, this includes a cResp of {go_me_ed, go_me_lpc, go_mu_ed, go_me_cond_ed, <BR>go_mu_cond_ed}. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_INTQ_BAD_CRESP: Bad cResp received during a Master Interrupt command. <BR>For the Poll-group cmds (Poll, Assign, Broadcast), this is caused by either cResp = poll_error, or by a consistency check fail where the cResp and <BR>aTag values do not agree with each other. <BR>For the Ack-group cmds (Histogram, Block Update), this is caused by cResp = addr_error. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_RDQ_ABORT_TRM: A Master Read machine received cResp of abort_trm or abort_trm_ed. In addition to setting this error bit, the Read machine behaved as if the cResp was <BR>rty. <BR>- Recoverable error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_INTR_PROTOCOL: Master Interrupt Protocol Error - The PowerBus cResp to a master interrupt command was a response that should never happen. In the P10 INT Workbook, <BR>the interrupt protocol flowcharts flag these conditions as "HW Fatal". <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_OP_TARGETED_SECURE_MEM: Master Memory Op Targeted Secure Memory - VC or PC sent CQ a memory operation with the secure RA bit (bit 12) = 1 while SMF is enabled. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_AIB_FENCE: AIB Fence Raised - This bit is set whenever CQ, PC, or VC assert "AIB Fence". This bit is useful to know if AIB fence was raised before another FIR <BR>bit was set, or as a result of another FIR bit being set. The AIB logic scan ring dump can identify which sub-unit (CQ, PC, VC) first asserted their <BR>fence signal. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_CFG_REG_PERR: Parity error detected on CQs configuration registers. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_RESERVED_41: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_CMD_QX_SEVERE_ERR: Command Queue (FSM) severe error summary. See INT_CQ_ERR_INFO3 for details. This includes queue overflows and FSM parity errors. <BR>- Fatal error -- <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PC_FATAL_ERROR_0_3: PC fatal error summary, as indicated on pc_cq_fatal_error(0:3) <BR>For bit 43, look next at the INT_PC_ERR0_FATAL register. <BR>For bit 44, look next at the INT_PC_ERR1_FATAL register. <BR>For bit 45, look next at the INT_PC_ERR2_FATAL register. <BR>For bit 46, look next at the INT_PC_ERR3_FATAL register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PC_RECOV_ERROR_0_3: PC recoverable error summary, as indicated on pc_cq_recov_error(0:3) <BR>For bit 47, look next at the INT_PC_ERR0_RECOV register. <BR>For bit 48, look next at the INT_PC_ERR1_RECOV register. <BR>For bit 49, look next at the INT_PC_ERR2_RECOV register. <BR>For bit 50, look next at the INT_PC_ERR3_RECOV register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_PC_INFO_ERROR_0_3: PC informational error summary, as indicated on pc_cq_info_error(0:3) <BR>For bit 51, look next at the INT_PC_ERR0_INFO register. <BR>For bit 52, look next at the INT_PC_ERR1_INFO register. <BR>For bit 53, look next at the INT_PC_ERR2_INFO register. <BR>For bit 54, look next at the INT_PC_ERR3_INFO register. <BR>Later: Configure these bits as Fatal Errors. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_VC_FATAL_ERROR_0_2: VC fatal error summary, as indicated on vc_cq_fatal_error(0:2) <BR>For bit 55, look next at the INT_VC_FATAL_ERR_G0 register. <BR>For bit 56, look next at the INT_VC_FATAL_ERR_G1 register. <BR>For bit 57, look next at the INT_VC_FATAL_ERR_G2 register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_VC_RECOV_ERROR_0_2: VC recoverable error summary, as indicated on vc_cq_recov_error(0:2) <BR>For bit 58, look next at the INT_VC_RECOV_ERR_G0 register. <BR>For bit 59, look next at the INT_VC_RECOV_ERR_G1 register. <BR>For bit 60, look next at the INT_VC_RECOV_ERR_G2 register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIR_VC_INFO_ERROR_0_2: VC informational error summary, as indicated on vc_cq_info_error(0:2) <BR>For bit 61, look next at the INT_VC_INFO_ERR_G0 register. <BR>For bit 62, look next at the INT_VC_INFO_ERR_G1 register. <BR>For bit 63, look next at the INT_VC_INFO_ERR_G2 register. <BR>Later: Configure these bits as Fatal Errors. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>FIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010833"</A>0000000002010833 (SCOM)<BR>
<A NAME="0000000002010834"</A>0000000002010834 (SCOM1)<BR>
<A NAME="0000000002010835"</A>0000000002010835 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_FIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_FIRMASK<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allow software the ability to mask off individual FIR bits. <BR>MMIO offset = 0x198  (FIRMASK) <BR>MMIO offset = 0x1A0  (FIRMASK_AND) <BR>MMIO offset = 0x1A8  (FIRMASK_OR)) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.LEM.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_FIRMASK_FIR_MASK: A mask register for INT_CQ_FIR. <BR>*Note: Register is powered up with all FIRs masked, and re-enabled via scaninit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Action 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010836"</A>0000000002010836 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ACTION0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, in conjunction with the Action 1 register, defines how errors are reported.  These two vectors are used pairwise to select: <BR>00 = Checkstop error <BR>01 = Recoverable error <BR>10 = Recoverable interrupt <BR>11 = reserved, nothing reported <BR>The Action registers only look at unmasked error bits.  In other words, the sequence of observation is:  FIR -> FIR_MASK -> ACTION -> Output error pins. <BR>MMIO offset = 0x1B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.LEM.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ACTION0_ACTION0: Action 0 register. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Action 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010837"</A>0000000002010837 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ACTION1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, in conjunction with the Action 0 register, defines how errors are reported.  These two vectors are used pairwise to select: <BR>00 = Checkstop error <BR>01 = Recoverable error <BR>10 = Recoverable interrupt <BR>11 = reserved, nothing reported <BR>The Action registers only look at unmasked error bits.  In other words, the sequence of observation is:  FIR -> FIR_MASK -> ACTION -> Output error pins. <BR>MMIO offset = 0x1B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.LEM.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ACTION1_ACTION1: Action 1 register. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WOF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010838"</A>0000000002010838 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This is the What Occurred First register, which captures the first occurring unmasked FIR bit.  Writing this register with any data will clear the whole register. <BR>MMIO offset = 0x1C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.LEM.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_WOF_WOF: What error Occurred First? See INT_CQ_FIR for a detailed listing of the individual error bits. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CQ Error Hold Out</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010839"</A>0000000002010839 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ERR_RPT_HOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ERR_RPT_HOLD<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register presents the e error_hold output of CQs c_err_rpt macro.  The writing of this register will reset the hold latches within the c_err_rpt.  A Sync Reset will also reset these latches. <BR>MMIO offset = 0x1C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.CQ_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:42) [0000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_RPT_HOLD_ERR_HOLD_0_42: This is the output of the c_err_rpt macro within CQ. The unlatched error outputs of the c_err_rpt feed the c_local_fir. When this register is <BR>written by software, that action will cause the hold latches in the c_err_rpt to be reset. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Information Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201083A"</A>000000000201083A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ERR_INFO0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ERR_INFO0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains details relating to all PowerBus parity errors (FIR bit 18). <BR>This information is captured when the first applicable error occurs, and will be held until reset by software.  Writing this register with any data will clear the whole register. <BR>MMIO offset = 0x1D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ERR_INFO0_Q_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_INFO_CAPTURED: A 1 indicates that an error has occurred, information has been captured, and the contents below are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD0_ADDR_PERR: Rcmd0 Address Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD1_ADDR_PERR: Rcmd1 Address Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD2_ADDR_PERR: Rcmd2 Address Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD3_ADDR_PERR: Rcmd3 Address Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD0_TTAG_PERR: Rcmd0 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD1_TTAG_PERR: Rcmd1 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD2_TTAG_PERR: Rcmd2 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RCMD3_TTAG_PERR: Rcmd3 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR0_TTAG_PERR: cResp0 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR1_TTAG_PERR: cResp1 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR2_TTAG_PERR: cResp2 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR3_TTAG_PERR: cResp3 tTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR0_ATAG_PERR: cResp0 aTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR1_ATAG_PERR: cResp1 aTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR2_ATAG_PERR: cResp2 aTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_CR3_ATAG_PERR: cResp3 aTag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO0_RTAG_PERR: Data In Routing Tag Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Information Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201083B"</A>000000000201083B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ERR_INFO1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ERR_INFO1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains details relating to CI Store/Load errors (FIR bits 19, 20, 21, 22). <BR>This information is captured when the first applicable error occurs, and will be held until reset by software.  Writing this register with any data will clear the whole register. <BR>MMIO offset = 0x1D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ERR_INFO1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_INFO_CAPTURED: A 1 indicates that an error has occurred, information has been captured, and the contents below are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_CI_WRITE: The offending PB command was a CI Write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_CI_READ: The offending PB command was a CI Read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_DMA_WRITE: The offending PB command was a DMA Write (aka IPI trigger) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_TSIZE_4_6: The 3-bit size field of a CI Write or CI Read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_BAR_VEC_0_5: BAR compare vector (0:5) <BR>bit 0 = PB address matched the IC BAR <BR>bit 1 = PB address matched the TM BAR <BR>bit 2 = PB address matched the NVPG BAR <BR>bit 3 = PB address matched the NVC BAR <BR>bit 4 = PB address matched the ESB BAR <BR>bit 5 = PB address matched the END BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_TTAG_0_14: The PowerBus tTag (0:14) of the offending command <BR>bits 0:3 = Topology ID of the master <BR>bits 4:14 = Unit ID of the master <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO1_ADDRESS_28_63: The PowerBus Address (28:63) of the offending command <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Information Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201083C"</A>000000000201083C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ERR_INFO2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ERR_INFO2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains details relating to correctable and uncorrectable ECC errors (FIR 0, 1, 3-8).  Here are the four sources of ECC errors and the information that is captured for each one: <BR>PB Data In - (Hi, Lo, Syndrome hi, Syndrome lo) <BR>PB Data In Array - (Hi, Lo, Read address, Syndrome hi, Syndrome lo) <BR>PB Data Out Array - (Hi, Lo, Read address, Syndrome hi, Syndrome lo) <BR>AIB Data In - (Hi, Lo, Syndrome hi, Syndrome lo) <BR>This information is captured when the first applicable error occurs, and will be held until reset by software.  Writing this register with any data will clear the whole register. <BR>MMIO offset = 0x1E0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ERR_INFO2_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_INFO_CAPTURED: A 1 indicates that an error has occurred, information has been captured, and the contents within the fields below are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_RESERVED_1_4: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_HI: Error occurred on the high 8 bytes of data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_LO: Error occurred on the low 8 bytes of data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_RD_ADDR_0_8: Read Address of the SRAM (for errors involving an SRAM). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_SYN_HI_0_7: The syndrome of the high 8 bytes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO2_SYN_LO_0_7: The syndrome of the low 8 bytes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Information Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201083D"</A>000000000201083D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_CQ.INT_CQ_ERR_INFO3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_CQ_ERR_INFO3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains details relating to Command Queue (or FSM) severe errors (FIR bit 42). <BR>This information is captured when the first applicable error occurs, and will be held until reset by software.  Writing this register with any data will clear the whole register. <BR>MMIO offset = 0x1E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_CQ.CQ_PBI.ERR_INFO3_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_INFO_CAPTURED: A 1 indicates that an error has occurred, information has been captured, and the contents below are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_STQ_FSM_PERR: Slave CI Store Queue - FSM Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_LDQ_FSM_PERR: Slave CI Load Queue - FSM Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_WRQ_FSM_PERR: Master Write Queue - FSM Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_RDQ_FSM_PERR: Master Read Queue - FSM Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_INTQ_FSM_PERR: Master Interrupt Queue - FSM Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_WRQ_OVERFLOW: Master Write Queue Overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_RDQ_OVERFLOW: Master Read Queue Overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_INTQ_OVERFLOW: Master Interrupt Queue Overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_CQ_ERR_INFO3_TNQ_OVERFLOW: Tunnel Load Queue Overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VSD table address register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010900"</A>0000000002010900 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_VSD_TABLE_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_VSD_TABLE_ADDR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the VSD table data register allows Software to load VSDs in the ATX BAR SRAM. MMIO offset = 0x000 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IND_CTL_AUTOINC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IND_CTL_Q_12_INST.LATC.L2(12:31) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_VSD_TABLE_ADDR_AUTO_INCREMENT: When set, each rd/wr access to the BAR data register increments the table_address field once the current operation is completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_VSD_TABLE_ADDR_TABLE_SELECT: Table select: <BR>"0000" ESB <BR>"0001" EAS <BR>"0010" END <BR>"0011" NVP <BR>"0100" NVG. Not used by P3VC <BR>"0101" NVC <BR>"0110" INT <BR>"0111" SYNC <BR>"1000" ERQ <BR>Write to unused target is ignored. Read to unused target returns all ones. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_VSD_TABLE_ADDR_RESERVED_16_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_VSD_TABLE_ADDR_TABLE_ADDRESS: Offset within the selected table <BR>Block# when selected table is ESB, EAS, END, NVP or NVC <BR>ERQ# when selected table is ERQ (0:IPI, 1:HWD, 2:NxC, 3:INT, 4:OS-Queue, 5:Pool-Queue, 6:Hard-Queue) <BR>Topology# when selected table is INT or SYNC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VSD table data register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010901"</A>0000000002010901 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_VSD_TABLE_DATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register writes the BAR SRAM at the table and address specified in the VSD table address register. A read  to this register returns VSD entry of the BAR SRAM table and address specified in the VSD table address register. The format of the 64-bit VSD is defined in XIVE specification. MMIO offset = 0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB AT macro indirect kill register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010902"</A>0000000002010902 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_AT_MACRO_KILL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_AT_MACRO_KILL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This registers, along with kill mask register is used to kill entries in AT CAM. MMIO offset = 0x010 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_V_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_TYPE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_BLOCK_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_OFFSET_Q_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_VALID: Valid bit. Set per Software to initiate a kill command. Cleared by hardware when kill command is completed. Software must have written the kill mask <BR>register prior of setting this bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_VSD_TYPE: 4-bit VSD type as defined in VDS table address register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_BLOCKID: 4-bit blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_OFFSET: 13-bit offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB AT macro indirect kill register mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010903"</A>0000000002010903 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_AT_MACRO_KILL_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_AT_MACRO_KILL_MASK<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This registers, along with kill register is used to kill entries in AT CAM. CAM entries are killed if (type and type_mask) = (cam type and type_mask) AND (blockid and blockid_mask) = (cam_blockid and blockid_mask) AND (offset and offset_mask) = (cam_offset and offset_mask). MMIO offset = 0x018 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_VSD_MASK_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_BLOCK_MASK_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_KILL_OFFSET_MASK_Q_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_MASK_VSD_TYPE: 4-bit VSD type mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_MASK_BLOCKID: 4-bit blockid mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AT_MACRO_KILL_MASK_OFFSET: 13-bit offset mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESB blocks mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010908"</A>0000000002010908 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESB_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each ESB block. Whenever the Software does a write to ESB VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. Note that if the interrupt controller owns an EAS block, it must also own the corresponding ESB block. MMIO offset = 0x040 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ESB_BLK_ST_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESB_BLOCK_MODE_ESB_BLOCK_MODE: (2*n:n*2+1) ESB block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EAS blocks mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010909"</A>0000000002010909 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EAS_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each EAS block. Whenever the Software does a write to EAS VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. Note that if the interrupt controller owns an EAS block, it must also own the corresponding ESB block. MMIO offset = 0x048 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_EAS_BLK_ST_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EAS_BLOCK_MODE_EAS_BLOCK_MODE: (2*n:n*2+1) EAS block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>END blocks mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201090A"</A>000000000201090A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_END_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each END block. Whenever the Software does a write to END VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. MMIO offset = 0x050 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_END_BLK_ST_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_END_BLOCK_MODE_END_BLOCK_MODE: (2*n:n*2+1) END block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVPG blocks mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201090C"</A>000000000201090C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_NVPG_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each NVPG block. Whenever the Software does a write to NVPG VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. MMIO offset = 0x060 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_NVPG_BLK_ST_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_NVPG_BLOCK_MODE_NVPG_BLOCK_MODE: (2*n : 2*n+1) NVPG block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVC blocks mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201090E"</A>000000000201090E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_NVC_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each NVC block. Whenever the Software does a write to NVC VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. MMIO offset = 0x070 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_NVC_BLK_ST_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_NVC_BLOCK_MODE_NVC_BLOCK_MODE: (2*n : 2*n+1) NVC block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX Initial credit counters value</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010914"</A>0000000002010914 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ATX_INIT_CREDIT_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ATX_INIT_CREDIT_COUNT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines the reserved and pool credits for outbound read and write requests. MMIO offset = 0x0A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_OUTB_CRDS_24_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_OUTB_CRDS_Q_25_INST.LATC.L2(25:63) [000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_CRD_INIT_REQUEST: Credit init request. Set by Soft, Cleared by hardware <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RESERVED_25: Spare bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_DMA_READ: 2-bit reserved crd count for all DMA reads other than AT macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_AT_MACRO: 2-bit reserved crd count for AT macro DMA reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_ENDC_DOING_CI_LOAD: 2-bit reserved crd count for ENDC doing CI load to remote NxC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RESERVED_32_33: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_READ_CRD_POOL: Outbound reads credits pool. (Must = Total number of CQ read machines - Sum (all reserved read credit counts, PC+VC) (assume 5 reserved in PC). <BR>WARNING: the total number of credits given to VC for commands that have response (DMA read, remote reads but also local reads and interrupts) should <BR>not exceed 96 which is the maximum number of AIB PTAG that can be outstanding <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RESERVED_40_43: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_DMA_WRITE: 2-bit reserved crd count for all DMA Write other than EQ post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_EQ_POST: 2-bit reserved crd count for EQ post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_TRIG_FWD_TO_INT: 2-bit reserved crd count for EQ trigger forwarded by EQA to INT queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RSD_CRD_ENDC_SYNC: 2-bit reserved crd count for ENDC Sync Done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_RESERVED_52_57: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_INIT_CREDIT_COUNT_WRITE_CRD_POOL: Outbound writes credits pool. (Must = Total number of CQ write machines - Sum (all reserved write credit counts, PC+VC) (assume 6 reserved in PC). <BR>Note that reserved credits for interrupt forwarding to escalate queues are defined in ENDC INT_VC_ENDC_CFG_CMD_LIMIT register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB TX commands priority</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010915"</A>0000000002010915 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_AIB_TX_CMD_PRIORITY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_AIB_TX_CMD_PRIORITY<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines the priority for each source of AIB TX commands. 0: High priority, 1: Medium priority, 2: Low priority. MMIO offset = 0x0A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_OUTB_PRIO_Q_32_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_RESERVED_32_43: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_REGS: RQ0: Registers read response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_ERQ: RQ1: ERQ DMA Read/Write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_EAS: RQ2: EASC DMA Read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_SYNC_DONE: RQ11: ENDC Sync done and all caches kill completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_ESBC_EOI_RESP: RQ4: ESBC CI load responses <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_ESBC_DMA: RQ5: ESBC DMA Read/Write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_CI_STORE: RQ6: ENDC CI stores (triggers forwarding or remote escalates) <BR>EQA: triggers forwarding <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_ENDC_EOI_INT_EQP: RQ7: ENDC CI load response, Int request and EQ post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_NXC_CI_LOAD: RQ8/RQ9: ENDC NXC/TCTXT CI load request (local or remote) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_CMD_PRIORITY_ATX_PRIO_FOR_ENDC_DMA: RQ10: ENDC DMA Read/Write <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB TX command ordering tags register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010916"</A>0000000002010916 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_AIB_TX_ORDERING_TAG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register controls how VC computes the AIB ordering tags on CQ IN AIB attributes. MMIO offset = 0x0B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ORD_TAG_Q_16_INST.LATC.L2(16:63) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ERQ_ORDERING_TAG: ERQ: DMA Read/Write. 9-bit ordering tag is : <BR>b"0100" & erq_ordering_tag(0:1) & Queueid(0:2) <BR>By default: Use tags 0x88 to 0x8F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_18: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_EASC_ORDERING_TAG: EASC: EAS DMA Read. 9-bit ordering tag is : <BR>b"0100" & easc_ordering_tag(0:4) <BR>By default: Use tag 0x90 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ESBC_DMA_ORDERING_TAG: ESBC: ESB DMA Read/Write or cache kill completion <BR>If 0 then Tag = b"0101" & esb_offset(12:16) else Tag = 0xA0 <BR>By default: Use tags 0xA0 to 0xBF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_25_26: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ESBC_EOI_ORDERING_TAG: ESBC: EOI response. 9-bit ordering tag is : <BR>b"0100" & esbc_eoi_ordering_tag(0:4) <BR>By default: Use tag 0x94 <BR>Warning: Should not overlap with any DMA ordering tags <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_32_34: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RELAXED_TRIG_FWD: When asserted, Relaxed write ordering is asserted on aib for any EQ trigger forwarding as well as any remote escalate <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_NO_ORDERING_DMA: When asserted, no ordering attribute is asserted on aib for any ENDC, ESBC and ERQ DMA writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_DISABLE_IDX_IN_AIBTAG: When set, the AIB tag used for int requets, eq posts , Software CI loads[ESn] responses and silent escalate if the processing of an END leads to <BR>silent escalate after an EQ post, is set to 0x100 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ENDC_EOI_INT_EQP_ORDERING_TAG: ENDC: Defines ordering tag for CI_Load[ESn] responses, Int requests , EQ post and remote silent escalate if the processing of an END leads to silent <BR>escalate after an EQ post. <BR>0 means: Full range. AIB ordering tag is set to b"1" & end_offset(16:23) <BR>1 means: compressed. AIB ordering tag is set to b"1" & 8bit_tag(0:7) that depends on cq_vc_nb_end_priorities(0:1) <BR>- 8 priorities compressed. <BR>If END_offset(21)=0, 8bit_tag =END_offset (15:20) & (22:23) <BR>else 8bit_tag =END_offset (15:20) & 11 <BR>- 4 priorities compressed <BR>If END_offset(22)=0, 8bit_tag = END_offset (15:21) & (23) <BR>else 8bit_tag = END_offset (15:21) & 1 <BR>- 2 priorities compressed. 8bit_tag = END_offset (15:22) <BR>- 1 priority : Use full range tag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ENDC_DMA_ORDERING_TAG: ENDC: END DMA Read/WriteE or cache kill completion <BR>If 0 then Tag = b"011" & end_offset(10:15) else Tag = 0xC0 <BR>By default: Use tags 0xC0 to 0xFF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ENDC_EOI_ESE_ORDERING_TAG: ENDC: CiLoad[ESe] responses <BR>Warning: Should not overlap with any DMA ordering tags <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_48_52: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ENDC_CISTORE_ORDERING_TAG: ENDC and EQA: EQ trigger forwarding or remote escalate <BR>9-bit ordering tag is : <BR>b"0100" & endc_cistore_ordering_tag(0:2) & RemoteQ(0:1) <BR>By default: Use tags 0x98 to 0x9B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_RESERVED_56_58: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TX_ORDERING_TAG_ENDC_CILOAD_ORDERING_TAG: ENDC: CI load request (local or remote). Could be NxC access, TC_TXT access or auto generated EOI. <BR>9-bit ordering tag is : <BR>b"0100" & endc_ciload_ordering_tag(0:4) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010917"</A>0000000002010917 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_0_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_0_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_0_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_0_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_0_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010918"</A>0000000002010918 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_1_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_1_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_1_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_1_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_1_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010919"</A>0000000002010919 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_2_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_2_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_2_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_2_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_2_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091A"</A>000000000201091A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_3_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_3_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_3_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_3_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_3_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091B"</A>000000000201091B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_4_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_4_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_4_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_4_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_4_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091C"</A>000000000201091C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_5_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_5_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_5_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_5_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_5_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote queues configuration register 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091D"</A>000000000201091D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_REM_6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both remote IRQs and ERQs. n=0: IPI queue, n=1:Hardware queue, n=2:NXC queue, n=3:INT queue, n=4:OS ,n=5:Pool queue, n=6:Hard queue. MMIO offsets = 0x0B8,0x0C0,0x0C8,0x0D0,0x0D8,0x0E0,0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_6_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IRQ_REM_6_Q_34_INST.LATC.L2(34:35) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_6_Q_36_INST.LATC.L2(36:49) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_REM_6_Q_50_INST.LATC.L2(50:52) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA. Once queue is full, IRQ no longer deliver credits to CQ/PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_DROP_EQ_INJECT_FROM_CORE: When set, IRQ drops any EQ inject that comes from a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_CQ: Max number of interrupt credits given to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_PC: Max number of interrupt credits given to PC. <BR>Reset value is 0 for hardware queue as PC never issues interrupt requests to this queue. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_36_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_ENABLE_MEMORY_BACKING: When 0, ERQ does not use system memory as internal FIFO extension. ERQ size is limited to the hardware internal FIFO size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_FULL_WRITEBACK_ENABLE: Full Writeback enable. When set, all lines are written back to system memory. Only valid if erq_enable_memory_backing=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_MEM_SIZE: Defines the size of the memory backing store, power of 2^(n+12) memory size. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_FULL: ERQ is full (including memory backing if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle, nothing in backing memory) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_REM_6_ERQ_CFG_UPD_PND: ERQ configuration change pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local queues configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091E"</A>000000000201091E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_CFG_LOC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the configuration for both local IRQ and ERQ. MMIO offset = 0x0F0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES_LOC_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES_LOC_Q_20_INST.LATC.L2(20:23) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_DISABLE: When asserted, IRQ does not present any commands to IQA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_RESERVED_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_PREFETCH_DISTANCE: Defines the maximum distance between prefetch and demand (0 means prefetch disable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_MAX_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_MIN_NB_OUTSTANDING_DEM: Defines the maximum number of outstanding commands if any other queue has also outstanding demand. Forced to 8 if defined > 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_RESERVED_16_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_FULL: IRQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_IRQ_IDLE: IRQ is idle (fifo empty, output buffers idles, all seqids released) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_ERQ_FULL: ERQ is full <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_CFG_LOC_ERQ_IDLE: ERQ is idle (fifo is empty, output buffer idle) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IQA configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201091F"</A>000000000201091F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_IQA_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines how IQA arbitrates among the IRQs. priority. MMIO offset = 0x0F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IQA_Q_0_INST.LATC.L2(0:55) [00000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_IPI_QUEUE_PRIORITY: IPI queue priority. 0 is highiest priority, 7 is lowest <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_HWD_QUEUE_PRIORITY: Hardware queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_8: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_NXC_QUEUE_PRIORITY: NXC queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_12: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_INT_QUEUE_PRIORITY: INT queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_OS_QUEUE_PRIORITY: OS queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_POOL_QUEUE_PRIORITY: Pool queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_24: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_HARD_QUEUE_PRIORITY: Hard queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_LOCAL_QUEUE_PRIORITY: Local queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_MAX_OUTSTANDING_ESBC_DEM: Defines the maximum number of outstanding ESBC demands for all queues <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_MAX_OUTSTANDING_EASC_DEM: Defines the maximum number of outstanding EASC demands for all queues <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQA_CFG_RESERVED_48_55: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IQS configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010920"</A>0000000002010920 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_IQS_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines has IQS behaves. MMIO offset = 0x100 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IQS_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_IQS_Q_24_INST.LATC.L2(24:31) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQS_CFG_FORCE_IN_ORDER: When set, all commands are forwarded in order <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQS_CFG_QUEUE_DISABLE: When asserted, IQS does not present any commands to EQA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQS_CFG_RESERVED_16_23: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_IQS_CFG_MATRIX_IDLE: Asserted when all completion matrix slots are idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EQA configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010921"</A>0000000002010921 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EQA_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines how EQA arbitrates among IQS and ERQ requests. MMIO offset = 0x108 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_EQA_Q_0_INST.LATC.L2(0:55) [00000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_IPI_QUEUE_PRIORITY: IPI queue priority. 0 is highiest priority, 7 is lowest <BR>Same priority applies to both IQS and ERQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_HWD_QUEUE_PRIORITY: Hardware queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_8: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_NXC_QUEUE_PRIORITY: NXC queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_12: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_INT_QUEUE_PRIORITY: INT queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_OS_QUEUE_PRIORITY: OS queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_POOL_QUEUE_PRIORITY: Pool queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_24: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_HARD_QUEUE_PRIORITY: Hard queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_LOCAL_QUEUE_PRIORITY: Local queue priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_ERQ_WR_DISABLE: When set, EQA can not write into ERQ (ERQ is disabled). One bit per queue. (mapping:ipi,hwd,nxc,int,os,pool,hard,local) <BR>Note that if this bit is set while ERQ is active, the ERQ will only be disabled once it becomes idle. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_ERQ_RD_DISABLE: When set, EQA can not read from ERQ. One bit per queue. (mapping:ipi,hwd,nxc,int,os,pool,hard,local) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_48_50: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_NXC_FWD_TO_ENDC: When set, EQA forwards to ENDC triggers coming from NXC queue that must be forwarded. ENDC then forwards to one of the escalate queues <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_CFG_RESERVED_52_55: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Max number of outstanding ERQ DMA operation</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010922"</A>0000000002010922 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERQ_CFG_CMD_LIMIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines the maximum number of outstanding DMA operations that ERQs may issue. MMIO offset = 0x110 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERQ_CMD_LIMIT_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_0_17: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_READ: ERQ: DMA Read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERQ_CFG_CMD_LIMIT_RESERVED_24_25: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERQ_CFG_CMD_LIMIT_MAX_ERQ_DMA_WRITE: ERQ: DMA Write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB timeout register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010923"</A>0000000002010923 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_AIB_TIMEOUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_AIB_TIMEOUT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register controls the watchdog timers used on any AIB outbound read operation issued by P3VC. MMIO offset = 0x118 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_AIB_TO_Q_58_INST.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_AIB_TIMEOUT_DELAY: AIB Timeout is detected if AIB response comes later than 2**("delay"+4) x 3 clock cycles. In such case, a bit is set in FIR. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ARX-ATX-IRQ-ERQ-IQS ECC control and debug register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010924"</A>0000000002010924 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_MAIN_DBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds ECC errors correction/injection for ARX, ATX, IRQs, ERQs and IQS srams. MMIO offset = 0x120 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_MAIN_DBG_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_MAIN_DBG_Q_24_INST.LATC.L2(24:25) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_AIB_IN_ECC_CORRECTION: Disable AIB IN ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_TAG_SRAM_ECC_CORRECTION: Disable ARX TAG SRAM ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_IRQ_ECC_CORRECTION: Disable IRQ ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_ERQ_ECC_CORRECTION: Disable ERQ ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_IQS_ECC_CORRECTION: Disable IQS ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_AT_SRAM_ECC_CORRECTION: Disable ATXC AT SRAM ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_VSD_SRAM_ECC_CORRECTION: Disable ATXC VSD SRAM ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_DIS_CTAG_SRAM_ECC_CORRECTION: Disable ATXC CTAG SRAM ECC sbe correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_ECC_ERR_INJ_SELECTION: Selection for ECC error injection <BR>"000000" ARX TAG SRAM <BR>"000001" IQS SRAM <BR>"001qqq" IRQ SRAM where qqq is the queueid (0 to 6) <BR>"010qqq" ERQ SRAM where qqq is the queueid (0 to 6) <BR>"011000" ATX WB SRAM(0:63) <BR>"011001" ATX WB SRAM(64:127) <BR>"100000" ATXC VSD SRAM <BR>"100001" ATXC CTAG(0) SRAM <BR>"100010" ATXC CTAG(1) SRAM <BR>"100011" ATXC ATC SRAM <BR>"100100" ATXC AIB(0) <BR>"100101" ATXC AIB(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_RESERVED_16_21: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_IRQ_TRACE_ENABLE: Enable ARX to IRQ trace bus (only one trace bus may be enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_EQA_TRACE_ENABLE: Enable EQA to ENDC/ATX trace bus (only one trace bus may be enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_ATX_CACHE_SLOTS_IDLE: All ATX cache slots are idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_MAIN_DBG_ATX_IS_IDLE: ATX is idle: All slots idle, nothing in pipe, no aib tag in use, all credits available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EQA to ENDC credits management register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010925"</A>0000000002010925 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EQA_TO_ENDC_CREDITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines the number of credits exchanged between ENDC and EQA. MMIO offset = 0x128 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_EQA_TO_ENDC_CRD_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_0_2: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_IPI_RSD_CREDITS: Define number of reserved credits for IPI queue. Reserved credits are consumed first. If there is no longer reserved credits, credits are consumed <BR>from the pool <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_HWD_RSD_CREDITS: Same for HWD queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_NXC_RSD_CREDITS: Same for NXC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_24_26: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_INT_RSD_CREDITS: Same for INT queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_32_34: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_OS_RSD_CREDITS: Same for OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_40_42: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_POOL_RSD_CREDITS: Same for Pool queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_48_50: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_HARD_RSD_CREDITS: Same for Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_RESERVED_56_57: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EQA_TO_ENDC_CREDITS_POOL_CREDITS: Pool of credits that may be used when there is no longer reserved credits available. Should not be higher than max number of ENDC ptags - (sum of <BR>reserved credits) - 1 credit for CI loads and watch commands <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010926"</A>0000000002010926 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES0_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_0_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010927"</A>0000000002010927 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES1_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_1_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010928"</A>0000000002010928 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES2_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_2_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010929"</A>0000000002010929 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES3_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_3_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201092A"</A>000000000201092A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES4_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_4_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201092B"</A>000000000201092B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES5_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_5_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201092C"</A>000000000201092C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES6_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_6_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IRQs/ERQs performance events selection register 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201092D"</A>000000000201092D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_7</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. MMIO offset = 0x130,0x138,0x140,0x148,0x150,0x158,0x160,0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_QUEUES7_PERFSEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_FROM_AIB: Count of triggers received from AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_IRQ_TO_IQA: Count of triggers on IRQ to IQA interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_IQA_TO_DPS: Count of triggers on IQA to DPS interface (demands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_IQA_TO_IQS: Count of triggers on IQA to IQS interface (triggers directly forwarded to ENDC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_IQS_TO_EQA: Count of triggers on IQS to EQA interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_EQA_TO_ERQ: Count of triggers on EQA to ERQ interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_EQA_TO_ATX: Count of triggers on EQA to ATX interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_QUEUES_PERF_EVENT_SEL_7_CNT_TRIG_EQA_TO_ENDC: Count of triggers on EQA to ENDC interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX performance events selection register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010932"</A>0000000002010932 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ATX_PERF_EVENT_SEL_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Enable count of request granted by the ATX arbiter. bit 1:3 Performance counter selection. MMIO offset = 0x190 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ATX_PERF1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R11: Count of request(11) Sync done or CK completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R1R: Count of request(1r) ERQ DMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R1W: Count of request(1w) ERQ DMA write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R2: Count of request(2) EASC DMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R3: Count of request(3) AT DMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R4: Count of request(4) ESBC EOI response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R5R: Count of request(5r) ESBC DMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R5W: Count of request(5w) ESBC DMA write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R6: Count of request(6) ATX/ENDC CI store <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R7RSP: Count of request(7rsp) ENDC CI load response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R7INT: Count of request(7int) ENDC interrupt request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R7EQP: Count of request(7eqp) ENDC EQ post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R8: Count of request(8) ENDC local CI load req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R9: Count of request(9) ENDC remote CI load req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R10R: Count of request(10r) ENDC END DMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_1_CNT_R10W: Count of request(10w) ENDC END DMA write <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX performance events selection register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010933"</A>0000000002010933 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ATX_PERF_EVENT_SEL_2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Enable count of request not presented immediately to the ATX arbiter because lack of credit. bit 1:3 Performance counter selection. MMIO offset = 0x198 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ATX_PERF2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R11: Count of request(11) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R1R: Count of request(1r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R1W: Count of request(1w) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R2: Count of request(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R3: Count of request(3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R4: Count of request(4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R5R: Count of request(5r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R5W: Count of request(5w) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R6: Count of request(6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R7RSP: Count of request(7rsp) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R7INT: Count of request(7int) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R7EQP: Count of request(7eqp) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R8: Count of request(8) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R9: Count of request(9) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R10R: Count of request(10r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_2_CNT_R10W: Count of request(10w) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX performance events selection register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010934"</A>0000000002010934 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ATX_PERF_EVENT_SEL_3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Enable count of request not served immediately because another requester is served. bit 1:3 Performance counter selection. MMIO offset = 0x1A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ATX_PERF3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R11: Count of request(11) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R1R: Count of request(1r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R1W: Count of request(1w) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R2: Count of request(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R3: Count of request(3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R4: Count of request(4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R5R: Count of request(5r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R5W: Count of request(5w) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R6: Count of request(6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R7RSP: Count of request(7rsp) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R7INT: Count of request(7int) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R7EQP: Count of request(7eqp) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R8: Count of request(8) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R9: Count of request(9) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R10R: Count of request(10r) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ATX_PERF_EVENT_SEL_3_CNT_R10W: Count of request(10w) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX ordering tag control 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010938"</A>0000000002010938 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_DBG_ATX_ORDER_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register does nothing. A read to this register returns all zeros with the following ordering attributes: FullOrdering1 = 1, FullOrdering2 = 0, FullOrdering ENDC = 0 <BR>MMIO offset = 0x1C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX ordering tag control 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010939"</A>0000000002010939 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_DBG_ATX_ORDER_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register does nothing. A read to this register returns all zeros with the following ordering attributes: FullOrdering1 = 0, FullOrdering2 = 1, FullOrdering ENDC = 0 <BR>MMIO offset = 0x1C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX ordering tag control ENDC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201093A"</A>000000000201093A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_DBG_ATX_ORDER_ENDC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register does nothing. A read to this register returns all zeros with the following ordering attributes: FullOrdering1 = 0, FullOrdering2 = 0, FullOrdering ENDC = 1 <BR>MMIO offset = 0x1D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ATX ordering tag control Full</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201093B"</A>000000000201093B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_DBG_ATX_ORDER_FULL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register does nothing. A read to this register returns all zeros with the following ordering attributes: FullOrdering1 = 1, FullOrdering2 = 1, FullOrdering ENDC = 1 <BR>MMIO offset = 0x1D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC cache flush control register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010940"</A>0000000002010940 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_FLUSH_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with flush poll and flush inject registers, is used by Software to trigger a cache flush poll or inject operation. This register is located in ESBC sub-unit. MMIO offset = 0x200 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_FLUSH_POLL_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_FLUSH_CTRL_Q_1_INST.LATC.L2(1:7) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_CTRL_POLL_VALID: Flush Poll request. Set when Software writes to the ESBC Cache Flush Poll register to initiate a cache flush poll operation. Reset by hardware when <BR>the cache flush poll operation is completed. This field is used with the ESBC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_CTRL_RESERVED_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE: Want cache disable for a cache flush poll operation. When set, cache is disabled for the selected blockid(s) at the end of the cache flush poll <BR>operation. This field is used with the ESBC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_CTRL_RESERVED_3_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC Cache flush poll register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010941"</A>0000000002010941 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_FLUSH_POLL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with the cache flush control register (if needed), is used by Software to trigger a cache flush poll operation. The cache flush control register should be written first (if needed), followed by a write to this register to initiate a cache flush poll operation. This register is located in ESBC sub-unit. MMIO offset = 0x208 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_FLUSH_POLL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_POLL_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_POLL_OFFSET: 28-bit flush offset. Note that bits 27 to 31 are ignored by the flush engine as they belong to the same cache entry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_POLL_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_POLL_OFFSET_MASK: 28-bit flush offset mask. 0:means ignores the corresponding offset bit. Note that bits 59 to 63 are ignored by the flush engine as they belong to the <BR>same cache entry <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC Cache flush inject register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010942"</A>0000000002010942 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_FLUSH_INJECT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used by Software to trigger a cache inject operation. This register is located in ESBC sub-unit. MMIO offset = 0x210 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_FLUSH_INJECT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_INJECT_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_INJECT_OFFSET: 28-bit flush offset. Note that bits 27 to 31 are ignored by the flush engine as they belong to the same cache entry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_INJECT_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_FLUSH_INJECT_OFFSET_MASK: 28-bit flush offset mask. 0:means ignores the corresponding offset bit. Note that bits 59 to 63 are ignored by the flush engine as they belong to the <BR>same cache entry <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010948"</A>0000000002010948 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines ESBC configuration. This register is located in ESBC sub-unit. MMIO offset = 0x240 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_ESBC_CONFIG_Q_16_INST.LATC.L2(16:63) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_NB_LOAD_ENGINE_CORE: Number of load engines dedicated to cores. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_RESERVED_24_26: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_NB_LOAD_ENGINE_CQ: Number of load engines dedicated to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_RESERVED_32_34: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_NB_LOAD_ENGINE_PC: Number of load engines dedicated to PC. The total number of allocated engines (core+PC+CQ) must not exceed 16. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_HASH_ARRAY_ENABLE: When set, ESBC hash array mechanism is enabled. EASC hash used for Store_EOI may be overwritten. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_HASH_STORE_MODE: When an event trigger is processed, its hash value is stored in the hash table in the following conditions: <BR>"00" Always store hash value <BR>"01" Store hash value if the event trigger comes from PHB <BR>"10" Store hash value if the hash value != 0xF <BR>"11" Store hash value if the event trigger comes from PHB and hash value != 0xF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_RESERVED_43_45: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_MAX_PTAG_IN_USE: Defines the maximum number of ptag to be used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_BG_SCAN_RATE: 4-bit scrub background scan rate. 0:disable scan. Otherwhise, scan rate = 2**n clock cycles (max of 16 micro-seconds) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_SPLIT_MODE: Cache split mode. When set, ways 16 to 23 are reserved for triggers coming from PHB. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_RESERVED_57_58: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_CFG_MAX_ENTRIES_IN_MODIFIED: 5-bit Max number of entries per set in modified state. Must be lower than 16 if split_mode is set <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DPS configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010949"</A>0000000002010949 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_DPS_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines how DPS behaves. This register is located in EASC sub-unit. MMIO offset = 0x248 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_DPS_Q_0_INST.LATC.L2(0:30) [0000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_DPS_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_IPI_LOOKUP_MODE: Performance lookup mode for IPI queue <BR>0 highiest performance <BR>1 Optimal performance <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_HWD_LOOKUP_MODE: Same for hardware queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_NXC_LOOKUP_MODE: Same for NXC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_INT_LOOKUP_MODE: Same for INT queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_OS_LOOKUP_MODE: Same for OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_POOL_LOOKUP_MODE: Same for Pool queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_HARD_LOOKUP_MODE: Same for Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_LOC_LOOKUP_MODE: Same for local queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_RESERVED_8_15: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_NB_ESBC_SLOT_CREDIT: Define the number of ESBC slot credits that DPS provides to IQA (max=12) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_NB_EASC_SLOT_CREDIT: Define the number of EASC slot credits that DPS provides to IQA (max=6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_RESERVED_24_30: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_DPS_CFG_DPS_IS_IDLE: All DPS command slots are idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC Soft Write Address register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010950"</A>0000000002010950 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_SOFTWR_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with Soft Write mask and data registers, is used to Write full cache line (Up to 32 PQ states). This register is located in ESBC sub-unit. MMIO offset = 0x280 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_SOFTWR_ADDR_Q_28_INST.LATC.L2(28:58) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_SOFTWR_ADDR_BLOCKID: Block ID <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_SOFTWR_ADDR_RESERVED_32_35: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_SOFTWR_ADDR_OFFSET: 23-bit cache line offset (32 PQ aligned). Auto incremented by hardware after operation completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC Soft Write Mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010951"</A>0000000002010951 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_SOFTWR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines which PQ bits to update within the selected cache line. This register is located in ESBC sub-unit. MMIO offset = 0x288 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_SOFTWR_MASK_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_SOFTWR_MASK_MSK: 1 means update the corresponding PQ state in cache line <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC Soft Write Data register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010952"</A>0000000002010952 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_SOFTWR_DATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines new PQ state for the 32 cache line entries. This register is located in ESBC sub-unit. MMIO offset = 0x290 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_SOFTWR_DATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_SOFTWR_DATA_PQ_STATE: Bits (n*2):(n*2+1) correspond to PQ state for offset n <BR>Software sequence : <BR>1) Write addr register <BR>2) Write mask register <BR>3a) write data register <BR>3b) write data register (next cache line) <BR>3c) write data register (next cache line) <BR>........... and so on <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC debug register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010954"</A>0000000002010954 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_DBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds ECC errors correction/injection and some ESBC debug features . This register is located in ESBC sub-unit. MMIO offset = 0x2A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_DEBUG_Q_16_INST.LATC.L2(16:63) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_MAX_OUTSTANDING_DMA_READ: Defines the maximum number of outstanding ESB DMA Reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_MAX_OUTSTANDING_DMA_WRITE: Defines the maximum number of outstanding ESB DMA Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_WAY_DISABLE: 32: Disable ways 0 to 3 <BR>33: Disable ways 4 to 7 <BR>34: Disable ways 8 to 11 <BR>35: Disable ways 12 to 15 <BR>36: Disable ways 16 to 19 <BR>37: Disable ways 20 to 23 <BR>Warning: When using this feature, be sure that max_entries_in_modified is less than the number of enabled ways <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_DIS_TAG_ECC_CORRECTION: Disable TAG [0:5] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_DIS_STATE_ECC_CORRECTION: Disable STATE and HASH arrays ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_DIS_DATA_ECC_CORRECTION: Disable P1 DATA [0:2] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_DIS_CTRLBUF_ECC_CORRECTION: Disable P1 control buffer ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_ECC_ERR_INJ_ARRAY_SEL: Array selection for ECC error injection <BR>00 xxxy P0 TAG arrays. xxx = array 0 to 5, y = -left/+right <BR>01 0000 P0 State array <BR>01 1000 P0 Hash array (left part) <BR>01 1001 P0 Hash array (right part) <BR>10 00xx P1 data xx = array 0 to 2 <BR>11 0000 P1 control buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_TRACE_ENABLE: Enable ESBC trace bus. (only one trace bus may be enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_RESERVED_58_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC cache enable register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010955"</A>0000000002010955 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_DBG_CACHE_EN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register enables ESBC cache. This register is located in ESBC sub-unit. MMIO offset = 0x2A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_ESBC_CACHE_EN_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_DBG_CACHE_EN_CACHE_ENABLE: 16-bit cache enable (one bit per blockid). May be cleared by scrub engine at flush completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC performance events selection register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010958"</A>0000000002010958 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ESBC sub-unit. MMIO offset = 0x2C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_PERF_SEL1_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_PRF: Count of DPS prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_DEM_EVENT_TRIG: Count of event trigger demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_DEM_STEOI: Count of Store EOI demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_DEM_SETPQ: Count of SetPQ demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_LOAD_OWNED: count of Software loads processed to owned block. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_LOAD_NOT_OWNED: count of Software loads processed to not owned block. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_TOO_MANY_ENTRIES: count of number of ESB writeback due to too many entries in modified state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_VICTIM_IS_LRU: count of "selected victim is LRU" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_RETRY: count of command retry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_PRF_HIT: Count of cache hit for DPS prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_1_CNT_DPS_DEM_OR_LOAD_HIT: Count of cache hit for DPS demands or Loads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC performance events selection register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010959"</A>0000000002010959 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ESBC sub-unit. MMIO offset = 0x2C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_PERF_SEL2_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_2_CNT_TOO_MANY_PHB_ENTRIES: count of number of ESB writeback due to too many PHB entries in modified state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_2_CNT_TRIG_FROM_PHB: Count of demands coming from PHB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_2_CNT_TRIG_FROM_PHB_RETRY: Count of retry of PHB command in split mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC performance events selection register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201095A"</A>000000000201095A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ESBC sub-unit. MMIO offset = 0x2D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.CFG_PERF_SEL3_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_PROC_UPDATE: Count of P1 processing cycles (proc_update) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_CNT_ESB_FETCH: count of ESB fetch sent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_CNT_ESB_WRITE: count of ESB writeback sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_CNT_ESB_FETCH_REPLAY: count of ESB fetch replay. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_CNT_TRIGGER_FILTERED: Count of event trigger filtered by ESB lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_PERF_EVENT_SEL_3_CNT_STEOI_FILTERED: Count of Store EOI filtered by ESB lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESBC additional performance register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201095B"</A>000000000201095B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ESBC_ADDITIONAL_PERF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in SBC sub-unit. MMIO offset = 0x2D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ESBCP0.PERF_MAX_INFO_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_P0_IS_IDLE: ESBC P0 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_P1_IS_IDLE: ESBC P1 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_RESERVED_2_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_MAX_PTAG_IN_USE: Max reached number of ptag in use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_MAX_OUTSTANDING_SOFT_EOI: Max reached number of outstanding Software EOI <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_MAX_UNLOCK_IN_FIFO: Max reached number of unlock command in the unlock FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_HIGHIEST_SELECTED_WAY: Highiest selected way <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_RESERVED_40_47: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_MAX_OUTSTANDING_ESB_FETCH: Max reached number of outstanding ESB fetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ESBC_ADDITIONAL_PERF_MAX_OUTSTANDING_ESB_WRITE: Max reached number of outstanding ESB writeback <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC cache flush control register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010960"</A>0000000002010960 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_FLUSH_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with flush poll and flush inject registers, is used by Software to trigger a cache flush poll or inject operation. This register is located in EASC sub-unit. MMIO offset = 0x300 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_FLUSH_POLL_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_FLUSH_CTRL_Q_1_INST.LATC.L2(1:7) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_CTRL_POLL_VALID: Flush Poll request. Set when Software writes to the EASC Cache Flush Poll register to initiate a cache flush poll operation. Reset by hardware when <BR>the cache flush poll operation is completed. This field is used with the EASC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_CTRL_RESERVED_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE: Want cache disable for a cache flush poll operation. When set, cache is disabled for the selected blockid(s) at the end of the cache flush poll <BR>operation. This field is used with the EASC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_CTRL_RESERVED_3_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC Cache flush poll register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010961"</A>0000000002010961 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_FLUSH_POLL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with the cache flush control register (if needed), is used by Software to trigger a cache flush poll operation. The cache flush control register should be written first (if needed), followed by a write to this register to initiate a cache flush poll operation. This register is located in EASC sub-unit. MMIO offset = 0x308 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_FLUSH_POLL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_POLL_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_POLL_OFFSET: 28-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_POLL_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_POLL_OFFSET_MASK: 28-bit flush offset mask. 0:means ignores the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC Cache flush inject register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010962"</A>0000000002010962 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_FLUSH_INJECT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used by Software to trigger a cache inject operation. This register is located in EASC sub-unit. Warning: Fields are defined as read only because this register may only be writen thru MMIO. SCOM does only have read access to it. MMIO offset = 0x310 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_FLUSH_INJECT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_INJECT_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_INJECT_OFFSET: 28-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_INJECT_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_FLUSH_INJECT_OFFSET_MASK: 28-bit flush offset mask. 0:means ignores the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010968"</A>0000000002010968 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines EASC configuration. This register is located in EASC sub-unit. MMIO offset = 0x340 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_CONFIG_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_CFG_RESERVED_16_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_CFG_MAX_PTAG_IN_USE: Defines the maximum number of ptag to be used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC hash register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010969"</A>0000000002010969 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_HASH_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Each command that comes to EASC has a 4-bit hash value. If the command was issued by a core, this hash value is picked up from a register. Otherwise, it comes from AIB address[57:60]. The hash value is used to select one hash configuration. <BR>The EASC hash registers holds the 8-bit hash configuration field. The 8-bit encoding is :   -- xxxxxxx0 -   1  set  - xxxxxxx indicates the 7-bit set index <BR>yyyyyy01 -   2  sets - yyyyyy  indicates the 6-bit MSB set index, 1 LSB  filled in using EAS offset(27) <BR>zzzzz011 -   4  sets - zzzzz   indicated the 5-bit MSB set index, 2 LSBs filled in using EAS offset(26 to 27) <BR>xxxx0111 -   8  sets - xxxx    indicates the 4-bit MSB set index, 3 LSBs filled in using EAS offset(25 to 27) <BR>yyy01111 -  16  sets - yyy     indicates the 3-bit MSB set index, 4 LSBs filled in using EAS offset(24 to 27) <BR>zz011111 -  32  sets - zz      indicates the 2-bit MSB set index, 5 LSBs filled in using EAS offset(23 to 27) <BR>x0111111 -  64  sets - x       indicates the 1-bit MSB set index, 6 LSBs filled in using EAS offset(22 to 27) <BR>01111111- - 128 sets -         set index bits filled in using EAS offset(21 to 27) <BR>This register is located in EASC sub-unit. MMIO offset = 0x348 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_HASH_CTRL1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_0: Hash configuration for IPI/HWD hash=0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_1: Hash configuration for IPI/HWD hash=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_2: Hash configuration for IPI/HWD hash=2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_3: Hash configuration for IPI/HWD hash=3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_4: Hash configuration for IPI/HWD hash=4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_5: Hash configuration for IPI/HWD hash=5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_6: Hash configuration for IPI/HWD hash=6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_1_HASH_7: Hash configuration for IPI/HWD hash=7 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC hash register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201096A"</A>000000000201096A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_HASH_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to EASC hash register 1 description. This register is located in EASC sub-unit. MMIO offset = 0x350 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_HASH_CTRL2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_8: Hash configuration for IPI/HWD hash=8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_9: Hash configuration for IPI/HWD hash=9 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_10: Hash configuration for IPI/HWD hash=10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_11: Hash configuration for IPI/HWD hash=11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_12: Hash configuration for IPI/HWD hash=12 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_13: Hash configuration for IPI/HWD hash=13 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_14: Hash configuration for IPI/HWD hash=14 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_2_HASH_15: Hash configuration for IPI/HWD hash=15 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC hash register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201096B"</A>000000000201096B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_HASH_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to EASC hash register 1 description. This register is located in EASC sub-unit. MMIO offset = 0x358 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_HASH_CTRL3_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_NXC: Hash configuration for NXC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_INT: Hash configuration for INT queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_OS: Hash configuration for OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_POOL: Hash configuration for Pool queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_HARD: Hash configuration for Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_HASH_3_HASH_LOCAL: Hash configuration for local queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC debug register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010974"</A>0000000002010974 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_DBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds ECC errors correction/injection and some EASC debug features. This register is located in EASC sub-unit. MMIO offset = 0x3A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_DEBUG_Q_24_INST.LATC.L2(24:63) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_RESERVED_24_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_WAY_DISABLE: 32: Disable ways 0 to 3 <BR>33: Disable ways 4 to 7 <BR>34: Disable ways 8 to 11 <BR>35: Disable ways 12 to 15 <BR>36: Disable ways 16 to 19 <BR>37: Disable ways 20 to 23 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_DIS_TAG_ECC_CORRECTION: Disable TAG [0:5] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_DIS_STATE_ECC_CORRECTION: Disable STATE array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_DIS_DATA_ECC_CORRECTION: Disable P1 DATA [0:2] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_DIS_CTRL_ECC_CORRECTION: Disable P1 Control buffer ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_ECC_ERR_INJ_ARRAY_SEL: Array selection for ECC error injection <BR>00 xxxy P0 TAG arrays. xxx = array 0 to 5, y = -left/+right <BR>01 0000 P0 STATE array <BR>10 00xx P1 data xx = array 0 to 2 <BR>11 0000 P1 control buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_TRACE_ENABLE: Enable EASC trace bus. (only one trace bus may be enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_MAX_DMA_READ: Defines the maximum number of outstanding EASC DMA Reads <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC cache enable register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010975"</A>0000000002010975 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_DBG_CACHE_EN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register enables EASC cache. This register is located in EASC sub-unit. MMIO offset = 0x3A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_EASC_CACHE_EN_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_DBG_CACHE_EN_CACHE_ENABLE: 16-bit cache enable (one bit per blockid). May be cleared by scrub engine at flush completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC performance events selection register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010978"</A>0000000002010978 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in EASC sub-unit. MMIO offset = 0x3C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_PERF_SEL1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_IPI_DOES_PRF: count of IPI queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_HWD_DOES_PRF: count of HWD queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_NXC_DOES_PRF: count of NXC queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_INT_DOES_PRF: count of INT queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_OS_DOES_PRF: count of OS queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_POOL_DOES_PRF: count of POOL queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_HARD_DOES_PRF: count of HARD queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_LOC_DOES_PRF: count of local queue prefetches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_IPI_DOES_DEM: count of IPI queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_HWD_DOES_DEM: count of HWD queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_NXC_DOES_DEM: count of NXC queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_INT_DOES_DEM: count of INT queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_OS_DOES_DEM: count of OS queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_POOL_DOES_DEM: count of POOL queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_HARD_DOES_DEM: count of HARD queue demands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_1_CNT_LOC_DOES_DEM: count of local queue demands <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC performance events selection register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010979"</A>0000000002010979 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in EASC sub-unit. MMIO offset = 0x3C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_PERF_SEL2_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_2_CNT_PRF_CACHE_HIT: count of cache hit for a prefetch request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_2_CNT_DEM_CACHE_HIT: count of cache hit for a demand request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_LRU: count of "selected victim is LRU" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_1ST_EXCLUSIVE: count of "selected victim is first exclusive entry" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_2_CNT_RETRY: count of retries <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC performance events selection register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201097A"</A>000000000201097A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in EASC sub-unit. MMIO offset = 0x3D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.CFG_PERF_SEL3_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_3_PROC_UPDATE: Count of P1 processing cycles (proc_update) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH: count of EAS fetch sent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH_REPLAY: count of EAS fetch replay. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_PERF_EVENT_SEL_3_CNT_MASK: Count of trigger filtered by EAS lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EASC additional performance register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201097B"</A>000000000201097B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_EASC_ADDITIONAL_PERF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in EASC sub-unit. MMIO offset = 0x3D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.EASCP0.PERF_MAX_INFO_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_P0_IS_IDLE: EASC P0 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_P1_IS_IDLE: EASC P1 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_RESERVED_2_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_MAX_PTAG_IN_USE: Max reached number of ptag in use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_RESERVED_16_23: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_MAX_UNLOCK_IN_FIFO: Max reached number of unlock command in the unlock FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_HIGHIEST_SELECTED_WAY: Highiest selected way <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_RESERVED_40_47: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_MAX_OUTSTANDING_EAS_FETCH: Max reached number of outstanding EAS fetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_EASC_ADDITIONAL_PERF_RESERVED_56_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC cache flush control register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010980"</A>0000000002010980 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_FLUSH_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with flush poll and flush inject registers, is used by Software to trigger a cache flush poll or inject operation. This register is located in ENDC sub-unit. MMIO offset = 0x400 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_FLUSH_POLL_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_FLUSH_CTRL_Q_1_INST.LATC.L2(1:7) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_POLL_VALID: Flush Poll request. Set by hardware when Software writes to the ENDC Cache Flush Poll register to initiate a cache flush poll operation. Reset by <BR>hardware when the cache flush poll operation is completed. This field is used with the ENDC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_RESERVED_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE: Want cache disable for a cache flush poll operation. When set, cache is disabled for the selected blockid(s) at the end of the cache flush poll <BR>operation. This field is used with the ENDC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_INVALIDATE: Want invalidate for a cache flush poll operation. <BR>0: Modified entries are written back. State is switched to exclusive <BR>1: Exclusive entries are switched to invalidate. Modified entries are written back, state is switched to invalidate <BR>This field is used with the ENDC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_RESERVED_4_6: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_CTRL_INJECT_WANT_INVALIDATE: Want invalidate for a cache flush inject operation. <BR>0: Modified entries are written back. State is switched to exclusive <BR>1: Exclusive entries are switched to invalidate. Modified entries are written back, state is switched to invalidate <BR>This field is used with the ENDC Cache Flush Inject register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Cache flush poll register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010981"</A>0000000002010981 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_FLUSH_POLL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with the cache flush control register (if needed), is used by Software to trigger a cache flush poll operation. The cache flush control register should be written first (if needed), followed by a write to this register to initiate a cache flush poll operation. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x408 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_FLUSH_POLL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_RESERVED_0_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_OFFSET: 24-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_RESERVED_32_35: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_POLL_OFFSET_MASK: 24-bit flush offset mask. 0:means ignores the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Cache flush inject register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010982"</A>0000000002010982 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_FLUSH_INJECT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used by Software to trigger a cache flush inject operation. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x410 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_FLUSH_INJECT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_RESERVED_0_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_OFFSET: 24-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_RESERVED_32_35: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignores the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_FLUSH_INJECT_OFFSET_MASK: 24-bit flush offset mask. 0:means ignores the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Sync Done Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010984"</A>0000000002010984 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_SYNC_DONE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to indicate that a Sync Poll operation has finished. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x420 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_SYNC_DONE_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sync_poll_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Cache Watch Assign Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010986"</A>0000000002010986 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH_ASSIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to assign a cache watch engine for SW to use. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x430 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010988"</A>0000000002010988 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines global ENDC configuration. This register is located in ENDC sub-unit. MMIO offset = 0x440 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_ENDC_CONFIG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_MAX_NOSYS_CNT_EN: When 0, VC forces BQ bit and NoSysCnt =0 <BR>When 1, BQ bit and NoSysCnt behave as defined in INT workbook <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_VT_VLD_BIT_EN: When 0, VC forces Vt_vld bit =0 <BR>When 1, Vt_vld bit behaves as defined in INT workbook <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_2: Spare bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_MAX_NOSYS_CNT: Define max value for END[NoSys CNT]. Used to assert Broadcast Query on AIB when doing interrupt request. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_8: Spare bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CLEAR_EQVGPREDICT_ON_VH_DROP: When on, if an interrupt response has Vh_valid=0 whereas END[vH]=1, then clear END[EQ Vg Predict] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CLEAR_EQVGPREDICT_ON_VH_SET: When on, if an interrupt response has Vh_valid=1 whereas END[vH]=0, then clear END[EQ Vg Predict] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CLEAR_EQVGPREDICT_ON_VT_DROP: When on, if an interrupt response has Vt_valid=0 whereas END[vT]=1, then clear END[EQ Vg Predict] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_12: Spare bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CLEAR_EQVGPREDICT_AFTER_EQP: 0 means disable. Otherwise, clear END[EQ Vg Predict] after 2**n EQ posts. Default is clear after 2**6 = 64 EQ posts <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CORE_LOADS_ORDERING_RULE: Defines if CI loads coming from core must be ordered behind VP broadcast and/or user level interrrupts <BR>"00": no ordering required <BR>"01". CI loads must be ordered behind VP broadcast <BR>"10". CI loads must be ordered behind user level interrupts <BR>"11". CI loads must be ordered behind both VP broadcast and user level interrupts <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_TRIG_FWD_TARGET_QUEUE: Defines target queue for EQ trigger forwarding <BR>This field has 4 x 2-bit encoded as follow: <BR>"00" : Forwards to OS queue <BR>"01" : Forwards to Pool queue <BR>"1x" : Forwards to Hard queue <BR>Bits 18:19 are used when source queue is NxC <BR>Bits 20:21 are used when source queue is OS <BR>Bits 22:23 are used when source queue is Pool <BR>Bits 24:25 are used when source queue is Hard <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_ESC_TARGET_QUEUE: Defines target queue for escalate <BR>This field has 3 x 2-bit encoded as follow: <BR>"00" : Escalate to OS queue <BR>"01" : Escalate to Pool queue <BR>"1x" : Escalate to Hard queue <BR>Bits 26:27 are used when END[priv_level]=0 <BR>Bits 28:29 are used when END[priv_level]=1 <BR>Bits 30:31 are used when END[priv_level]=2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CACHE_WATCH_ASSIGN: Defines which cache watch engines participate in the cache watch assign protocol (0 indicates lock handled in SW, 1 indicates lock handled by reading <BR>the cache watch assign register). <BR>0 - cache watch engine 0 <BR>1 - cache watch engine 1 <BR>2 - cache watch engine 2 <BR>3 - cache watch engine 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_36_42: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_SKIP_ESCALATE: When set, the not "dispatched algorithm" skips "Process escalate" when "increment backlog" operation leads to backlog count > 1 (means backlog was > 0 <BR>before increment) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_44_45: Spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_MAX_PTAG_IN_USE: Defines the maximum number of ptag to be used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_BG_SCAN_RATE: 4-bit scrub background scan rate. 0:disable scan. Otherwise, scan rate = 2**n clock cycles (max of 16 micro-seconds) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_RESERVED_56: Spare bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_FORCE_INVALIDATE: 0: After a writeback, if cache is enabled, the cache way state goes to "exclusive" <BR>1: After any writeback, the cache way state goes to "invalidate" <BR>This bit must be set to 1 if no_ordering_dma=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_MAX_ENTRIES_IN_MODIFIED: 6-bit Max number of entries per set in modified state. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Max number of outstanding ENDC outbound requests register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010989"</A>0000000002010989 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_CFG_CMD_LIMIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines the maximum number of outstanding requests that ENDC may issue. This register is located in ENDC sub-unit. MMIO offset = 0x448 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_MAX_OUTSTANDING_OUTB_REQ_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_CRD_POOL_CI_STORE: Number of pool credits for outstanding EQ forwarding towards OS, Pool or Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_RSD_CRD_TRIG_FWD_TO_OS: 2-bit reserved aib crd count for EQ trigger forwarded by ENDC to OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_CRD_CI_STORE_OS: Number of reserved credits for outstanding EQ forwarding towards OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_RSD_CRD_TRIG_FWD_TO_POOL: 2-bit reserved aib crd count for EQ trigger forwarded by ENDC to Pool queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_CRD_CI_STORE_POOL: Number of reserved credits for outstanding EQ forwarding towards Pool queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_RSD_CRD_TRIG_FWD_TO_HARD: 2-bit reserved aib crd count for EQ trigger forwarded by ENDC to Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_CRD_CI_STORE_HARD: Number of reserved credits for outstanding EQ forwarding towards Hard queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_INT_REQUEST: ENDC: Interrupt request. <BR>Should never be set greather than the number of CQ interrupt engines dedicated to VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_EQ_POST: ENDC: EQ post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_CI_LOAD: ENDC: Remote or local CI load request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_END_DMA_READ: ENDC: END DMA Read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_CMD_LIMIT_END_DMA_WRITE: ENDC: END DMA Write <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC load engines allocation</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201098A"</A>000000000201098A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_CFG_LD_ENG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used to distribute ENDC Load engines among PC, CQ and Core. This register is located in ENDC sub-unit. MMIO offset = 0x450 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_LD_ENG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_RESERVED_0_2: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_NB_LOAD_ENGINE_CORE: Number of load engines dedicated to cores. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_NB_LOAD_ENGINE_CQ: Number of load engines dedicated to CQ. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_NB_LOAD_ENGINE_PC: Number of load engines dedicated to PC. The total number of allocated engines (core+PC+CQ) must not exceed 24. May only be changed thru SCOM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_CFG_LD_ENG_RESERVED_24_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC debug register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010994"</A>0000000002010994 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_DBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds ECC errors correction/injection and some ENDC debug features. This register is located in ENDC sub-unit. MMIO offset = 0x4A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_DEBUG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_RESERVED_0_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_WAY_DISABLE: 18: Disable ways 0 to 7 <BR>19: Disable ways 8 to 15 <BR>20: Disable ways 16 to 23 <BR>21: Disable ways 24 to 31 <BR>22: Disable ways 32 to 39 <BR>23: Disable ways 40 to 47 <BR>Warning: When using this feature, be sure that max_entries_in_modified is less than the number of enabled ways <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_WATCH_ECC_CORRECTION: Disable Watch arrays ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_ARX_ECC_CORRECTION: Disable ARX interface ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_TAG_ECC_CORRECTION: Disable TAG [0:11] arrays ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_STATE_ECC_CORRECTION: Disable STATE [0:1] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_CTRLBUF_ECC_CORRECTION: Disable P1 CTRL and FIFO responses arrays ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_DIS_DATA_ECC_CORRECTION: Disable P1 DATA [0:5] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_ECC_ERR_INJ_ARRAY_SEL: Array selection for ECC error injection <BR>0 xxxx y P0 TAG arrays. xxxx = 0 to 11. y=-left/+right <BR>1 0000 x P0 STATE arrays x = 0-1 <BR>1 0011 x P0 watch arrays x = 0-1 <BR>1 0001 0 P1 CTRL array <BR>1 0010 x P1 response FIFO. x = -local/+remote <BR>1 1xxx y P1 data arrays ecc xxx = array 0 to 5, y = -left/+right <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_TRACE_ENABLE: Enable ENDC trace bus. (only one trace bus may be enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_RESERVED_58_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC cache enable register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010995"</A>0000000002010995 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_DBG_CACHE_EN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register enables ENDC cache. This register is located in ENDC sub-unit. MMIO offset = 0x4A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_ENDC_CACHE_EN_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_DBG_CACHE_EN_CACHE_ENABLE: 16-bit cache enable (one bit per blockid). May be cleared by scrub engine at flush completion <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC performance events selection register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010998"</A>0000000002010998 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ENDC sub-unit. MMIO offset = 0x4C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_PERF_SEL1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_EQ_TRIGGER: count number of EQ triggers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_EVT_TRIG_ESN: count number of event triggers [ESn] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_EVT_TRIG_RDI: count number of event triggers [Redistribution] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_EVT_TRIG_ESE: count number of event triggers [ESe] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_STR_EOI_ESN: count number of Store EOIs [ESn] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_STR_EOI_ESE: count number of Store EOIs [ESe] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_EQ_INJECT: count number of EQ injects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_SETPQ_ESN: count number of Set PQ [ESn] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_SETPQ_ESE: count number of Set PQ [ESe] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_IPI: count number of EQA cmd from IPI queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_HWD: count number of EQA cmd from HWD queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_NXC: count number of EQA cmd from NXC queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_INT: count number of EQA cmd from INT queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_OS: count number of EQA cmd from OS queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_POOL: count number of EQA cmd from POOL queue <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_1_CNT_CMD_FROM_HARD: count number of EQA cmd from HARD queue <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC performance events selection register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010999"</A>0000000002010999 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ENDC sub-unit. MMIO offset = 0x4C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_PERF_SEL2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INBOUND_LOADS: count number of Ld EOIs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOCAL_ESC_OR_FW_FWD: count number of local escalate or local Fw forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_EQA_CMD_CACHE_HIT: count number of EQA command cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INB_LOAD_HIT: count number of Ld EOI command cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOC_ESC_HIT: count number of local escalate command cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_LRU: count number of selected victim is LRU <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_1ST_USABLE: count number of selected victim is first usable entry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_RETRY: count number of ENDC retry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_TOO_MANY_ENTRIES: count number of END writeback due to too many entries in modified state <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_2_RESERVED_36_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC performance events selection register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201099A"</A>000000000201099A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ENDC sub-unit. MMIO offset = 0x4D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_PERF_SEL3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_END_FETCH: count number of END fetch sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_EQPOST: count number of EQ Post sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_RESUME_INT: count number of user level resume Interrupt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_EBB_INT: count number of user level EBB Interrupt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_VP_INT: count number of VP Interrupt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_LS_INT: count number of Logical server Interrupt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_BROADCAST: count number of Broadcast backlog sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_INT_ESB_RESET: count number of Interrupt sent during ESB Reset algo <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_EQ_FORWARDING: count number of EQ trigger forwarding sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_REMOTE_ESCALATE: count number of Remote escalate sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_REMOTE_FW_FORWARD: count number of Remote Fw forward sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_LOCAL_ESCALATE: count number of Local escalate sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_LOCAL_FW_FORWARD: count number of Local Fw forward sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_LOCAL_NXC_LD: count number of Local NxC update sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_REMOTE_NXC_LD: count number of Remote NxC update sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_3_CNT_LOCAL_NXC_TEND: count number of Local NxC tEND sent <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC performance events selection register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201099B"</A>000000000201099B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event. bit0: Count enable. bits 1:3 Performance counter selection. This register is located in ENDC sub-unit. MMIO offset = 0x4D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_PERF_SEL4_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_REMOTE_NXC_TEND: count number of Remote NxC tEND sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_TCTXT_LD: count number of Local TcTxt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_REMOTE_TCTXT_LD: count number of Remote TcTxt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_AUTOGEN_SETPQ00: count number of Local autogen PQ_set00 sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_REMOTE_AUTOGEN_SETPQ00: count number of Remote autogen PQ_set00 sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_ESC_TRU_ESBC: count number of Local escalate thru ESBC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_END_FETCH_REPLAY: count number of END fetch replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_EQ_POST_REPLAY: count number of EQ Post replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_INT_REPLAY: count number of Interrupt replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_CI_STORE_REPLAY: count number of CI store replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_ESC_REPLAY: count number of Local escalate replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_REMOTE_ESC_REPLAY: count number of Remote CI load replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_NXC_LD_REPLAY: count number of Local NxC CI load replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_LOCAL_ESBC_REPLAY: count number of Local autogen PQ_set00 or escalate thru ESBC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_SOFT_LOAD_RESP_REPLAY: count number of Software load response replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_PERF_EVENT_SEL_4_CNT_PROC_UPDATE: count number of ENDC processing cycles (proc_update) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC additional performance register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201099C"</A>000000000201099C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_ADDITIONAL_PERF_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in ENDC sub-unit. MMIO offset = 0x4E0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.PERF_MAX_INFO1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_P0_IS_IDLE: ENDC P0 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_P1_IS_IDLE: ENDC P1 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_RESERVED_2_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_MAX_PTAG_IN_USE: Max reached number of ptag in use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_MAX_OUTSTANDING_LOADS: Max reached number of outstanding inbound CI loads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_MAX_UNLOCK_IN_FIFO: Max reached number of unlock command in the unlock FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_HIGHIEST_SELECTED_WAY: Highiest selected way <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_1_RESERVED_40_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC additional performance register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201099D"</A>000000000201099D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_ADDITIONAL_PERF_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in ENDC sub-unit. MMIO offset = 0x4E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.PERF_MAX_INFO2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_END_FETCH: Max reached number of outstanding END fetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_EQP: Max reached number of outstanding EQ Post <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_INT: Max reached number of outstanding Interrupt request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_CI_LOAD: Max reached number of outstanding CI load <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_CI_STORE: Max reached number of outstanding CI store <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_END_WRITE: Max reached number of outstanding END writeback <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_ADDITIONAL_PERF_2_RESERVED_48_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 0 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A0"</A>00000000020109A0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH0_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 0 data registers are used to Read and Write ENDs. Software specifies the END blockid and offset it wants to access. This register is located in ENDC sub-unit. MMIO offset = 0x500 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH0_SPEC_C_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH0_SPEC_ADDR_Q_1_INST.LATC.L2(1:63) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_CONFLICT: Conflict: Forced to 0 when Software writes the register. Set to one by hardware if an internal END process references this END entry and its valid bit <BR>is on during the Software ReadModifyWrite sequence. <BR>Note: The cache watch specification register should not be written between the reading of the watch data 0 register (i.e. triggering a Watch Read) and <BR>the writing of the watch data 0 register (i.e. triggering a Watch Write) because this would reset the Conflict bit that may have been set by hardware <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_RESERVED_1_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_FULL: Full - if set to a one, then the contents of all data register fields replace the corresponding specified structure fields as long as the conflict bit <BR>is zero, else the structure is not modified; if "F" is set to a zero, then only the contents of data register fields that are hardware read-only <BR>replace the corresponding specific structure fields (words 0 and 2-7), regardless of the state of the conflict bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_RESERVED_9_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_BLOCKID: 4-bit blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_RESERVED_32_39: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH0_SPEC_OFFSET: 24-bit END offset <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch0 Data Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A4"</A>00000000020109A4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH0_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Data register 0 holds END words 0 and 1. Data register 1 holds END words 2 and 3. Data register 2 holds END words 4 and 5. Data register 3 holds END words 6 and 7. These registers are located in ENDC sub-unit. MMIO offset = 0x520,0x528,0x530,0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch0 Data Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A5"</A>00000000020109A5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH0_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Data register 0 holds END words 0 and 1. Data register 1 holds END words 2 and 3. Data register 2 holds END words 4 and 5. Data register 3 holds END words 6 and 7. These registers are located in ENDC sub-unit. MMIO offset = 0x520,0x528,0x530,0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch0 Data Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A6"</A>00000000020109A6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH0_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Data register 0 holds END words 0 and 1. Data register 1 holds END words 2 and 3. Data register 2 holds END words 4 and 5. Data register 3 holds END words 6 and 7. These registers are located in ENDC sub-unit. MMIO offset = 0x520,0x528,0x530,0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch0 Data Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A7"</A>00000000020109A7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH0_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Data register 0 holds END words 0 and 1. Data register 1 holds END words 2 and 3. Data register 2 holds END words 4 and 5. Data register 3 holds END words 6 and 7. These registers are located in ENDC sub-unit. MMIO offset = 0x520,0x528,0x530,0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 1 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109A8"</A>00000000020109A8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH1_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 1 data registers are used to Read and Write END entries. Software specifies the END blockid and offset it wants to access. This register must be read after doing the Read Only of an END entry or doing the ReadModifyWrite of an END entry so that the Lock is removed on watch engine 1. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x540 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH1_SPEC_C_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH1_SPEC_ADDR_Q_1_INST.LATC.L2(1:63) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_CONFLICT: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_RESERVED_1_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_FULL: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_RESERVED_9_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_BLOCKID: 4-bit blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_RESERVED_32_39: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH1_SPEC_OFFSET: 24-bit END offset <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 1 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109AC"</A>00000000020109AC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH1_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 1. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 1 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109AD"</A>00000000020109AD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH1_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 1. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 1 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109AE"</A>00000000020109AE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH1_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 1. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 1 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109AF"</A>00000000020109AF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH1_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 1. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 2 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B0"</A>00000000020109B0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH2_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 2 data registers are used to Read and Write END entries. Software specifies the END blockid and offset it wants to access. This register must be read after doing the Read Only of an END entry or doing the ReadModifyWrite of an END entry so that the Lock is removed on watch engine 2. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x580 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH2_SPEC_C_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH2_SPEC_ADDR_Q_1_INST.LATC.L2(1:63) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_CONFLICT: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_RESERVED_1_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_FULL: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_RESERVED_9_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_BLOCKID: 4-bit blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_RESERVED_32_39: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH2_SPEC_OFFSET: 24-bit END offset <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 2 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B4"</A>00000000020109B4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH2_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 2. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 2 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B5"</A>00000000020109B5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH2_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 2. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 2 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B6"</A>00000000020109B6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH2_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 2. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 2 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B7"</A>00000000020109B7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH2_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 2. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 3 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109B8"</A>00000000020109B8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH3_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 3 data registers are used to Read and Write END entries. Software specifies the END blockid and offset it wants to access. This register must be read after doing the Read Only of an END entry or doing the ReadModifyWrite of an END entry so that the Lock is removed on watch engine 3. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH3_SPEC_C_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.ENDCP0.CFG_WATCH3_SPEC_ADDR_Q_1_INST.LATC.L2(1:63) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_CONFLICT: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_RESERVED_1_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_FULL: See ENDC Watch 0 Specification Register for a description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_RESERVED_9_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_BLOCKID: 4-bit blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_RESERVED_32_39: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ENDC_WATCH3_SPEC_OFFSET: 24-bit END offset <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 3 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109BC"</A>00000000020109BC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH3_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 3. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 3 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109BD"</A>00000000020109BD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH3_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 3. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 3 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109BE"</A>00000000020109BE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH3_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 3. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ENDC Watch 3 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109BF"</A>00000000020109BF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ENDC_WATCH3_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for an END entry for cache watch engine 3. <BR>This register is located in ENDC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 0 for group 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C0"</A>00000000020109C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G0R0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ERR_CFG_G0R0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the next one is used to configure P3VC group 0 errors. 2-bit configuration for each possible error. 00 Disable, 01 Fatal, 10 Recoverable, 11 Informational. Refer to INT workbook for errors description. MMIO offset = 0x600 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G0_R0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G0R0_ERROR_CONFIG: Bit n is config(0) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 1 for group 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C1"</A>00000000020109C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G0R1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ERR_CFG_G0R1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to INT_VC_ERR_CFG_G0R0 description. MMIO offset = 0x608 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G0_R1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G0R1_ERROR_CONFIG: Bit n is config(1) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Who's On First errors group 0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C2"</A>00000000020109C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_WOF_ERR_G0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled group0 error reported This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x610 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G0_WOF_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_CTRL_PTY_ERROR: aib control signals parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_CMD_PTY_ERROR: aib command bus parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_AIB_DATA_ECC_UE: AIB data bus uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_TAG_SRAM_ECC_UE: aib TAG sram uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_AIB_CMD_ERROR: aib command error. Receiving an AIB command that is not recognized (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_AIB_RESP_TIMEOUT1: aib response timeout. An outbound request did not get response on defined time. Tags 0 to 63 (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_AIB_RESP_TIMEOUT2: aib response timeout. An outbound request did not get response on defined time. Tags 64 to 95 (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_REGS_PARITY_ERROR: Register parity error. A parity error has been detected on one of the registers located in REGS (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_REGS_CREDIT_ERROR: aib regs access credit error. An inbound CI operation is received by REGS whereas there is no credit available (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_REGS_SCOM_INTERNAL_ERROR: scom satellite error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_11: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_LACK_OF_TAG: Lack of tag. ATX sends a command that requires an aib tag over the aib but there is no tag available (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_TAG_RELEASE_ERROR: AIB tag release error. An AIB tag is released whereas it was not in use (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_CRD_PARITY_ERROR: AIB credits parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_WB_SRAM_ECC_UE: Writeback SRAM uncorrectable ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_SLOT_OVERFLOW: Command slot overflow. Acommand is received from a sub unit whereas there is no slot available (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_CRD_OVERFLOW: AIB credit counter overflow. a credit is returned by AIB whereas the credit counter is at its max config value (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_CRD_UNDERFLOW: AIB credit counter underflow. AIB logic triggers a credit counter decrement whereas the counter value is zero (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_VSD_TYPE_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_VSD_INDIRECT_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_VSD_OFFSET_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_CMD_STATE_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_LKP_STATE_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_ATC_STATE_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_ATC_CAM_STATE_ERROR: ???? (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_PARITY_ERROR: Parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_ECC_UE: Uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_30: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_INT_TRIG_CRD_ERROR: Int trigger credit error. An int trigger is received whereas there is no credit (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_OVERFLOW: Input buffer overflow. A trigger comes in whereas the queue is full (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_SEQUENCE_ID_ERROR: A sequence ID is released whereas it was not used (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_SRAM_ECC_UE: IRQ FIFO SRAM uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQA_ESBC_DEMAND_ERROR: An ESBC deland lookup completes whereas there was no outstanding lookup (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQA_EASC_DEMAND_ERROR: An EASC deland lookup completes whereas there was no outstanding lookup (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQS_SLOT_OVERFLOW: A slot reservation comes in whereas all slots are busy (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQS_SEQID_OVERFLOW: A slot reservation comes in whereas the corresponding seqid is already in use (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQS_SEQID_NOT_PENDING: Command comes in whereas seqid is not reserved (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQS_SRAM_ECC_UE: IQS internal SRAM uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_42: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ERQ_PARITY_ERROR: ERQ parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ERQ_CREDIT_ERROR: Too many credits have been generated (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ERQ_OVERFLOW: A command comes in whereas the queue is full (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_46: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ERQ_SRAM_ECC_UE: ERQ SRAM uncorrectable ECC error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_EQA_ENDC_CREDIT_ERROR: A credit was returned by ENDC to EQA whereas no credit was consumed (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_EQA_ATX_CREDIT_ERROR: A credit was returned by ATX to EQA whereas no credit was consumed (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_DPS_SLOT_OVERFLOW: A command is received whereas there is no slot available (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_51: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_AIB_DATA_ECC_CE: AIB data bus correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_TAG_SRAM_ECC_CE: aib TAG sram correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATX_WB_SRAM_ECC_CE: Writeback SRAM correctable ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ATXC_ECC_CE: Correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IQS_SRAM_ECC_CE: IQS internal SRAM correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ERQ_SRAM_ECC_CE: ERQ SRAM correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_SRAM_ECC_CE: IRQ FIFO SRAM correctable ECC error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_59: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_ARX_UNRECOGNIZED_CI_STR: Unrecognized CI store on channel 0 (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_EAS_ESB_BLK_NOT_OWNED: A trigger that targets EAS or ESB is received but the block is not owned (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_IRQ_END_BLK_NOT_OWNED: A trigger that targets END is received but the block is not owned (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_RESERVED_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error group 0 WOF detail</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C3"</A>00000000020109C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G0_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_WOF_ERR_G0_DETAIL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information that belongs to the error logged in WOF error 0 register. MMIO offset = 0x618 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G0_DETAIL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G0_DETAIL_ERROR: Refer to INT workbook for description of the detailed information. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Fatal errors group 0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C4"</A>00000000020109C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_FATAL_ERR_G0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_FATAL_ERR_G0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 0 fatal errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x620 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT0#0.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_FATAL_ERR_G0_ERROR: Bit n in this register corresponds to group 0 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Recoverable errors group 0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C5"</A>00000000020109C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_RECOV_ERR_G0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_RECOV_ERR_G0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 0 recoverable errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x628 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT0#1.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_RECOV_ERR_G0_ERROR: Bit n in this register corresponds to group 0 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Informational errors group 0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C6"</A>00000000020109C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_INFO_ERR_G0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_INFO_ERR_G0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 0 informational errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x630 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT0#2.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_INFO_ERR_G0_ERROR: Bit n in this register corresponds to group 0 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 0 for group 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C8"</A>00000000020109C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G1R0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ERR_CFG_G1R0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the next one is used to configure P3VC group 1 errors. 2-bit configuration for each possible error. 00 Disable, 01 Fatal, 10 Recoverable, 11 Informational. Refer to INT workbook for errors description.. MMIO offset = 0x640 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G1_R0_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G1R0_ERROR_CONFIG: Bit n is config(0) for error bit n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 1 for group 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109C9"</A>00000000020109C9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G1R1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_ERR_CFG_G1R1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to INT_VC_ERR_CFG_G1R0 description. MMIO offset = 0x648 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G1_R1_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G1R1_ERROR_CONFIG: Bit n is config(1) for error bit n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Who's On First errors group 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109CA"</A>00000000020109CA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_WOF_ERR_G1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled group1 error reported This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x650 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G1_WOF_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_WB_CRD_ERROR: A writeback credit is returned by P3CQ whereas number of outstanding operations is zero (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_RESP_ERROR: A response is returned by P3CQ whereas number of outstanding operations is zero (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_PTAG_ASSIGN_ERROR: Ptag assign error: P1 receives a new command from P0 with a ptag which is not idle (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_PTAG_RELEASE_ERROR: Ptag release error: A ptag is released whereas it was not assigned (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_REPLAY_ERROR: Replay command error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_PARITY_ERROR: Parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_TAG_SRAM_ECC_UE: Uncorrectable P0 tag sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_STATE_SRAM_ECC_UE: Uncorrectable P0 state sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_DATA_SRAM_ECC_UE: Uncorrectable P1 data sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_CTRL_SRAM_ECC_UE: Uncorrectable P1 control buffer ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_UNLOCK_FIFO_OVERFLOW: Unlock FIFO overflow (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_LOAD_OVERFLOW: Inbound load command overflow: Receiving an inbound load command from a source whereas all load engines assigned to this source are busy. <BR>(default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_LOAD_TAG_ERROR: Inbound load tag error: Receiving an inbound load command associated with an AIB tag which is already in use (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_HASH_SRAM_ECC_UE: Uncorrectable P0 hash sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_14: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_15: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_AIB_RESP_ERROR: aib response error. Receiving DMA response whereas there is no pending DMA read (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_PTAG_ASSIGN_ERROR: Ptag assign error: P1 receives a new command from P0 with a ptag which is not idle (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_PTAG_RELEASE_ERROR: Ptag release error: A ptag is released whereas it was not assigned. (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_REPLAY_ERROR: Replay command error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_PARITY_ERROR: Parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_TAG_SRAM_ECC_UE: Uncorrectable P0 tag sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_STATE_SRAM_ECC_UE: Uncorrectable P0 state sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_DATA_SRAM_ECC_UE: Uncorrectable P1 data sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_CTRL_SRAM_ECC_UE: Uncorrectable P1 control buffer ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_UNLOCK_FIFO_OVERFLOW: Unlock FIFO overflow (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_29: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_30: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_TAG_SRAM_ECC_CE: Correctable P0 tag sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_STATE_SRAM_ECC_CE: Correctable P0 state sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_DATA_SRAM_ECC_CE: Correctable P1 data sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_CTRL_SRAM_ECC_CE: Correctable P1 control buffer ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_TAG_SRAM_ECC_CE: Correctable P0 tag sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_STATE_SRAM_ECC_CE: Correctable P0 state sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_DATA_SRAM_ECC_CE: Correctable P1 data sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_CTRL_SRAM_ECC_CE: Correctable P1 control buffer ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_HASH_SRAM_ECC_CE: Correctable P0 hash sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_42: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_43: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_LOAD_BLK_NOT_OWNED: Software Load on not owned blockid (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_ESBC_SOFT_WR_BLK_NOT_OWNED: Software Write command on not owned blockid (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_EASC_INVALID_EAS: An EAS lookup points to an EAS that has its valid bit off (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_RESERVED_47: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error group 1 WOF detail</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109CB"</A>00000000020109CB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G1_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_WOF_ERR_G1_DETAIL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information that belongs to the error logged in WOF error 1 register.  MMIO offset = 0x658 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G1_DETAIL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G1_DETAIL_ERROR: Refer to INT workbook for description of the detailed information. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Fatal errors group 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109CC"</A>00000000020109CC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_FATAL_ERR_G1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_FATAL_ERR_G1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 1 fatal errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x660 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT1#0.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_FATAL_ERR_G1_ERROR: Bit n in this register corresponds to group 1 error bit n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Recoverable errors group 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109CD"</A>00000000020109CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_RECOV_ERR_G1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_RECOV_ERR_G1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 1 recoverable errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x668 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT1#1.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_RECOV_ERR_G1_ERROR: Bit n in this register corresponds to group 1 error bit n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Informational errors group 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109CE"</A>00000000020109CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_INFO_ERR_G1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_INT_VC_INFO_ERR_G1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 1 informational errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x670 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT1#2.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_INFO_ERR_G1_ERROR: Bit n in this register corresponds to group 1 error bit n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 0 for group 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D0"</A>00000000020109D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G2R0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the next one is used to configure P3VC group 2 errors. 2-bit configuration for each possible error. 00 Disable, 01 Fatal, 10 Recoverable, 11 Informational. Refer to INT workbook for errors description.. MMIO offset = 0x680 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G2_R0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G2R0_ERROR_CONFIG: Bit n is config(0) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Errors configuration register 1 for group 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D1"</A>00000000020109D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_ERR_CFG_G2R1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to INT_VC_ERR_CFG_G2R0 description. MMIO offset = 0x688 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.CFG_ERR_G2_R1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_ERR_CFG_G2R1_ERROR_CONFIG: Bit n is config(1) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Who's On First errors group 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D2"</A>00000000020109D2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled group2 error reported This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x690 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G2_WOF_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_EQA_SLOT_OVERFLOW: A command is received from EQA whereas all slots are busy (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_CRD_OR_RESP_ERROR: A credit or response is returned by P3CQ whereas number of outstanding operations is zero (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PTAG_ASSIGN_ERROR: Ptag assign error: P1 receives a new command from P0 with a ptag which is not idle (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PTAG_RELEASE_ERROR: Ptag release error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_REPLAY_ERROR: Replay command error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PARITY_ERROR: Parity error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_TAG_SRAM_ECC_UE: Uncorrectable P0 tag sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_STATE_SRAM_ECC_UE: Uncorrectable P0 state sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_WATCH_SRAM_ECC_UE: Uncorrectable P0 watch sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_DATA_SRAM_ECC_UE: Uncorrectable P1 data sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_CTRL_SRAM_ECC_UE: Uncorrectable P1 control sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_REM_RSP_SRAM_ECC_UE: Uncorrectable P1 remote response fifo sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_REM_LOC_SRAM_ECC_UE: Uncorrectable P1 local response fifo sram ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_ARX_DATA_ECC_UE: Uncorrectable ARX to ENDC ecc error (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_UNLOCK_FIFO_OVERFLOW: Unlock FIFO overflow (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_LOAD_OVERFLOW: Inbound load command overflow: Receiving an inbound load command from a source whereas all load engines assigned to this source are busy. <BR>(default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_LOAD_TAG_ERROR: Inbound load tag error: Receiving an inbound load command associated with an AIB tag which is already in use (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_RSD_CI_STR_CRD_ERROR: A CI store reserved credit is returned by CQ whereas there is no credit consummed (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_RESPONSE_FIFO_OVERFLOW: ENDC Response FIFO overflow (default:fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_TAG_SRAM_ECC_CE: Correctable P0 tag sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_STATE_SRAM_ECC_CE: Correctable P0 state sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_WATCH_SRAM_ECC_CE: Correctable P0 watch sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_DATA_SRAM_ECC_CE: Correctable P1 data sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_CTRL_SRAM_ECC_CE: Correctable P1 control sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_REM_RSP_SRAM_ECC_CE: Correctable P1 remote response fifo sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_REM_LOC_SRAM_ECC_CE: Correctable P1 local response fifo sram ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_ARX_DATA_ECC_CE: Correctable ARX to ENDC ecc error (default:recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_29: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_30: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_WATCH_ERROR: Watch protocol error (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_34: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_35: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_36: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_MULTISYNC: A sync poll command is received whereas sync done is still asserted in sync register (default:info) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_38: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_0: Receiving EQ trigger whereas END blockid is invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_1: Receiving EQ trigger whereas END[v]=0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_2: Receiving EQ trigger whereas END is malformed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_3: Resume mismatch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_4: END processing leads to NxC Set IPB or backlog increment but NxC blockid is invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_5: END processing leads to escalate to END but escalate END blockid is invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_6: END processing leads to escalate to ESB but escalate ESB blockid is invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_7: Autogen LdSet00 with R=0 and invalid ESB block <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_8: Interrupt response has config error bit set <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_9: Receiving redistribution trigger and END[Fw]=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_10: Receiving NxC tEND response and NxC[psize] does not match END[psize] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_11: END[Fw] forwarding points to an invalid block <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_12: Adaptive escalate. TcTxt response returns Not in range VP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_13: Adaptive escalate. TcTxt response has valid bit off <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_14: Adaptive escalate. TcTxt response is all ones <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_15: Adaptive escalate. Not in range Hard block/offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_16: Adaptive escalate. Invalid target NxC block <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_17: Receiving an EQ trigger with the following END configuration: block_group_mode=1, f=0, i=0, c=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_18: Software Load[ESBn] on not owned blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_19: Software Load[ESBn] on END that has valid bit off or is malformed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_20: Software Load[ESBe] on not owned blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_21: Software Load[ESBe] on END that has valid bit off or is malformed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_ENDC_PROC_ERROR_22: Escalate thru ESBC returns invalid END block <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_62: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_RESERVED_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error group 2 WOF detail</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D3"</A>00000000020109D3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_WOF_ERR_G2_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information that belongs to the error logged in WOF error 2 register.  MMIO offset = 0x698 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERR_G2_DETAIL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_WOF_ERR_G2_DETAIL_ERROR: Refer to INT workbook for description of the detailed information. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Fatal errors group 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D4"</A>00000000020109D4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_FATAL_ERR_G2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 2 fatal errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x6A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT2#0.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_FATAL_ERR_G2_ERROR: Bit n in this register corresponds to group 2 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Recoverable errors group 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D5"</A>00000000020109D5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_RECOV_ERR_G2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 2 recoverable errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x6A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT2#1.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_RECOV_ERR_G2_ERROR: Bit n in this register corresponds to group 2 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Informational errors group 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020109D6"</A>00000000020109D6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_VC.INT_VC_INFO_ERR_G2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the group 2 informational errors This register is cleared on write. Refer to INT workbook for errors description. MMIO offset = 0x6B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_VC.REGS.ERRRPT2#2.ERR.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_VC_INFO_ERR_G2_ERROR: Bit n in this register corresponds to group 2 error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VSD table address register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A00"</A>0000000002010A00 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_VSD_TABLE_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the VSD table data register allows Software to load VSDs in the ATX BAR SRAM <BR>MMIO offset = 0x000 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_VSD_TABLE_REG_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_VSD_TABLE_REG_Q_12_INST.LATC.L2(12:15) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_VSD_TABLE_REG_Q_24_INST.LATC.L2(24:31) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_VSD_TABLE_ADDR_AUTO_INCREMENT: When set, each rd/wr access to the BAR data register increments the table_address field once the current operation is completed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_VSD_TABLE_ADDR_RESERVED_1_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_VSD_TABLE_ADDR_TABLE_SELECT: Table select: <BR>0000 : ESB <BR>0001 : EAS (not used by P3PC) <BR>0010 : END <BR>0011 : NVP <BR>0100 : NVG <BR>0101 : NVC <BR>0110 : INT (not used by P3PC) <BR>0111 : SYNC <BR>1000 : ERQ (not used by P3PC) <BR>Write to unused target is ignored. Read to unused target returns all ones. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_VSD_TABLE_ADDR_RESERVED_24_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_VSD_TABLE_ADDR_TABLE_ADDRESS: Offset within the selected table <BR>Blockid 0 to 15 for each table type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VSD table data register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A01"</A>0000000002010A01 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_VSD_TABLE_DATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register writes the BAR SRAM at the table and address specified in the VSD table address register. A read to this register returns VSD entry of the BAR SRAM table and address specified in the VSD table address register. <BR>MMIO offset = 0x008 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AT indirect kill register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A02"</A>0000000002010A02 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AT_KILL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This registers, along with kill mask register is used to kill entries in AT CAM. <BR>MMIO offset = 0x010 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AT_KILL_PEND_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AT_KILL_REG_Q_24_INST.LATC.L2(24:31) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AT_KILL_REG_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_VALID: Valid bit. Set per Software to initiate a kill command. Cleared by hardware when kill command is completed. Software must have written the kill mask <BR>register prior of setting this bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_VSD_TYPE: vsd type: <BR>0011 : NVP <BR>0100 : NVG <BR>0101 : NVC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_BLOCKID: 4-bit blockId <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_OFFSET: 13-bit offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_RESERVED_61_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AT indirect kill mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A03"</A>0000000002010A03 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AT_KILL_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with kill register is used to kill entries in AT CAM. CAM entries are killed if (blockid and blockid_mask) = (cam_blockid and blockid_mask) AND (offset and offset_mask) = (cam_offset and offset_mask) <BR>MMIO offset = 0x018 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AT_KILL_MASK_REG_Q_24_INST.LATC.L2(24:31) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AT_KILL_MASK_REG_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_MASK_VSD_TYPE: vsd type mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_MASK_BLOCKID: 4-bit blockId mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_MASK_OFFSET: 13-bit offset mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AT_KILL_MASK_RESERVED_61_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ESB block mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A08"</A>0000000002010A08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ESB_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each ESB block. Whenever the Software does a write to ESB VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. <BR>MMIO offset = 0x040 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_ESB_BLOCK_MODE_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ESB_BLOCK_MODE_ESB_BLOCK_MODE: (2*n:n*2+1) ESB block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>END block mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A0A"</A>0000000002010A0A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_END_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each END block. Whenever the Software does a write to END VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. <BR>MMIO offset = 0x050 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_END_BLOCK_MODE_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_END_BLOCK_MODE_END_BLOCK_MODE: (2*n:n*2+1) END block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVP block mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A0C"</A>0000000002010A0C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NVP_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each NVP block. Whenever the Software does a write to NVP VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. <BR>MMIO offset = 0x060 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NVP_BLOCK_MODE_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NVP_BLOCK_MODE_NVP_BLOCK_MODE: (2*n:n*2+1) NVP block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVG block mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A0D"</A>0000000002010A0D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NVG_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each NVG block. Whenever the Software does a write to NVG VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. <BR>MMIO offset = 0x068 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NVG_BLOCK_MODE_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NVG_BLOCK_MODE_NVG_BLOCK_MODE: (2*n:n*2+1) NVG block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NVC block mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A0E"</A>0000000002010A0E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NVC_BLOCK_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the mode defined for each NVC block. Whenever the Software does a write to NVC VSDs in BAR SRAM, the defined mode bits are also copied in this register. This register should never be written except for debug. <BR>MMIO offset = 0x070 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NVC_BLOCK_MODE_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NVC_BLOCK_MODE_NVC_BLOCK_MODE: (2*n:n*2+1) NVC block n <BR>00invalid, 01shared, 10exclusive, 11forward <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB RX Credit Init Timer Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A10"</A>0000000002010A10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_INIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>AIB credit init timer. This register should only be updated via a SCOM write before any AIB traffic starts. MMIO offset = 0x080 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_RX_CRD_INIT_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_INIT_CRD_INIT_REQUEST: Credit init request. Set by Soft, Cleared by hardware <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_INIT_RESERVED_1_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_INIT_CRD_INIT_TIMER: 8-bit value for credit initialization timer for AIB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB RX Cmd Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A11"</A>0000000002010A11 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_CMD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>AIB max command credit register. This register should only be updated via a SCOM write before any AIB traffic starts. MMIO offset = 0x088 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_RX_CRD_CMD_REG_Q_INST.LATC.L2(0:55) [00000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_CQ_CH0_MAX_CMD_CRD: 6-bit value for initial maximum CQ cmd credit value for channel 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_CQ_CH1_MAX_CMD_CRD: 6-bit value for initial maximum CQ cmd credit value for channel 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_CQ_CH2_MAX_CMD_CRD: 6-bit value for initial maximum CQ cmd credit value for channel 2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_CQ_CH3_MAX_CMD_CRD: 6-bit value for initial maximum CQ cmd credit value for channel 3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_CQ_CH7_MAX_CMD_CRD: 6-bit value for initial maximum CQ cmd credit value for channel 7. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_VC_CH1_MAX_CMD_CRD: 6-bit value for initial maximum VC cmd credit value for channel 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_CMD_PC_AIB_VC_CH2_MAX_CMD_CRD: 6-bit value for initial maximum VC cmd credit value for channel 2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB RX Data Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A12"</A>0000000002010A12 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_DAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>AIB max data credit register. This register should only be updated via a SCOM write before any AIB traffic starts. MMIO offset = 0x090 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_RX_CRD_DAT_REG_Q_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_PC_AIB_CQ_CH0_MAX_DAT_CRD: 6-bit value for initial maximum CQ data credit value for channel 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_PC_AIB_CQ_CH2_MAX_DAT_CRD: 6-bit value for initial maximum CQ data credit value for channel 2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_PC_AIB_CQ_CH3_MAX_DAT_CRD: 6-bit value for initial maximum CQ data credit value for channel 3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_PC_AIB_CQ_CH6_MAX_DAT_CRD: 6-bit value for initial maximum CQ data credit value for channel 6. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_RX_CRD_DAT_PC_AIB_VC_CH6_MAX_DAT_CRD: 6-bit value for initial maximum VC data credit value for channel 6. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB TX Initial credit counters value register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A14"</A>0000000002010A14 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_TX_CRD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines the reserved and pool credits for outbound read and write requests. <BR>MMIO offset = 0x0A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_TX_CRD_REG_Q_INST.LATC.L2(24:63) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_CRD_INIT_REQUEST: Credit init request. Set by Soft, Cleared by hardware <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RESERVED_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_DMA_READ: 2-bit reserved crd count for all DMA reads other than AT macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_LD_RMT_PC_NCKO: 2-bit reserved crd count for NxC remote PC non-ChkOut loads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_AT_MACRO: 2-bit reserved crd count for AT macro DMA reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_LD_RMT_PC_CHKO: 2-bit reserved crd count for NxC remote PC ChkOut loads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_READ_CRD_POOL: Outbound reads credits pool. (Must = Total number of CQ read machines - Sum (all reserved read credit counts, PC+VC) (assume 3 reserved in VC, 48 <BR>- 3 - 5 = 40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_LD_RMT_VC: 2-bit reserved crd count for NxC remote VC loads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RESERVED_42_45: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_SYNC_WRITE: 2-bit reserved crd count for all Sync Inject DMA Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_TCTXT_WRITE: 2-bit reserved crd count for all TCTXT DMA Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_ST_RMT_PC_CHKI: 2-bit reserved crd count for NxC remote PC ChkIn stores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_DMA_WRITE: 2-bit reserved crd count for all DMA Write other than TCTXT write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_ST_RMT_PC_NCKI: 2-bit reserved crd count for NxC remote PC non-ChkIn stores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_RSD_CRD_NXC_ST_RMT_VC: 2-bit reserved crd count for NxC remote VC stores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_CRD_WRITE_CRD_POOL: Outbound writes credits pool. (Must = Total number of CQ write machines - Sum (all reserved write credit counts, PC+VC) (assume 7 reserved in VC, 40 <BR>- 7 - 6 = 27) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB TX commands priority register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A15"</A>0000000002010A15 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_TX_PRIO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines the priority for each source of AIB TX commands <BR>0: High priority, 1: Medium-High priority, 2: Medium-Low priority, 3: Low priority <BR>MMIO offset = 0x0A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_TX_PRIO_REG_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_TCTXT_RSP: TCTXT load response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_SYNC_DMA_WR: NxC: Sync Done DMA write or Cache Flush Done DMA Write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_LD_RMT_PC_CHKO: NxC: CI load remote PC ChkOut <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_ST_RMT_PC_CHKI: NxC: CI store remote PC ChkIn <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_LIMIT_AT_DEM_IN_PIPE: 0: Multiple AT demand might be in ATX pipe <BR>1: Prevent multiple AT demand to be in ATX pipe <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_RESERVED_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_LD_RMT_VC: NxC: CI load remote VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_REGS: REGS: Registers read response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_TCTXT_WR: TCTXT DMA write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_BLCK_UPD: Interrupt Block Update request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_LD_LCL_VC: NxC: CI load response/request local VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_DMA: NxC: DMA read/write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_LD_RSP_RMT: NxC: CI load response remote PC/VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_LD_RMT_PC_NCKO: NxC: CI load remote PC non-ChkOut <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_ST_LCL_VC: NxC: CI store local VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_ST_RMT_PC_NCKI: NxC: CI store remote PC non-ChkIn <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_PRIO_ATX_PRIO_NXC_ST_RMT_VC: NxC: CI store remote VC <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>AIB TX command ordering tags register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A16"</A>0000000002010A16 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_AIB_TX_ORDER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the 8-bit AIB ordering tag to be used for each AIB TX commands. <BR>MMIO offset = 0x0B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_AIB_TX_ORDER_REG_Q_INST.LATC.L2(12:63) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NO_ORDERING_DMA_RD_WR: When asserted, No Ordering bit is asserted on aib for any NxC DMA Write. <BR>When 1, then force_invalidate must be set to 1 in the nxc_config register, and SW must set the poll_want_invalidate and inject_want_invalidate both to <BR>1 in the nxc_flush_ctrl register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NO_ORDERING_ST_RMT_PC_CHKI: When asserted, No Ordering bit is asserted on aib for any NxC CI Store ChkIn to remote PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NO_ORDERING_ST_RMT_PC_NCKI: When asserted, No Ordering bit is asserted on aib for any NxC CI Store non-ChkIn to remote PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NO_ORDERING_ST_RMT_VC: When asserted, No Ordering bit is asserted on aib for any NxC CI Store to remote VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_REGS_ORDERING_TAG: REGS: Registers read response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_24_26: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NXC_ST_RMT_PC_CHKI_ORDERING_TAG: NxC: CI store chkin remote PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_32_34: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NXC_LD_RSP_ORDERING_TAG: NxC: CI load response <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_40_42: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NXC_LD_RMT_ORDERING_TAG: NxC: CI load remote PC/VC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_48_50: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NXC_ST_RMT_PC_NCKI_ORDERING_TAG: NxC: CI store non-chkin remote PC <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_RESERVED_56_58: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_AIB_TX_ORDER_NXC_ST_RMT_VC_ORDERING_TAG: NxC: CI store remote VC <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCMD ARBITER REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A18"</A>0000000002010A18 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_PCMD_ARB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Pcmd Arbiter Configuration Register; MMIO offset = 0x0C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_CMD_ARB_REG_Q_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_CFG_PCMD_ARB_PRIO_LSI: Priority for LSI requests <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_RESERVED_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_CFG_PCMD_ARB_PRIO_MMIO: Priority for MMIO requests <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_RESERVED_8: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_CFG_PCMD_ARB_PRIO_NRQ_REQ: Priority for NRQ requests <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_RESERVED_12: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_CFG_PCMD_ARB_PRIO_NRQ_RSP: Priority for NRQ responses <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_RESERVED_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_PCMD_ARB_CFG_PCMD_ARB_PRIO_RR: Priority for Round Robin requests/responses <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR>Note: This field must be set to 1XX if any of the PCmd sources are set to use round robin. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMIO ARBITER REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A1A"</A>0000000002010A1A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_MMIO_ARB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>MMIO Arbiter Configuration Register; MMIO offset = 0x0D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_MMIO_ARB_REG_Q_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_LDST_ARB_PRIO_SET_LD: Defines arbitration order for MMIO Set operations <BR>0X: round robin between loads and stores <BR>10: Ld has priority over St <BR>11: St has priority over Ld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_LDST_ARB_PRIO_RSP_LD: Defines arbitration order for MMIO Rsp operations <BR>0X: round robin between loads and stores <BR>10: Ld has priority over St <BR>11: St has priority over Ld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_PARSE_LD_PULL_RR_SEL: Enables round robin arbitration for OS/Hyp Pull Load requests among threads within a core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_PARSE_ST_PULL_RR_SEL: Enables round robin arbitration for Pull Store requests among threads within a core (6: Hyp, 7: OS) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_PARSE_ST_IACK_RR_SEL: Enables round robin arbitration for Store Ack requests among threads within a core (8: Hyp, 9: OS) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_ARB_ST_PULL_PRIO_HYP: Defines arbitration order for Pull Store operations <BR>0X: round robin between Hyp and OS <BR>10: Hyp has priority over OS <BR>11: OS has priority over Hyp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_ARB_ST_IACK_PRIO_HYP: Defines arbitration order for Store Ack operations <BR>0X: round robin between Hyp and OS <BR>10: Hyp has priority over OS <BR>11: OS has priority over Hyp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_ARB_ST_PRIO_IACK: Defines arbitration order for Store Ack vs. Pull Store operations <BR>0X: round robin between Store Ack and Pull Store <BR>10: Store Ack has priority over Pull Store <BR>11: Pull Store has priority over Store Ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_DONE_ARB_PRIO_LD: Defines arbitration order for Load vs. Store operations <BR>0X: round robin between Load and Store <BR>10: Load has priority over Store <BR>11: Store has priority over Load <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_18_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_PCMD_ARB_PRIO_LDST_SET: Priority for MMIO PCmd Ld/St Set operations <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_24: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_PCMD_ARB_PRIO_LDST_RSP: Priority for MMIO PCmd Ld/St Rsp operations <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_PCMD_ARB_PRIO_DONE: Priority for MMIO PCmd Done operations <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_32: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_CFG_MMIO_PCMD_ARB_PRIO_RR: Priority for Round Robin MMIO PCmd requests <BR>0XX - Use round robin <BR>100 - Priority 0 (highest) <BR>101 - Priority 1 <BR>110 - Priority 2 <BR>111 - Priority 3 (lowest) <BR>Note: Max of 1 source can use each of Priority 0-3. <BR>Note: This field must be set to 1XX if any of the MMIO PCmd sources are set to use round robin. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_MMIO_ARB_RESERVED_36_39: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NRQ CONFIG REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A1C"</A>0000000002010A1C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NRQ_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NRQ Configuration Register; MMIO offset = 0x0E0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NRQ_CFG_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_CFG_NRQ_CORE_PUSH_EN: Enables NxC store operations from the cores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_RESERVED_1_2: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKO_LD: NRQ TCTXT non-ChkOut Load Local queue size in multiple of 8 <BR>needs to be <= 29 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_RESERVED_8_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_CHKO_LD: NRQ TCTXT ChkOut Load Local queue size in multiple of 8 <BR>needs to be > cfg_nrq_lcl_queue_size_ncko_ld and <= 30 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_RESERVED_16_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_CFG_NRQ_LCL_QUEUE_SIZE_NCKI_ST: NRQ TCTXT non-ChkIn Store Local queue size in multiple of 8 <BR>needs to be > cfg_nrq_lcl_queue_size_chko_ld and <= 31 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_RESERVED_24_28: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_CFG_CFG_NRQ_RMT_QUEUE_SIZE_NCKI_ST: NRQ ARX non-ChkIn Store Remote queue size in multiple of 8 <BR>needs to be <= 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NRQ PENDING ARBITER REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A1D"</A>0000000002010A1D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NRQ_PEND_ARB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NRQ  Pending Configuration Register; MMIO offset = 0x0E8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NRQ_PEND_ARB_REG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_PARSE_LOAD_RR_SEL: Enables round robin arbitration for Pending Load requests among threads within a core (2: non-ChkOut Loads, 3: ChkOut Loads) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_PARSE_STORE_RR_SEL: Enables round robin arbitration for Pending Store requests among threads within a core (4: non-ChkIn Stores, 5: ChkIn Stores) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_RESERVED_6_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_ARB_PRIO_NCKO_LD: Priority for NRQ Pcmd Pending non-ChkOut Load requests <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_ARB_PRIO_CHKO_LD: Priority for NRQ Pcmd Pending ChkOut Load requests <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_ARB_PRIO_NCKI_ST: Priority for NRQ Pcmd Pending non-ChkIn Store requests <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_CFG_NRQ_PEND_ARB_PRIO_CHKI_ST: Priority for NRQ Pcmd Pending ChkIn Store requests <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_PEND_ARB_RESERVED_16_23: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NRQ NXC CREDIT REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A1E"</A>0000000002010A1E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NRQ_NXC_CRD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NRQ Credit Configuration Register; MMIO offset = 0x0F0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NRQ_NXC_CRD_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_NCKO_LD_RSVD: NxC non-ChkOut Load Local requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_NCKO_LD_LMIT: NxC non-ChkOut Load Local requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_lcl_ncko_ld_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_CHKO_LD_RSVD: NxC ChkOut Load Local requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_CHKO_LD_LMIT: NxC ChkOut Load Local requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_lcl_chko_ld_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_NCKI_ST_RSVD: NxC non-ChkIn Store Local requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_NCKI_ST_LMIT: NxC non-ChkIn Store Local requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_lcl_ncki_st_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_CHKI_ST_RSVD: NxC ChkIn Store Local requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_LCL_CHKI_ST_LMIT: NxC ChkIn Store Local requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_lcl_chki_st_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_RMT_NCKI_ST_RSVD: NxC non-ChkIn Store Remote requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_RMT_NCKI_ST_LMIT: NxC non-ChkIn Store Remote requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_rmt_ncki_st_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_RMT_CHKI_ST_RSVD: NxC ChkIn Store Remote requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_RMT_CHKI_ST_LMIT: NxC ChkIn Store Remote requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nrq_nxc_crd_rmt_chki_st_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_RESERVED_54_57: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_CRD_CFG_NRQ_NXC_CRD_MAX: NxC requests using Shared credits max outstanding <BR>Note: The sum of the Reserved credit values will be decremented from this field value to determine max outstanding for Shared credits (e.g. 46 - 4 - 4 <BR>- 4 - 4 - 4 - 4 = 22 max) <BR>Note: This field must be less than the number of configured PTags used by NxC. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NRQ NXC ARBITER REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A1F"</A>0000000002010A1F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_NRQ_NXC_ARB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NRQ Arbiter Configuration Register; MMIO offset = 0x0F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_PC_NRQ_NXC_ARB_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_RSVD: Priority for NxC requests that can use a reserved credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR>Note: Rsvd should always be set to the highest priority used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_LCL_NCKO_LD: Stall NxC non-ChkOut Load Local arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_LCL_NCKO_LD: Priority for NxC non-ChkOut Load Local requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_LCL_CHKO_LD: Stall NxC ChkOut Load Local arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_LCL_CHKO_LD: Priority for NxC ChkOut Load Local requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_LCL_NCKI_ST: Stall NxC non-ChkIn Store Local arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_LCL_NCKI_ST: Priority for NxC non-ChkIn Store Local requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_LCL_CHKI_ST: Stall NxC ChkIn Store Local arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_LCL_CHKI_ST: Priority for NxC ChkIn Store Local requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_RMT_NCKI_ST: Stall NxC non-ChkIn Store Remote arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_RMT_NCKI_ST: Priority for NxC non-ChkIn Store Remote requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_STALL_RMT_CHKI_ST: Stall NxC ChkIn Store Remote arbitration <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_CFG_NRQ_NXC_ARB_PRIO_RMT_CHKI_ST: Priority for NxC ChkIn Store Remote requests that can use a shared credit <BR>000 - Priority 0 (highest) <BR>001 - Priority 1 <BR>... <BR>101 - Priority 5 <BR>110 - Priority 6 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NRQ_NXC_ARB_RESERVED_28_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Timeout register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A30"</A>0000000002010A30 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_TMOT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the timeout timer values used in the PC logic. <BR>MMIO offset = 0x180 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_TMOT_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TMOT_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TMOT_ARX_TIMEOUT: DMA read timeout <BR>The timeout value is in the range of 2^(cfg_value) x [32ns .. 48 ns] <BR>Setting bit 2 disables the timer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TMOT_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TMOT_MMIO_LDST_TIMEOUT: Thread context MMIO timeout <BR>The timeout value is in the range of 2^(cfg_value) x [32ns .. 48 ns] <BR>Setting bit 10 disables the timer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug ECC register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A31"</A>0000000002010A31 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the ECC correction and error injection information used in the PC logic. <BR>MMIO offset = 0x188 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_ECC_REG_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_ECC_REG_Q_38_INST.LATC.L2(38:39) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_CRESP_ECC_CORR: Disable CRESP array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ARX_DAT_ECC_CORR: Disable ARX data ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ARX_TAG_ECC_CORR: Disable ARX tag array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_MMIO_LDST_ECC_CORR: Disable MMIO LDST array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_MMIO_RSP_ECC_CORR: Disable MMIO RSP CL array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_NRQ_LCL_QUEUE_ECC_CORR: Disable NRQ Local Queue array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_AVX_ECC_CORR: Disable AVX data ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ATX_TCTXT_ST_ECC_CORR: Disable ATX Tctxt Store array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ATX_BAR_ECC_CORR: Disable ATX Bar array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ATX_AT_ECC_CORR: Disable ATX AT array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_MMIO_PEND_ECC_CORR: Disable MMIO PEND Load array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ATX_TCTXT_LD_ECC_CORR: Disable ATX Tctxt Load array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_NRQ_RMT_QUEUE_ECC_CORR: Disable NRQ Remote Queue array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_DIS_ATX_CTAG_ECC_CORR: Disable ATX CTag Command array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_RESERVED_15: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_RESERVED_18_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ARX_TAG_SRAM: Force error on ARX Tag SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_CRESP_SRAM: Force error on CRESP SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_CMD_RSP_SRAM: Force error on Cmd Rsp CL SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_CMD_NRQ_LCL_SRAM: Force error on Cmd Nrq Local SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_TCTXT_ST_SSA: Force error on ATX Tctxt Store SSA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_NXC_SSA: Force error on ATX NxC SSA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_BAR_SRAM: Force error on ATX BAR SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_AT_SSA: Force error on ATX AT SSA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_AIB: Force error on ATX AIB data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_CMD_PEND_SRAM: Force error on Cmd Pend Load SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_TCTXT_LD_SSA: Force error on ATX Tctxt Load SSA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_CMD_NRQ_RMT_SRAM: Force error on Cmd Nrq Remote SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ARY_SELECT_ATX_CTAG_SSA: Force error on ATX CTag Command SSA <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ATX_AIB_REQ_IDLE: ATX slot idle (read-only, updated by HW, used for debug purposes) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_ECC_ATX_AIB_ARB_IDLE: ATX arb idle (read-only, updated by HW, used for debug purposes) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Interrupt register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A32"</A>0000000002010A32 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_INT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows triggering one of the threads to assert one or more interrupt wires to the core. <BR>MMIO offset = 0x190 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_INT_REG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_DBG_INT_VLD: Debug Interrupt request valid. Set by Soft, Cleared by hardware <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_RESERVED_1_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_DBG_INT_LEVEL: Debug Interrupt level (Hyp, OS, EBB) <BR>4: Hypervisor <BR>5: O/S <BR>6: EBB <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_RESERVED_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_DBG_INT_THRDID: Debug Interrupt target ThreadID <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_INT_RESERVED_16_23: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Trace register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A33"</A>0000000002010A33 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_TRACE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds the trace enable bits for the PC LBS1 trace logic. <BR>MMIO offset = 0x198 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_TRACE_REG_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TRACE_DBG_EN_MMIO_PIPE: TCTXT MMIO and Pipe trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_TRACE_DBG_EN_ARB_NRQ: TCTXT-NxC trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug PMC register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A34"</A>0000000002010A34 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_PMC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PC LBS1 PMC selection. At most one bit may be enabled to avoid interference among PMC signals <BR>MMIO offset = 0x1A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_PMC_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ARX_CMD: ARX command types: <BR>0 - Tctxt Load <BR>1 - Tctxt Store <BR>2 - Block Update <BR>3 - NRQ Request <BR>4 - NxC Response <BR>5 - NxC Load <BR>6 - Address Translation Response <BR>7 - 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ARX_NXC_REGS: ARX NxC and Regs command details: <BR>0 - NRQ Core Request <BR>1 - NRQ Sync Request <BR>2 - Regs Load <BR>3 - Regs Store <BR>4 - Regs LSI <BR>5 - NxC Load Core <BR>6 - NxC Load Speculative <BR>7 - NxC Load Speculative Abort <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CRESP_CMD: CRESP command types: <BR>0 - RCmd <BR>1 - CResp <BR>2 - NxC Push <BR>3 - NxC Pull Request / Query <BR>4 - NxC Pull Response <BR>5 - MMIO Load <BR>6 - MMIO Store <BR>7 - MMIO Done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CRESP_RCMD: CRESP RCmd types: <BR>0 - RCmd Histogram <BR>1 - RCmd Poll <BR>2 - RCmd Poll hit <BR>3 - RCmd Assign <BR>4 - RCmd Assign hit <BR>5 - RCmd Assign unlock <BR>6 - RCmd Broadcast <BR>7 - RCmd Broadcast hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CRESP_CRESP: CRESP CResp types and b2b cases: <BR>0 - CResp Poll <BR>1 - CResp Poll lock <BR>2 - CResp Assign <BR>3 - CResp Assign lock <BR>4 - Back-to-back RCmd <BR>5 - Back-to-back MMIO <BR>6 - MMIO hyp pull 1st <BR>7 - Back-to-back MMIO hyp pull <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CRESP_CAM_01: CRESP CAM utilization set 0-1: <BR>0 - <= 37.5% utilization for CAM set 0 <BR>1 - <= 62.5% utilization for CAM set 0 <BR>2 - <= 87.5% utilization for CAM set 0 <BR>3 - <= 100% utilization for CAM set 0 <BR>4 - <= 37.5% utilization for CAM set 1 <BR>5 - <= 62.5% utilization for CAM set 1 <BR>6 - <= 87.5% utilization for CAM set 1 <BR>7 - <= 100% utilization for CAM set 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CRESP_CAM_23: CRESP CAM utilization set 2-3: <BR>0 - <= 37.5% utilization for CAM set 2 <BR>1 - <= 62.5% utilization for CAM set 2 <BR>2 - <= 87.5% utilization for CAM set 2 <BR>3 - <= 100% utilization for CAM set 2 <BR>4 - <= 37.5% utilization for CAM set 3 <BR>5 - <= 62.5% utilization for CAM set 3 <BR>6 - <= 87.5% utilization for CAM set 3 <BR>7 - <= 100% utilization for CAM set 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_MMIO_LDST_UTIL: CMD MMIO LDST machine utilization: <BR>0 - All Write machines idle <BR>1 - <= 50% Write machines busy <BR>2 - All Write machines busy <BR>3 - Cycles write order blocking <BR>4 - All Read machines idle <BR>5 - <= 50% Read machines busy <BR>6 - All Read machines busy <BR>7 - Cycles read write order blocking <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_MMIO_LDST_CMD: CMD MMIO LDST command types: <BR>0 - Write <BR>1 - Write Response <BR>2 - Write w/ write ordering <BR>3 - Write Retry <BR>4 - Read <BR>5 - Read Response <BR>6 - Read w/ read/write ordering <BR>7 - Read Retry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_MMIO_DONE_REQ: CMD MMIO DONE request count: <BR>0 - 0 <BR>1 - iAck Hyp <BR>2 - iAck OS <BR>3 - Pull Hyp <BR>4 - Pull OS <BR>5 - Request Valid <BR>6 - 0 <BR>7 - 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_MMIO_PCMD_ARB: CMD MMIO PCMD arbiter: <BR>0 - LdSt set Ack <BR>1 - LdSt set NAck <BR>2 - LdSt response Ack <BR>3 - LdSt response NAck <BR>4 - Done Ack <BR>5 - Done NAck <BR>6 - 0 <BR>7 - Request using Rsp FIFO is stalled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_ARB: CMD ARB arbiter: <BR>0 - MMIO Cmd Ack <BR>1 - MMIO Cmd NAck <BR>2 - NRQ Request Cmd Ack <BR>3 - NRQ Request Cmd NAck <BR>4 - NxC Response Cmd Ack <BR>5 - NxC Response Cmd NAck <BR>6 - LSI Cmd Ack <BR>7 - LSI Cmd NAck <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_PROC_RCMD: CMD PROC RCmd result: <BR>0 - CResp Poll VP hit <BR>1 - CResp Poll VP nohit <BR>2 - CResp Poll VP retry <BR>3 - CResp Poll Group clean <BR>4 - CResp Poll Group precluded <BR>5 - CResp Poll Group locked <BR>6 - CResp Poll Group nohit <BR>7 - CResp Poll Group retry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_PROC_MMIO: CMD PROC MMIO result: <BR>0 - MMIO Command retry <BR>1 - MMIO Command Ack done <BR>2 - MMIO Command Ack <BR>3 - MMIO CPPR Store <BR>4 - MMIO Ack Load <BR>5 - MMIO Ack Store <BR>6 - MMIO Pull Load <BR>7 - MMIO Pull Store <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_PROC_NXC: CMD PROC NxC commands: <BR>0 - OS Pull First <BR>1 - OS Pull <BR>2 - OS Push (not pressure) <BR>3 - Hyp Pool Pull First <BR>4 - Hyp Pool Pull <BR>5 - Hyp Pool Push <BR>6 - Hyp Hard Pull <BR>7 - Hyp Hard Push <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_NRQ_PEND: CMD NRQ pend request count: <BR>0 - Query <BR>1 - Pull Hyp <BR>2 - Pull OS <BR>3 - Push Hyp <BR>4 - Push OS <BR>5 - Request Valid <BR>6 - 0 <BR>7 - 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_NRQ_ARB: CMD NRQ arbiter: <BR>0 - Pull Ack <BR>1 - Pull no credit <BR>2 - Push Local Ack <BR>3 - Push Local no credit <BR>4 - Push ARX Ack <BR>5 - Push ARX no credit <BR>6 - No shared credit <BR>7 - ReqN <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_NRQ_ARB_DETAIL1: CMD NRQ arbiter pull / push lcl details: <BR>0 - Pull reserved credit <BR>1 - Pull shared credit <BR>2 - Pull limit <BR>3 - Pull no shared credit <BR>4 - Push Local reserved credit <BR>5 - Push Local shared credit <BR>6 - Push Local limit <BR>7 - Push Local no shared credit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_NRQ_ARB_DETAIL2: CMD NRQ arbiter push details: <BR>0 - Push ARX reserved credit <BR>1 - Push ARX shared credit <BR>2 - Push ARX limit <BR>3 - Push ARX no shared credit <BR>4 - 0 <BR>5 - 0 <BR>6 - 0 <BR>7 - 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_CMD_BLCK: CMD BLCK: <BR>0 - Block Tctxt increment <BR>1 - Block Tctxt decrement <BR>2 - Block Cmd set <BR>3 - Block Cmd set while active <BR>4 - Block Cmd reset <BR>5 - Block Cmd reset while active <BR>6 - Block Cmd reset cancel <BR>7 - 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ATX_CMD_LAT1: ATX Cmd latency requester 0-2: <BR>0 - Tctxt Response Op <BR>1 - Tctxt Response Delay <BR>2 - Tctxt Write Op <BR>3 - Tctxt Write Delay <BR>4 - Block Update Op <BR>5 - Block Update Delay <BR>6 - Regs Response Op <BR>7 - Regs Response Delay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ATX_CMD_LAT2: ATX Cmd latency requester 3-5: <BR>0 - NxC Read Op <BR>1 - NxC Read Delay <BR>2 - NxC Write Op <BR>3 - NxC Write Delay <BR>4 - Load Response Op <BR>5 - Load Response Delay <BR>6 - AT Request Op <BR>7 - AT Request Delay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ATX_CMD_LAT3: ATX Cmd latency requester 6-9: <BR>0 - Load Request Op <BR>1 - Load Request Delay <BR>2 - Store VC Local Op <BR>3 - Store VC Local Delay <BR>4 - Store PC Remote Op <BR>5 - Store PC Remote Delay <BR>6 - Store VC Remote Op <BR>7 - Store VC Remote Delay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_EN_ATX_ARB: ATX Arb performance counter enable: <BR>Enable PMC events from INT_PC_DBG_PMC_ATX<x> (<x>=0-2) registers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_RESERVED_24_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug PMC ATX0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A35"</A>0000000002010A35 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Enable count of request granted by the ATX arbiter <BR>bit 1:3 Performance counter selection. <BR>MMIO offset = 0x1A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_PMC_ATX0_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R0: Count of request(0) (AT DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R1: Count of request(1) (Regs Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R2: Count of request(2) (Tctxt Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R3: Count of request(3) (Tctxt DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R15: Count of request(15) (Block Update request) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R4R: Count of request(4r) (NxC DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R4W: Count of request(4w) (NxC DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R5: Count of request(5) (NxC Load response Remote) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R6: Count of request(6) (NxC Load request non-ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R7: Count of request(7) (NxC Store Local VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R8: Count of request(8) (NxC Store Remote PC non-ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R9: Count of request(9) (NxC Store Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R10: Count of request(10) and request(14) (NxC Load request/response Local or Load request Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R11: Count of request(11) (NxC Load request ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R12: Count of request(12) (NxC Store Remote PC ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX0_CNT_R13: Count of request(13) (NxC Sync Done DMA write) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug PMC ATX1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A36"</A>0000000002010A36 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Enable count of request not presented immediately to the ATX arbiter because lack of credit <BR>bit 1:3 Performance counter selection <BR>MMIO offset = 0x1B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_PMC_ATX1_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R0: Count of request(0) (AT DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R1: Count of request(1) (Regs Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R2: Count of request(2) (Tctxt Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R3: Count of request(3) (Tctxt DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R15: Count of request(15) (Block Update request) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R4R: Count of request(4r) (NxC DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R4W: Count of request(4w) (NxC DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R5: Count of request(5) (NxC Load response Remote) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R6: Count of request(6) (NxC Load request non-ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R7: Count of request(7) (NxC Store Local VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R8: Count of request(8) (NxC Store Remote PC non-ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R9: Count of request(9) (NxC Store Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R10: Count of request(10) and request(14) (NxC Load request/response Local or Load request Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R11: Count of request(11) (NxC Load request ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R12: Count of request(12) (NxC Store Remote PC ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX1_CNT_R13: Count of request(13) (NxC Sync Done DMA write) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug PMC ATX2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A37"</A>0000000002010A37 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Enable count of request not served immediately because another requester is served <BR>bit 1:3 Performance counter selection <BR>MMIO offset = 0x1B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_DBG_PMC_ATX2_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R0: Count of request(0) (AT DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R1: Count of request(1) (Regs Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R2: Count of request(2) (Tctxt Load response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R3: Count of request(3) (Tctxt DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R15: Count of request(15) (Block Update request) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R4R: Count of request(4r) (NxC DMA read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R4W: Count of request(4w) (NxC DMA write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R5: Count of request(5) (NxC Load response Remote) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R6: Count of request(6) (NxC Load request non-ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R7: Count of request(7) (NxC Store Local VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R8: Count of request(8) (NxC Store Remote PC non-ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R9: Count of request(9) (NxC Store Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R10: Count of request(10) and request(14) (NxC Load request/response Local or Load request Remote VC) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R11: Count of request(11) (NxC Load request ChkOut) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R12: Count of request(12) (NxC Store Remote PC ChkIn) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_DBG_PMC_ATX2_CNT_R13: Count of request(13) (NxC Sync Done DMA write) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug ATX Order 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A38"</A>0000000002010A38 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register has no effect. A read to this register returns all 0s and will set the AIB Attribute field "Full Ordering, Part 1" to 1 when the register read response is sent on the AIB interface. This can be used to enforce completion of most PC remote operations in CQ. <BR>MMIO offset = 0x1C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug ATX Order 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A39"</A>0000000002010A39 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register has no effect. A read to this register returns all 0s and will set the AIB Attribute field "Full Ordering, Part 2" to 1 when the register read response is sent on the AIB interface. This can be used to enforce completion of PC cache writebacks in CQ. <BR>MMIO offset = 0x1C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug ATX Order Full register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A3B"</A>0000000002010A3B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_FULL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>A write to this register has no effect. A read to this register returns all 0s and will set the AIB Attribute fields "Full Ordering, Part 1" and "Full Ordering, Part 2" to 1 when the register read response is sent on the AIB interface. This can be used to enforce completion of any pending command in CQ. <BR>MMIO offset = 0x1D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache flush control register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A80"</A>0000000002010A80 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with the cache flush poll and cache flush inject registers, is used by Software to trigger a cache flush poll or inject operation. <BR>This register is located in NxC sub-unit. MMIO offset = 0x400 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.FLUSH_POLL_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.FLUSH_CTRL_Q_1_INST.LATC.L2(1:7) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_POLL_VALID: Flush Poll request. Set when Software writes to the NxC Cache Flush Poll register to initiate a cache flush poll operation. Reset by hardware when the <BR>cache flush poll operation is completed. This field is used with the NxC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_RESERVED_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE: Want cache disable for a cache flush poll operation. When set, cache is disabled for the selected blockid(s) at the end of the cache flush poll <BR>operation. This field is used with the NxC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_POLL_WANT_INVALIDATE: Want invalidate for a cache flush poll operation. <BR>0: Modified entries are written back. State is switched to exclusive <BR>1: Exclusive entries are switched to invalidate. Modified entries are written back, state is switched to invalidate <BR>This field is used with the NxC Cache Flush Poll register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_RESERVED_4_6: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_CTRL_INJECT_WANT_INVALIDATE: Want invalidate for a cache flush inject operation. <BR>0: Modified entries are written back. State is switched to exclusive <BR>1: Exclusive entries are switched to invalidate. Modified entries are written back, state is switched to invalidate <BR>This field is used with the NxC Cache Flush Inject register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache flush poll register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A81"</A>0000000002010A81 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_POLL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register, along with the cache flush control register (if needed), is used by Software to trigger a cache flush poll operation. The cache flush control register should be written first (if needed), followed by a write to this register to initiate a cache flush poll operation. <BR>This register is located in NxC sub-unit. MMIO offset = 0x408 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.FLUSH_POLL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_NXC_TYPE: 2-bit flush NxC type (00=nvp, 10=nvg, 11=nvc) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_OFFSET: 24-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_NXC_TYPE_MASK: 2-bit flush NxC type mask (00=nvp, 10=nvg, 11=nvc). 0:means ignore the corresponding nxc_type bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignore the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_POLL_OFFSET_MASK: 24-bit flush offset mask. 0:means ignore the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache flush inject register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A82"</A>0000000002010A82 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_INJECT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used by Software to trigger a cache flush inject operation. <BR>This register is located in NxC sub-unit. MMIO offset = 0x410 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.FLUSH_INJECT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_NXC_TYPE: 2-bit flush NxC type (00=nvp, 10=nvg, 11=nvc) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_BLOCKID: 4-bit flush blockid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_OFFSET: 24-bit flush offset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_NXC_TYPE_MASK: 2-bit flush NxC type mask (00=nvp, 10=nvg, 11=nvc). 0:means ignore the corresponding nxc_type bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_BLOCKID_MASK: 4-bit flush blockid mask. 0:means ignore the corresponding blockid bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FLUSH_INJECT_OFFSET_MASK: 24-bit flush offset mask. 0:means ignore the corresponding offset bit <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Sync Done Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A84"</A>0000000002010A84 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_SYNC_DONE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to indicate that a Sync Poll operation has finished. <BR>This register is located in NxC sub-unit. MMIO offset = 0x420 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch Assign Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A86"</A>0000000002010A86 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH_ASSIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to assign a cache watch engine for SW to use. <BR>This register is located in NxC sub-unit. MMIO offset = 0x430 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A88"</A>0000000002010A88 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines global NxC configuration. <BR>This register is located in NxC sub-unit. MMIO offset = 0x440 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_NXC_CONFIG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_0_8: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_NRQ_CHKO_LD_SHRD_CRD: NRQ chkout load shared credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_12: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_LD_CHKO_LD_SHRD_CRD: NxC Ld chkout load shared credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_CACHE_WAY_ENA: Each bit enables a block of 8 cache ways of the 48 cache ways available (used for debug purposes only). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_PTAG_MAX_IN_USE: Maximum number of NxC ptags that can be in use at a time (max=48) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_CHKO_WAIT_TIMEOUT: ChkOut Wait timeout <BR>The timeout value is in the range of 2^(cfg_value) x [32ns .. 48 ns] <BR>Setting bit 34 disables the timer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_40: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_P0_BACK2BACK_MODE_ENA: When 1, requests from the same source are allowed to win P0 arbitration without waiting for requests in front of it to be executed (i.e. not retried). <BR>0: NRQ requests <BR>1: Load requests <BR>2: Local Group Scan requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_44_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_ENHANCED_HASH: When 1, the NxC cache set will be chosen using the 5 bits left of the first 0 in the NVP/NVG/NVC Offset starting from the right. When 0, the NxC cache <BR>set will be bits 18:22 of the NVP/NVG/NVC Offset. <BR>50 - NVP <BR>51 - NVG/NVC <BR>Note: When enhanced_hash mode is enabled, scrub flush operations may kill more entries than specified by the flush mask. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_BG_SCAN_RATE: 4-bit scrub background scan rate. 0:disable scan. Otherwise, scan rate = 2**n clock cycles (max of 16 micro-seconds) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_RESERVED_56: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_FORCE_INVALIDATE: When 0, after a writeback, if cache is enabled, the cache way state goes to "exclusive". <BR>When 1, after any writeback, the cache way state goes to "invalid". <BR>This bit must be set to 1 if no_ordering_dma_rd_wr = 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CONFIG_MAX_ENTRIES_IN_MODIFIED: 6-bit Max number of entries per set in modified state <BR>(must be < number of enabled cache ways) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Max number of outstanding outbound requests register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A89"</A>0000000002010A89 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines the maximum number of outstanding requests that NxC may issue. <BR>This register is located in NxC sub-unit. MMIO offset = 0x448 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_MAX_OUTSTANDING_OUTB_REQ_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CHKOUT_LOAD: NxC : Max number of ChkOut Load commands active in NxC <BR>Must be set to a value < (Number of cache ways - nrq chkout_ld reserved credits - nrq chkout_ld shared credits - nxc_ld chkout_ld reserved credits - <BR>nxc_ld chkout_ld shared credits) <BR>(e.g. 48 - 4 - 2 - 4 - 2 = 36) (default = 34) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CI_LOAD_LCL_VC: NxC : CI Load Local VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CI_LOAD_RMT_VC: NxC : CI Load Remote VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CI_STORE_RMT_PC: NxC : CI non-CheckIn Store Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CI_STORE_RMT_VC: NxC : CI Store Remote VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_CI_LOAD_RMT_PC: NxC : CI non-CheckOut Load Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_NVX_DMA_READ: NxC : DMA Read request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_RESERVED_56_57: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD_NVX_DMA_WRITE: NxC : DMA Write request <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Processing Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A8A"</A>0000000002010A8A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_PROC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines NxC processing configuration. <BR>This register is located in NxC sub-unit. MMIO offset = 0x450 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_NXC_PROC_CONFIG_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_CACHE_WATCH_ASSIGN: Defines which cache watch engines participate in the cache watch assign protocol (0 indicates lock handled in SW, 1 indicates lock handled by reading <BR>the cache watch assign register). <BR>0 - cache watch engine 0 <BR>1 - cache watch engine 1 <BR>2 - cache watch engine 2 <BR>3 - cache watch engine 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_RESERVED_4_7: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_ESC_REENABLE_PRIO_DIS: When 1, the corresponding priority is not allowed to send an Escalation Re-enable LdSet00 command when a ChkOut is executed with rp=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_PULL_FIRST_GRPSCAN_ENA: When 1, enable Pull First commands to do a Group Scan operation. <BR>Note: This bit must be set to the same value in all INT controllers in the system. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_LSMFB_SCAN_ALL_PRIO_ENA: When 1, the LSMFB (Logical Server Most Favored Backlog) will look at all priority backlogs when doing a Group Scan. When 0, the LSMFB will only look <BR>at priority 7 up to the priority of the Pull/Scan command backlogs when doing a Group Scan. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_RESERVED_18_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_TARGET_VC_QUEUE_REDIST: Target VC Queue for Redistribution CI Stores <BR>0: Reserved <BR>1: Reserved <BR>2: NxC queue <BR>3: Int queue <BR>4: OS queue <BR>5: Pool queue <BR>6: Hard queue <BR>7: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_RESERVED_24: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_TARGET_VC_QUEUE_ESC: Target VC Queue for ESB/END Escalation CI Stores <BR>0: Reserved <BR>1: Reserved <BR>2: NxC queue <BR>3: Int queue <BR>4: OS queue <BR>5: Pool queue <BR>6: Hard queue <BR>7: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_LOW_POWER_INTR_MODE: Low Power Interrupt Mode <BR>When 1, NxC will send indication if H=1 and rp=1 in the NVP entry when it sends the CI Load response to VC for a HW Set command. VC can use this <BR>indication to reduce the number of interrupt commands that are sent on the PowerBus. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_RESERVED_29_31: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_CFG_NVG_TABLE_COMPRESS: Configure NVG table compression. Indicates the number of bits the address is shifted to the right for NVG table accesses. <BR>0000 - No compression <BR>0001 - 1 bit shift <BR>0010 - 2 bit shift <BR>.... <BR>1000 - 8 bit shift <BR>1001-1111 - No compression <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_CFG_NVC_TABLE_COMPRESS: Configure NVC table compression. Indicates the number of bits the address is shifted to the right for NVC table accesses. <BR>0000 - No compression <BR>0001 - 1 bit shift <BR>0010 - 2 bit shift <BR>.... <BR>1000 - 8 bit shift <BR>1001-1111 - No compression <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PROC_CONFIG_RESERVED_40_47: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Load Config Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A8B"</A>0000000002010A8B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_LOAD_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines NxC Load configuration. <BR>This register is located in NxC sub-unit. MMIO offset = 0x458 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_NXC_LD_CONFIG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_NCKO: NxC Load non-ChkOut Load queue size in multiple of 4, <BR>needs to be <= 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_CHKO: NxC Load ChkOut Load queue size in multiple of 4, <BR>needs to be > cfg_nxc_ld_queue_size_ncko and <= 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_RSVD: NxC Load non-ChkOut Load requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_LMIT: NxC Load non-ChkOut Load requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nxc_ld_crd_ncko_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_RSVD: NxC Load ChkOut Load requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_LMIT: NxC Load ChkOut Load requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nxc_ld_crd_chko_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_RSVD: NxC Load VC Local Load requests Reserved credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_LMIT: NxC Load VC Local Load requests max outstanding <BR>Note: This field should not be set to a value that is less than cfg_nxc_ld_crd_vc_lcl_rsvd value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_CRD_MAX: NxC Load requests using Shared credits max outstanding <BR>Note: The sum of the Reserved credit values will be decremented from this field value to determine max outstanding for Shared credits (e.g. 24 - 4 - 4 <BR>- 4 = 12 max) <BR>Note: This field must be less than or equal to (number of configured Ptags - number of Reserved credits in NRQ) <BR>(e.g. 48 - (6 * 4) = 24 max) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_RSVD: Priority for NxC Load requests that can use a reserved credit <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR>Note: Rsvd should always be set to the highest priority used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_44_45: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_NCKO: Priority for NxC Load non-ChkOut Load requests that can use a shared credit <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_CHKO: Priority for NxC Load ChkOut Load requests that can use a shared credit <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_52_53: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_VC_LCL: Priority for NxC Load VC Local Load requests that can use a shared credit <BR>00 - Priority 0 (highest) <BR>01 - Priority 1 <BR>10 - Priority 2 <BR>11 - Priority 3 (lowest) <BR>Note: If more than 1 source uses a Priority, then they will be round-robin within that Priority. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_LOAD_CONFIG_RESERVED_56_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Max number of outstanding outbound requests 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A8C"</A>0000000002010A8C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines the maximum number of outstanding requests that NxC may issue. <BR>This register is located in NxC sub-unit. MMIO offset = 0x460 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_MAX_OUTSTANDING_OUTB_REQ2_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2_CI_CHKI_STORE_RMT_PC: NxC : CI CheckIn Store Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2_CI_CHKO_LOAD_RMT_PC: NxC : CI CheckOut Load Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC debug register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A94"</A>0000000002010A94 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_DEBUG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register holds ECC errors correction/injection and some NxC debug features. <BR>This register is located in NxC sub-unit. MMIO offset = 0x4A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_DEBUG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_PMC_ENABLE: Enable NxC PMC bus and PMC latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_TRACE_ENABLE: Enable NxC trace bus and trace latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_2_10: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_LD_ECC_CORRECTION: Disable NxC Load array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_12_15: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_TAG_ECC_CORRECTION: Disable P0 Tag [0:11] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_28_29: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_STATE_ECC_CORRECTION: Disable P0 State [0:1] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_DATA_ECC_CORRECTION: Disable P1 Data [0:5] array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_40: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_PTAG_ECC_CORRECTION: Disable P1 PTAG Cmd,Ctrl,Data array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_44_45: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_RMT_RSP_ECC_CORRECTION: Disable P1 Remote Response array ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_DIS_WATCH_ECC_CORRECTION: Disable Regs/P1 Watch Data ECC correction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_FORCE_SINGLE_BIT_ECC_ERR: Force single bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain lsb bit is flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_FORCE_DOUBLE_BIT_ECC_ERR: Force double bit ECC error. Set by Software. Cleared by hardware when selected array is written (array datain 2 lsb bits are flipped) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_ECC_ERR_INJ_PARTITION_SEL: Partition selection for ECC error injection <BR>00 P0 pipeline <BR>01 P1 Pipeline <BR>10 NxC Load <BR>11 NxC Regs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_ECC_ERR_INJ_ARRAY_SEL: Array selection for ECC error injection <BR>P0 pipeline <BR>0xxxxx P0 Tag arrays. xxxxx = 0 - 23 <BR>1----x P0 State arrays. x = 0 - 1 <BR>P1 Pipeline <BR>-0xxxx P1 Data arrays. xxxx = 0 - 11 <BR>-1000x P1 Ptag Cmd arrays. x = 0 - 1 <BR>-1001x P1 Ptag Ctrl arrays. x = 0 - 1 <BR>-101xx P1 Ptag Data arrays. xx = 0 - 3 <BR>-1100x P1 Remote Rsp array. x = 0 - 1 <BR>NxC Load <BR>------ NxC Load array (this field is a dont care) <BR>NxC Regs <BR>-----0 NxC Watch Data0 array <BR>-----1 NxC Watch Data1 array <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_DEBUG_RESERVED_58_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC cache enable register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A95"</A>0000000002010A95 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_CACHE_EN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register enables the NxC cache. <BR>This register is located in NxC sub-unit. MMIO offset = 0x4A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_NXC_CACHE_EN_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CACHE_EN_NVP_CACHE_ENABLE: NVP cache enable (one bit per blockid). May be cleared by scrub engine at flush completion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CACHE_EN_NVG_CACHE_ENABLE: NVG cache enable (one bit per blockid). May be cleared by scrub engine at flush completion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_CACHE_EN_NVC_CACHE_ENABLE: NVC cache enable (one bit per blockid). May be cleared by scrub engine at flush completion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC performance events selection 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A98"</A>0000000002010A98 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Count enable. bits 1:3 Performance counter selection <BR>This register is located in NxC sub-unit. MMIO offset = 0x4C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_PERF_SEL1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_NRQ_LCL_LOAD: count of NRQ Local Pull/Scan/ChkOut commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_NRQ_LCL_STORE: count of NRQ Local Redist/ChkIn commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_NRQ_RMT_STORE: count of NRQ Remote Redist/ChkIn/SW Store commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_LD_RMT_NCKO_LOAD: count of NxC Load Remote non-ChkOut Load commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_LD_RMT_CHKO_LOAD: count of NxC Load Remote ChkOut Load commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_LD_LCL_VC_LOAD: count of NxC Load Local VC Load commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_LOCAL_GROUP_SCAN: count of Local Group Scan commands processed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_NRQ_CACHE_HIT: count of NRQ commands with cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_LD_CACHE_HIT: count of NxC Ld commands with cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_GROUP_SCAN_CACHE_HIT: count of Local Group Scan commands with cache hit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_VICTIM_IS_LRU: count of "selected victim is LRU" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_VICTIM_IS_FIRST_USABLE: count of "selected victim is first usable entry" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_RETRY: count of command retry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_TOO_MANY_ENTRIES: count of NxC writebacks due to too many entries in modified state <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_CNT_HOLD_P1_PIPE: count of cycles that NxC P0 is holding P1 pipeline from executing <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_1_RESERVED_60_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC performance events selection 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A99"</A>0000000002010A99 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Count enable. bits 1:3 Performance counter selection <BR>This register is located in NxC sub-unit. MMIO offset = 0x4C8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_PERF_SEL2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_NXC_WB: count of NxC Writebacks sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_NXC_FETCH: count of NxC Fetches sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RSP_LCL_TCTXT: count of responses to local Tctxt sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RSP_LCL_VC: count of responses to local VC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RSP_RMT_PC: count of responses to remote PC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RSP_RMT_VC: count of responses to remote VC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RSP_SW_LD: count of responses to SW Loads sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_PULL_1STVP: count of Pull Remote First VP commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_PULL_1STGRP: count of Pull Remote First Grp/Crowd commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_SCAN_VP: count of Scan Remote VP commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_SCAN_GRP: count of Scan Remote Grp/Crowd commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_PULL_CHKO: count of Pull Remote ChkOut commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_LCL_ST: count of Local store commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_ST_PC_NCKI: count of Remote store (non-ChkIn) commands to PC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_ST_VC: count of Remote Store commands to VC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_2_CNT_RMT_CHKI: count of Remote ChkIn commands to PC sent <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC performance events selection 3 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A9A"</A>0000000002010A9A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>4-bit configuration for each possible performance event <BR>bit0: Count enable. bits 1:3 Performance counter selection <BR>This register is located in NxC sub-unit. MMIO offset = 0x4D0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.CFG_PERF_SEL3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LCL_GRPSCAN_REPLAY: count of Local Group Scan replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_NXC_FETCH_REPLAY: count of NxC Fetch replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_RSP_TCTXT_REPLAY: count of response to local Tctxt replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_RSP_RMT_REPLAY: count of response to Remote PC/VC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_RMT_NCKO_REPLAY: count of CI Load non-ChkOut request replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_ST_LCL_REPLAY: count of CI Store Local replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_ST_RMT_NCKI_REPLAY: count of CI Store Remote PC non-ChkIn replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_ST_RMT_VC_REPLAY: count of CI Store Remote VC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_RSP_LCL_REPLAY: count of response to Local VC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_RMT_CHKO_REPLAY: count of CI Load ChkOut request replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_ST_RMT_CHKI_REPLAY: count of CI Store Remote PC ChkIn replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_LCL_VC_REPLAY: count of CI Load Local VC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_RMT_VC_REPLAY: count of CI Load Remote VC replay <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_DMA_WR_DONE: count of Sync Done or Cache Flush Done DMA Write commands sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_LCL_VC: count of Local Load commands to VC sent <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_PERF_EVENT_SEL_3_CNT_LD_RMT_VC: count of Remote Load commands to VC sent <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC additional performance 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A9B"</A>0000000002010A9B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_ADDITIONAL_PERF_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in NxC sub-unit. MMIO offset = 0x4D8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.PERF_MAX_INFO1_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_P0_IS_IDLE: NxC P0 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_P1_IS_IDLE: NxC P1 is idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_RESERVED_2_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_MAX_PTAG_IN_USE: Max reached number of ptag in use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_RESERVED_16_27: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_MAX_UNLOCK_IN_FIFO: Max reached number of unlock command in the unlock FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_MAX_OUTSTANDING_WB: Max reached number of outstanding Writebacks <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_1_MAX_WAY_NUMBER: Max reached cache way number used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC additional performance 2 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010A9C"</A>0000000002010A9C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_ADDITIONAL_PERF_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is located in NxC sub-unit. MMIO offset = 0x4E0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.PERF_MAX_INFO2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_0_1: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_NXC_FETCH: Max reached number of outstanding NxC fetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_PC: Max reached number of outstanding CI non-CheckOut Load Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_16_17: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_PC: Max reached number of outstanding CI non-CheckIn Store Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_24_25: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_VC: Max reached number of outstanding CI Store Remote VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_32_33: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_LCL_VC: Max reached number of outstanding CI Load Local VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_40_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_VC: Max reached number of outstanding CI Load Remote VC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_48_49: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_CHKO_LD_RMT_PC: Max reached number of outstanding CI CheckOut Load Remote PC request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_RESERVED_56_57: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ADDITIONAL_PERF_2_MAX_OUTSTANDING_CHKI_ST_RMT_PC: Max reached number of outstanding CI CheckIn Store Remote PC request <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 0 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA0"</A>0000000002010AA0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 0 data registers are used to Read and Write NVP/NVG/NVC entries. Software specifies the NVP/NVG/NVC blockid and offset it wants to access. This register must be read after doing the Read Only of a NVP/NVG/NVC entry or doing the ReadModifyWrite of a NVP/NVG/NVC entry so that the Lock is removed on watch engine 0. <BR>This register is located in NxC sub-unit. MMIO offset = 0x500 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 0 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA4"</A>0000000002010AA4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 0. <BR>This register is located in NxC sub-unit. MMIO offset = 0x520, 0x528, 0x530, 0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 0 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA5"</A>0000000002010AA5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 0. <BR>This register is located in NxC sub-unit. MMIO offset = 0x520, 0x528, 0x530, 0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 0 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA6"</A>0000000002010AA6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 0. <BR>This register is located in NxC sub-unit. MMIO offset = 0x520, 0x528, 0x530, 0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 0 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA7"</A>0000000002010AA7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 0. <BR>This register is located in NxC sub-unit. MMIO offset = 0x520, 0x528, 0x530, 0x538 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 1 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AA8"</A>0000000002010AA8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 1 data registers are used to Read and Write NVP/NVG/NVC entries. Software specifies the NVP/NVG/NVC blockid and offset it wants to access. This register must be read after doing the Read Only of a NVP/NVG/NVC entry or doing the ReadModifyWrite of a NVP/NVG/NVC entry so that the Lock is removed on watch engine 1. <BR>This register is located in NxC sub-unit. MMIO offset = 0x540 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 1 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AAC"</A>0000000002010AAC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 1. <BR>This register is located in NxC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 1 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AAD"</A>0000000002010AAD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 1. <BR>This register is located in NxC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 1 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AAE"</A>0000000002010AAE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 1. <BR>This register is located in NxC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 1 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AAF"</A>0000000002010AAF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 1. <BR>This register is located in NxC sub-unit. MMIO offset = 0x560, 0x568, 0x570, 0x578 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 2 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB0"</A>0000000002010AB0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 2 data registers are used to Read and Write NVP/NVG/NVC entries. Software specifies the NVP/NVG/NVC blockid and offset it wants to access. This register must be read after doing the Read Only of a NVP/NVG/NVC entry or doing the ReadModifyWrite of a NVP/NVG/NVC entry so that the Lock is removed on watch engine 2. <BR>This register is located in NxC sub-unit. MMIO offset = 0x580 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 2 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB4"</A>0000000002010AB4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 2. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 2 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB5"</A>0000000002010AB5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 2. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 2 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB6"</A>0000000002010AB6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 2. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 2 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB7"</A>0000000002010AB7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 2. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5A0, 0x5A8, 0x5B0, 0x5B8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 3 Specification Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AB8"</A>0000000002010AB8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_SPEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with cache watch engine 3 data registers are used to Read and Write NVP/NVG/NVC entries. Software specifies the NVP/NVG/NVC blockid and offset it wants to access. This register must be read after doing the Read Only of a NVP/NVG/NVC entry or doing the ReadModifyWrite of a NVP/NVG/NVC entry so that the Lock is removed on watch engine 3. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5C0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 3 Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ABC"</A>0000000002010ABC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 3. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 3 Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ABD"</A>0000000002010ABD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 3. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 3 Data 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ABE"</A>0000000002010ABE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 3. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Cache Watch 3 Data 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ABF"</A>0000000002010ABF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Holds data for a NVP/NVG/NVC entry for cache watch engine 3. <BR>This register is located in NxC sub-unit. MMIO offset = 0x5E0, 0x5E8, 0x5F0, 0x5F8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC0"</A>0000000002010AC0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_CFG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to configure P3PC error0. 2-bit configuration for each possible error. 00 - Disable, 01 - Fatal, 10 - Recoverable, 11 - Informational. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x600 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.S_ERR_CFG0_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_CFG0_ERROR_CONFIG0: Bit n is config(0) for error0 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC1"</A>0000000002010AC1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_CFG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to configure P3PC error0. 2-bit configuration for each possible error. 00 - Disable, 01 - Fatal, 10 - Recoverable, 11 - Informational. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x608 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.S_ERR_CFG1_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_CFG1_ERROR_CONFIG0: Bit n is config(1) for error0 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 WOF (Who's On First) register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC2"</A>0000000002010AC2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled group0 error reported. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x610 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.S_ERR_WOF_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_CREDIT_ERROR: ARX Receive Credit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_CMD_ERROR: ARX Receive Command error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_DAT_ERROR: ARX Receive Data error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_ROUTE_ERROR: ARX Receive Command/Data Routing error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_PARITY_ERROR: ARX Receive Parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_AIB_ECC_CE: ARX AIB ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_AIB_ECC_UE: ARX AIB ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_TAG_ECC_CE: ARX Tag Array ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_TAG_ECC_UE: ARX Tag Array ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ARX_TIMEOUT_ERROR: ARX Tag Timeout error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_10_13: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_AVX_ATX_DAT_ERROR: AVX Outbound Data error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_AVX_ATX_PARITY_ERROR: AVX Outbound parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_AVX_ATX_ECC_CE: AVX Outbound Data ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_AVX_ATX_ECC_UE: AVX Outbound Data ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_18: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_AVX_ATX_ADDR_ERROR: AVX Outbound Address error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_PRIO_ERROR: Tctxt MMIO Load/Store Priority error (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_USR_ERROR: Tctxt MMIO Load/Store User Access error (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_OS_ERROR: Tctxt MMIO Load/Store OS Access error (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_HYP_ERROR: Tctxt MMIO Load/Store Hypervisor Access error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_ULT_ERROR: Tctxt MMIO Load/Store Ultravisor Access error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_MMIO_LDST_INT_ERROR: Tctxt MMIO Load/Store Int Access error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_PROC_MMIO_INVALID_ERROR: Tctxt Proc MMIO Invalid error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_PROC_MMIO_USR_ERROR: Tctxt Proc MMIO User Command error (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_PROC_MMIO_OS_ERROR: Tctxt Proc MMIO OS Command error (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_PROC_MMIO_HYP_ERROR: Tctxt Proc MMIO Hypervisor Command error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_PROC_MMIO_ULT_ERROR: Tctxt Proc MMIO Ultravisor Command error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_TCTXT_FIFO_ERROR: ATX Tctxt FIFO error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_NXC_FIFO_ERROR: ATX NxC FIFO error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_SLOT_OVERFLOW_ERROR: ATX Slot Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_35_37: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_TAG_RELEASE_ERROR: ATX Tag Release error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_CREDIT_UNDERFLOW_ERROR: ATX Credit Underflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_CREDIT_OVERFLOW_ERROR: ATX Credit Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_41: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_PARITY_ERROR: ATX parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_ECC_CE: ATX ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_TCTXT_ECC_UE: ATX Tctxt ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_ATX_NXC_ECC_UE: ATX NxC ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_46: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_CMD_STATE_ERROR: Common ATX Command State error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_LKP_STATE_ERROR: Common ATX Lookup State error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_ATC_STATE_ERROR: Common ATX AT Cache State error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_ATC_CAM_STATE_ERROR: Common ATX AT Cache CAM State error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_VSD_TYPE_ERROR: Common ATX VSD Type error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_VSD_IND_ERROR: Common ATX VSD Indirect error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_VSD_OFF_ERROR: Common ATX VSD Offset error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_PARITY_ERROR: Common ATX parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_ECC_CE: Common ATX ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_COM_ATX_ECC_UE: Common ATX ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_57_60: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_REGS_PARITY_ERROR: REGS parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_SCOM_ERROR: SCOM 0-3 error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_RESERVED_63: Spare <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 WOF detail register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC3"</A>0000000002010AC3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_WOF_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information of the error logged in corresponding WOF register. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x618 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.S_ERR_WOF_DETAIL_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_WOF_DETAIL_DETAIL: Refer to INT workbook for error0 detail description. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 Fatal error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC4"</A>0000000002010AC4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_FATAL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error0 fatal errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR0_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x620 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.FATAL_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_FATAL_ERROR: Bit n in this register corresponds to error0 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 Recoverable error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC5"</A>0000000002010AC5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error0 recoverable errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR0_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x628 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.RECOV_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_RECOV_ERROR: Bit n in this register corresponds to error0 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error0 Informational error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC6"</A>0000000002010AC6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR0_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error0 informational errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR0_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x630 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR0.INFO_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR0_INFO_ERROR: Bit n in this register corresponds to error0 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC8"</A>0000000002010AC8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_CFG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to configure P3PC error1. 2-bit configuration for each possible error. 00 - Disable, 01 - Fatal, 10 - Recoverable, 11 - Informational. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x640 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.S_ERR_CFG0_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_CFG0_ERROR_CONFIG0: Bit n is config(0) for error1 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AC9"</A>0000000002010AC9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_CFG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is used to configure P3PC error1. 2-bit configuration for each possible error. 00 - Disable, 01 - Fatal, 10 - Recoverable, 11 - Informational. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x648 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.S_ERR_CFG1_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_CFG1_ERROR_CONFIG0: Bit n is config(1) for error1 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 WOF (Who's On First) register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ACA"</A>0000000002010ACA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled group1 error reported. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x650 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.S_ERR_WOF_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CMD_ARB_CONFIG_ERROR: Cmd Arb Config error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CMD_ARB_PARITY_ERROR: Cmd Arb parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CMD_ARB_NXC_RSP_ERROR: Cmd Arb NxC Response error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_PB_INV_PRIO: CResp PowerBus Interrupt command with an invalid priority (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_BLK_GRP_ERROR: CResp Block Group error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_ALLOC_ERROR: CResp CAM Alloc error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_STATE_ERROR: CResp CAM State error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_RCMD_MULTIHIT_ERROR: CResp CAM RCmd Multihit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_RCMD_ASSIGN_ERROR: CResp CAM RCmd Assign error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_CRESP_SEQ_ERROR: CResp CAM CResp Sequence error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_CAM_CRESP_REQ_ACK_ERROR: CResp CAM CResp Request Ack error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_PARITY_ERROR: CResp parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_ECC_CE: CResp ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CRESP_ECC_UE: CResp ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_CMD_PIPE_PARITY_ERROR: Cmd Pipe parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_TCTXT_PARITY_ERROR: Tctxt parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_TCTXT_CONTROL_ERROR: Tctxt control error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_BLK_CNT_OVERFLOW_ERROR: Cmd Block Count Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_BLK_CNT_UNDERFLOW_ERROR: Cmd Block Count Underflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_BLK_PARITY_ERROR: Cmd Block parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_RESERVED_20: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_RCMD_THRD_MULTIHIT_ERROR: Cmd Proc RCmd Thread Multihit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_RCMD_THRD_ASSIGN_ERROR: Cmd Proc RCmd Thread Assign error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_RCMD_PRESP_MULTIHIT_ERROR: Cmd Proc RCmd PResp Multihit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_RCMD_CRESP_SET_ERROR: Cmd Proc RCmd CResp Set error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_CRESP_HIT_ERROR: Cmd Proc CResp No Hit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_LSI_HIT_ERROR: Cmd Proc LSI No Hit error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_MMIO_DATA_CNFLT_ERROR: Cmd Proc MMIO Data Conflict error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_MMIO_DATA_RSP_ERROR: Cmd Proc MMIO Data Response error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_NRQ_CMD_ERROR: Cmd Proc NRQ Command error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_NRQ_REQ_ERROR: Cmd Proc NRQ Request error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_PROC_PARITY_ERROR: Cmd Proc parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_STATE_VLD_ERROR: Cmd MMIO Ld/St State Valid error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_STATE_PEND_ERROR: Cmd MMIO Ld/St State Pending error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_STATE_WAIT_ERROR: Cmd MMIO Ld/St State Wait error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_STATE_TMOT_ERROR: Cmd MMIO Ld/St State Timeout error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_LD_OVERFLOW_ERROR: Cmd MMIO Ld/St Load Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_ST_OVERFLOW_ERROR: Cmd MMIO Ld/St Store Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_PARITY_ERROR: Cmd MMIO Ld/St parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_ECC_CE: Cmd MMIO Ld/St ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_LDST_ECC_UE: Cmd MMIO Ld/St ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_PEND_CTRL_ERROR: Cmd MMIO Pend Set error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_PEND_PARITY_ERROR: Cmd MMIO Pend parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_PCMD_CFG_ERROR: Cmd MMIO PCmd Config error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_PCMD_FIFO_ERROR: Cmd MMIO PCmd FIFO error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_PCMD_PARITY_ERROR: Cmd MMIO PCmd parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_DATA_ERROR: Cmd MMIO Rsp Data error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_LVL_ERROR: Cmd MMIO Rsp Level error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_NXC_ERROR: Cmd MMIO Rsp NxC error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_PARITY_ERROR: Cmd MMIO Rsp parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_ECC_CE: Cmd MMIO Rsp/Pend ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_MMIO_RSP_ECC_UE: Cmd MMIO Rsp/Pend ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_RESERVED_52_53: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_CFG_QSIZE_ERROR: Cmd NRQ Config Queue Size error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_RESERVED_55_56: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_CFG_NXC_CRED_ERROR: Cmd NRQ Config NxC Credit error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_CTRL_ERROR: Cmd NRQ Control error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_PARITY_ERROR: Cmd NRQ parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_OVERFLOW_ERROR: Cmd NRQ Overflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_UNDERFLOW_ERROR: Cmd NRQ Underflow error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_ECC_CE: Cmd NRQ ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_NRQ_ECC_UE: Cmd NRQ ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 WOF detail register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ACB"</A>0000000002010ACB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_WOF_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information of the error logged in corresponding WOF register. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x658 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.S_ERR_WOF_DETAIL_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_WOF_DETAIL_DETAIL: Refer to INT workbook for error1 detail description. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 Fatal error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ACC"</A>0000000002010ACC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_FATAL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error1 fatal errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR1_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x660 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.FATAL_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_FATAL_ERROR: Bit n in this register corresponds to error1 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 Recoverable error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ACD"</A>0000000002010ACD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error1 recoverable errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR1_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x668 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.RECOV_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_RECOV_ERROR: Bit n in this register corresponds to error1 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error1 Informational error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010ACE"</A>0000000002010ACE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_PC_ERR1_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the error1 informational errors. This register is cleared on a write (data is a dont care). It can also be cleared on a write to the INT_PC_ERR1_WOF register (data is a dont care) if not disabled by a chicken switch. Refer to INT workbook section 7.9.2 for errors description. MMIO offset = 0x670 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.ERR1.INFO_ERRRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_ERR1_INFO_ERROR: Bit n in this register corresponds to error1 bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Errors configuration 0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD0"</A>0000000002010AD0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_ERR_CFG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register along with the next one is used to configure P3PC NxC errors. 2-bit configuration for each possible error. 00 - Disable, 01 - Fatal, 10 - Recoverable, 11 - Informational. Refer to INT workbook section 7.10.8 for errors description. MMIO offset = 0x680 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_ACT0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ERR_CFG0_ERROR_CONFIG: Bit n is config(0) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Errors configuration 1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD1"</A>0000000002010AD1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_ERR_CFG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Refer to INT_PC_NXC_ERR_CFG0 description. MMIO offset = 0x688 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_ACT1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_ERR_CFG1_ERROR_CONFIG: Bit n is config(1) for error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Who's On First errors register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD2"</A>0000000002010AD2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WOF_ERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the first non disabled NxC error reported. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.10.8 for errors description. MMIO offset = 0x690 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_WOF_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_0: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_SCRUB_WB_CREDIT_ERROR: Scrub Writeback credit error: A credit was returned <BR>when there was no outstanding request. (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_P0_PTAG_ERROR: PTag assign error: P1 receives a new command from P0 with a PTag which is not idle. (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_PTAG_IN_USE_ERROR: PTag release error: P1 releases PTag that P0 does not have marked in use. (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P0_SYNC_OVERFLOW_ERROR: Sync overflow error: New Sync request when previous one is not done yet. (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P0_PARITY_ERROR: P0 parity error: Parity error in LRU SRAM, state machine, or NRQ interface. (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P0_TAG_SRAM_ECC_UE: Tag SRAM ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P0_STATE_SRAM_ECC_UE: State SRAM ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_8_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_ATX_WB_CREDIT_OVERFLOW_ERROR: ATX Writeback Credit overflow (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_UNLOCK_FIFO_OVERFLOW_ERROR: Unlock FIFO overflow (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_12_13: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P0_SRAM_ECC_CE: Tag or State SRAM ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_15: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_AIB_CREDIT_ERROR: An AIB credit is returned whereas there is no outstanding request (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_18_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_REPLAY_ERROR: Replay Queue has an error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_PARITY_ERROR: P1 has a parity error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_22: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_CHKOUT_CACHE_IDX_MATCH: New ChkOut command hit an active ChkOut command to the same cache index (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_DATA_SRAM_ECC_UE: Data SRAM or Watch Data ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_PTAG_SRAM_ECC_UE: PTag SRAM or Remote Rsp SRAM ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_ATX_CREDIT_OVERFLOW_ERROR: ATX credit overflow or Local/Remote Response FIFO overflow (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_OS_NVP_PRIO_ERROR: OS HW managed NVP entry had a priority field with an invalid value (default: informational) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_CHKOUT_PRIV_ERROR: ChkOut command context privilege value does not match NVP context privilege value (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_SRAM_ECC_CE: Data, Ptag, Remote Rsp SRAM or Watch Data ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_PROC_SW_ERROR: P1 Proc software error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_P1_PROC_HW_ERROR: P1 Proc hardware error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_LD_UNDERFLOW: Load SRAM underflow (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_LD_OVERFLOW: Load SRAM overflow (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_LD_SRAM_ECC_UE: Load SRAM ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_LD_SRAM_ECC_CE: Load SRAM ECC correctable error (default: recoverable) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_LD_CRD_ERROR: Sum of all Load queue reserved credits is greater than max (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_37_52: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_REGS_PARITY_ERROR: Parity error on an architected register (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_WATCH_PARITY_ERROR: Parity error on a Watch Data register or Watch invalid state (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_NXC_PARITY_ERROR: Parity error on register write data from PC LBS1 (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_SYNC_POLL_OVERFLOW_ERROR: Sync Poll Done indication from ATX when Sync Done register bit already set (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_FLUSH_POLL_OVERFLOW_ERROR: A new Cache Flush Poll operation is received while the current one is not finished (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_FLUSH_POLL_UNDERFLOW_ERROR: Cache Flush Poll Done indication from ATX when a Cache Flush Poll operation is not outstanding (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_RESERVED_59_60: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_WATCH_PROTOCOL_ERROR: Any Watch Engine protocol error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_WATCH_DATA_UE: Watch Data SRAM ECC uncorrectable error (default: fatal) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_WATCH_DATA_CE: Watch Data SRAM ECC correctable error (default: recoverable) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Error WOF detail register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD3"</A>0000000002010AD3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_WOF_ERR_DETAIL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the error detailed information of the error logged in corresponding WOF register. MMIO offset = 0x698 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_DETAIL_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_WOF_ERR_DETAIL_ERROR: Refer to INT workbook section 7.10.8 for errors description. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Fatal errors register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD4"</A>0000000002010AD4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_FATAL_ERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the NxC fatal errors. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.10.8 for errors description. MMIO offset = 0x6A0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_0.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_FATAL_ERR_ERROR: Bit n in this register corresponds to NxC error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Recoverable errors register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD5"</A>0000000002010AD5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_RECOV_ERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the NxC recoverable errors. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.10.8 for errors description. MMIO offset = 0x6A8 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_1.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_RECOV_ERR_ERROR: Bit n in this register corresponds to NxC error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NxC Informational errors register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010AD6"</A>0000000002010AD6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.NXC_REGS.INT_PC_NXC_INFO_ERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register accumulates all the NxC informational errors. This register is cleared on a write (data is a dont care). Refer to INT workbook section 7.10.8 for errors description. MMIO offset = 0x6B0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.NXC_REGS.ERR_2.HOLD_LATCH_INST.HOLD.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_PC_NXC_INFO_ERR_ERROR: Bit n in this register corresponds to NxC error bit n <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE0 REG0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B00"</A>0000000002010B00 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 0:7. This register is located in the TIMA page. MMIO offset = 0x000 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_TCTXT_EN0_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C0_EN: Fused Core mode: <BR>0:7 Thread enable for core 0 thread 0-7 <BR>Normal Core mode: <BR>0:3 Thread enable for core 0 thread 0-3 <BR>4:7 Thread enable for core 1 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C1_EN: Fused Core mode: <BR>8:15 Thread enable for core 1 thread 0-7 <BR>Normal Core mode: <BR>8:11 Thread enable for core 2 thread 0-3 <BR>12:15 Thread enable for core 3 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C2_EN: Fused Core mode: <BR>16:23 Thread enable for core 2 thread 0-7 <BR>Normal Core mode: <BR>16:19 Thread enable for core 4 thread 0-3 <BR>20:23 Thread enable for core 5 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C3_EN: Fused Core mode: <BR>24:31 Thread enable for core 3 thread 0-7 <BR>Normal Core mode: <BR>24:27 Thread enable for core 6 thread 0-3 <BR>28:31 Thread enable for core 7 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C4_EN: Fused Core mode: <BR>32:39 Thread enable for core 4 thread 0-7 <BR>Normal Core mode: <BR>32:35 Thread enable for core 8 thread 0-3 <BR>36:39 Thread enable for core 9 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C5_EN: Fused Core mode: <BR>40:47 Thread enable for core 5 thread 0-7 <BR>Normal Core mode: <BR>40:43 Thread enable for core 10 thread 0-3 <BR>44:47 Thread enable for core 11 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C6_EN: Fused Core mode: <BR>48:55 Thread enable for core 6 thread 0-7 <BR>Normal Core mode: <BR>48:51 Thread enable for core 12 thread 0-3 <BR>52:55 Thread enable for core 13 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN0_CFG_THRD_C7_EN: Fused Core mode: <BR>56:63 Thread enable for core 7 thread 0-7 <BR>Normal Core mode: <BR>56:59 Thread enable for core 14 thread 0-3 <BR>60:63 Thread enable for core 15 thread 0-3 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE0 SET REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B02"</A>0000000002010B02 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN0_SET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 0:7. This register is located in the TIMA page. MMIO offset = 0x010 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE0 RESET REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B03"</A>0000000002010B03 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN0_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 0:7. This register is located in the TIMA page. MMIO offset = 0x018 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE1 REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B04"</A>0000000002010B04 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 8:15. This register is located in the TIMA page. MMIO offset = 0x020 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_TCTXT_EN1_REG_Q_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C8_EN: Fused Core mode: <BR>0:7 Thread enable for core 8 thread 0-7 <BR>Normal Core mode: <BR>0:3 Thread enable for core 16 thread 0-3 <BR>4:7 Thread enable for core 17 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C9_EN: Fused Core mode: <BR>8:15 Thread enable for core 9 thread 0-7 <BR>Normal Core mode: <BR>8:11 Thread enable for core 18 thread 0-3 <BR>12:15 Thread enable for core 19 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C10_EN: Fused Core mode: <BR>16:23 Thread enable for core 10 thread 0-7 <BR>Normal Core mode: <BR>16:19 Thread enable for core 20 thread 0-3 <BR>20:23 Thread enable for core 21 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C11_EN: Fused Core mode: <BR>24:31 Thread enable for core 11 thread 0-7 <BR>Normal Core mode: <BR>24:27 Thread enable for core 22 thread 0-3 <BR>28:31 Thread enable for core 23 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C12_EN: Fused Core mode: <BR>32:39 Thread enable for core 12 thread 0-7 <BR>Normal Core mode: <BR>32:35 Thread enable for core 24 thread 0-3 <BR>36:39 Thread enable for core 25 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C13_EN: Fused Core mode: <BR>40:47 Thread enable for core 13 thread 0-7 <BR>Normal Core mode: <BR>40:43 Thread enable for core 26 thread 0-3 <BR>44:47 Thread enable for core 27 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C14_EN: Fused Core mode: <BR>48:55 Thread enable for core 14 thread 0-7 <BR>Normal Core mode: <BR>48:51 Thread enable for core 28 thread 0-3 <BR>52:55 Thread enable for core 29 thread 0-3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_EN1_CFG_THRD_C15_EN: Fused Core mode: <BR>56:63 Thread enable for core 15 thread 0-7 <BR>Normal Core mode: <BR>56:59 Thread enable for core 30 thread 0-3 <BR>60:63 Thread enable for core 31 thread 0-3 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE1 SET REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B06"</A>0000000002010B06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN1_SET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 8:15. This register is located in the TIMA page. MMIO offset = 0x030 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYSICAL THREAD ENABLE1 RESET REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B07"</A>0000000002010B07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_EN1_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Physical Thread Enable register for fused cores 8:15. This register is located in the TIMA page. MMIO offset = 0x038 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Trigger and EOI register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B20"</A>0000000002010B20 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_TRIG_EOI</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = Interrupt Trigger and a load = EOI. This register is located in the TIMA page. MMIO offset = 0x100 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Store EOI and Load register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B21"</A>0000000002010B21 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_STEOI_LD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = EOI and a load = ESB Read. This register is located in the TIMA page. MMIO offset = 0x108 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000001</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Set 00 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B24"</A>0000000002010B24 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_SET_00</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = Set 00 and a load = Set 00. This register is located in the TIMA page. MMIO offset = 0x120 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000001</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Set 01 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B25"</A>0000000002010B25 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_SET_01</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = Set 01 and a load = Set 01. This register is located in the TIMA page. MMIO offset = 0x128 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000001</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Set 10 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B26"</A>0000000002010B26 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_SET_10</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = Set 10 and a load = Set 10. This register is located in the TIMA page. MMIO offset = 0x130 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000001</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSI Set 11 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B27"</A>0000000002010B27 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_LSI_SET_11</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows an LSI operation through SCOM where a store = Set 11 and a load = Set 11. This register is located in the TIMA page. MMIO offset = 0x138 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000001</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TCTXT CFG REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B28"</A>0000000002010B28 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Thread context config register. This register is located in the TIMA page. MMIO offset = 0x140 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_TCTXT_CFG_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_FUSE_CORE_EN: Enables Fused core mode (i.e. SMT8 mode) (for LSI and MsgSnd broadcast notify selection) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_PHYP_CORE_MODE: 0: Linux mode (1 LPAR per thread) <BR>1: PHyp mode (1 LPAR per core) <BR>(used for MsgSnd broadcast notify selection) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_RESERVED_2_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_GEN1_HYP_TARGET_DIS: Disables Hypervisor target mode support (Gen1 only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_GEN1_OS_ST_ACK: Store Ack data inject is in Gen1 layout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_TCTXT_OGEN_FINE: Disable fine grained OGen selection. If set, all TIMAs adopt the XIVE Cfg register bit 24 - Gen1 TIMA OS setting. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_RESERVED_7_11: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_EARLY_CRESP_EBB_DIS: Disable early cresp execution for user-level interrupts <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_EARLY_CRESP_VP_DIS: Disable early cresp execution for VP interrupts <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_RESERVED_14_16: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_INT_MSGSND_DIS: Disable the MsgSnd line to the cores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_RESERVED_18_19: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_HOSTBOOT_MODE: When set, thread contexts can be enabled without NVT data structures, and complex store operations to thread context (0xC00 stores w/ cache inject) <BR>are considered invalid commands and will be dropped. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_RESERVED_21_24: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_COMPLEX_STORE_DIS: Disable Complex Stores (MMIO Stores to 0xC00) to Thread Context (Gen2 only) <BR>25 - Disable O/S Complex Stores to Thread Context <BR>26 - Disable Hypervisor Pool Complex Stores to Thread Context <BR>27 - Disable Hypervisor Hard Complex Stores to Thread Context <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_PCMD_ARB_QUERY_PRIO: Pending Query request priority with other Pcmds <BR>0x: round robin <BR>10: Pending Query request has higher priority over other Pcmds <BR>11: Other Pcmds have higher priority over Pending Query request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_CFG_CFG_LGS_AGE: Initial Age selection in native LGS mode <BR>"00": youngest age (0x00) <BR>"01": medium age (0x80) <BR>"10": oldest age (0xFF) <BR>"11": random age <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TCTXT TRACK REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B29"</A>0000000002010B29 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_TRACK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Thread context block track config register. This register is located in the TIMA page. MMIO offset = 0x148 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_TCTXT_TRACK_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_BLCK_ENABLE_VEC_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_TRACK_EN: Enables block tracking and exchange of block ownership information between Interrupt controllers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_TRACK_RESET: When written to 1, it will force a reset within the block track logic (all block track counters will be reset to idle state). This bit is not reset by <BR>HW. SW must come back and write this bit to 0 after it has written it to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_RESERVED_2_3: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_FILTER_EN: Enables filtering of incomint Interrupt Rcmds based on the target BlockID such that commands for non-owned blocks are not sent to the thread context <BR>and do not need ro reserve a Cresp CAM entry <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_FILTER_REGS_EN: Enables block ownership for which the NVT is owned irrespective of whether the blocks are active in any thread context <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_RESERVED_6_9: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_RESET_DELAY: Configures the delay after which a block update is triggered once the number of enabled thread contexts using that block ID has reached 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_TRACK_CFG_BLOCK_EN_VEC: Current Block enable vector (read-only, updated by HW, used for performance/debug purposes) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TCTXT DEBUG READ ADDR REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B2C"</A>0000000002010B2C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_DEBUG_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Thread context debug read address register. This register is located in the TIMA page. MMIO offset = 0x160 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>INT.INT_PC.REGS.REGFILE.S_TCTXT_DEBUG_ADDR_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_DEBUG_ADDR_DBG_AUTO_INC: Auto-increment bit. When a Thread context doubleword is read by doing a register read to the Debug Read Data register, if this bit = 1, then the <BR>combination of dbg_thrdid & dbg_dw is incremented to be ready to read the next doubleword. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_DEBUG_ADDR_RESERVED_1_4: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_DEBUG_ADDR_DBG_DW: Doubleword of the Thread context to be read: <BR>000 - User context, bytes 0-7 <BR>001 - User context, bytes 8-15 <BR>010 - OS context, bytes 0-7 <BR>011 - OS context, bytes 8-15 <BR>100 - Hyp Pool context, bytes 0-7 <BR>101 - Hyp Pool context, bytes 8-15 <BR>110 - Hyp Hard context, bytes 0-7 <BR>111 - Hyp Hard context, bytes 8-15 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_TCTXT_DEBUG_ADDR_DBG_THRDID: ThreadId of the Thread context to be read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TCTXT DEBUG READ DATA REG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010B2D"</A>0000000002010B2D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>INT.INT_PC.REGS.INT_TCTXT_DEBUG_DATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Thread context debug read data register. This register is located in the TIMA page. <BR>MMIO offset = 0x168 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C00"</A>0000000002010C00 (SCOM)<BR>
<A NAME="0000000002010C01"</A>0000000002010C01 (SCOM1)<BR>
<A NAME="0000000002010C02"</A>0000000002010C02 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBI_PE_FIR: PBI internal parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_CMD_HANG_FIR: PowerBus command hang error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_READ_ARE_FIR: PowerBus read address error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_WRITE_ARE_FIR: PowerBus write address error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_MISC_HW_FIR: PowerBus miscellaneous error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSVD_FIR: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_XLAT_ECC_UE_FIR: PowerBus Xlate UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_XLAT_ECC_SUE_FIR: PowerBus Xlate SUE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_CE_FIR: PowerBus CE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_UE_FIR: PowerBus UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_SUE_FIR: PowerBus SUE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_LCO_ARRAY_ECC_CE_FIR: Inbound LCO_ARRAY CE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_LCO_ARRAY_ECC_UE_FIR: Inbound LCO_ARRAY UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_LCO_ARRAY_ECC_SUE_FIR: Inbound LCO_ARRAY SUE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_ARRAY_ECC_CE_FIR: Inbound array CE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_ARRAY_ECC_UE_FIR: Inbound array UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INT_STATE_ERR_FIR: internal state error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_LOAD_LINK_ERR_FIR: ACK_DEAD cresp received by read command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_STORE_LINK_ERR_FIR: ACK_DEAD cresp received by write command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_LINK_ABORT_FIR: Link check aborted while waiting on data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C03"</A>0000000002010C03 (SCOM)<BR>
<A NAME="0000000002010C04"</A>0000000002010C04 (SCOM1)<BR>
<A NAME="0000000002010C05"</A>0000000002010C05 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_MASK:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C06"</A>0000000002010C06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Action0 Register <BR>Action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_ACTION0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C07"</A>0000000002010C07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Action1 Register <BR>Action select for corresponding bit in FIR <BR> (Action1,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_ACTION1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C08"</A>0000000002010C08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR WOF Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Debug Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C10"</A>0000000002010C10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_DEBUG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MODE_REG_DOUT_0_INST.LATC.L2(11:18) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_TRACE_CNTL: 0 - 0= trace cq shim i/f; 1= trace queues 1:2 - reserved 3 - trace a fixed queue number when tracing queues 4:7 - queue number when tracing a fixed queue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PowerBus Error Injection Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C11"</A>0000000002010C11 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_ECC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MODE_REG_DOUT_0_INST.LATC.L2(2:10) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ECC_INJECT_MODE: ecc_inject_mode determines the number of times to inject the ecc error. <BR><BR>Dial enums:<BR>NXCQ_INJECT_ECC_ONCE=>0b10<BR>NXCQ_INJECT_ECC_CONST=>0b01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ECC_INJECT_TYPE: ecc_inject_type determines the type of ecc error injected. <BR><BR>Dial enums:<BR>NXCQ_INJECT_ECC_CE=>0b01<BR>NXCQ_INJECT_ECC_UE=>0b10<BR>NXCQ_INJECT_ECC_SUE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_PBCQ_INJECT_ENABLE: enable ecc inject on pbcq arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_PBCQ_ARRAY: which pbcq array to force the error into. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus MODE Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C15"</A>0000000002010C15 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_PB_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_CFG_DOUT_0_INST.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_LN: For DMA write machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_GROUP: For DMA write machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_VG_NOT_SYS: For DMA write machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_NN_RN: For DMA write machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_LN: For DMA read machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_GROUP: For DMA read machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_VG_NOT_SYS: For DMA read machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_NN_RN: For DMA read machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAU_PEC_CONFIG: Configuration for xlate client: 0 PAU1 connected 1 PEC connected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_FREEZE_MODES: Data arbitration priority percentage: 00 behaviour unchanged 01 pass data/ecc as is 10 freeze data pattern with good ecc 11 illegal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDR_BAR_MODE: Specifies the address mapping mode in use for the system. 0 Small system address map. Reduces the number of group id bits to 2 and eliminates the chip id bits. All chips have an id of 0. Nn scope is not available in this mode. 1 Large system address map. Uses a 4 bits for the group id and 3 bits for the chip id.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKIP_G: Scope mode control set by firmware when the topology is chip=group. Note that this CS does not disable the use of group scope. It modifies the progression of scope when the command starts at nodal scope. 0 The progression from nodal to group scope is followed when the combined response indicates rty_inc or sfStat (as applicable to the command) is set. 1 When the scope of the command is nodal and the command is in the Read, RWITM, or is an Atomic RMW and Fetch command (found in the Ack_BK group), and the combined response is rty_inc or the sfStat is set in the data, the command scope progression skips group and goes to Vg scope.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_HANG_SM_ON_ARE: this is the control to enable or disable hanging the master FSM on a combined response of addr_error. When asserted (set to 1), a master getting an addr_error combined response will hang; this is used as a debug aid and should be disabled (set to 0) when shipped to the customer.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_HANG_SM_ON_LINK_FAIL: this is the control to enable or disable hanging the master FSM on a combined response of ack_*dead. When asserted (set to 1), a master getting an ack_*dead combined response will hang; this is used as a debug aid and should be disabled (set to 0) when shipped to the customer.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PUMP_MODE: NX uses this control only for unit random backoff 0 chip_is_node. Ln scope is constrained to the master's chip Group scope is constrained to all chips specified by the topology as part of the group (coherent logical X link connections). 1 chip_is_group. Both Ln and G scope are constrained to the master's chip. In this mode is recommended that skip_g be set for best performance.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_VG_RESET_TIMER_MASK: Mask for timer to reset read Vg scope predictor FF 64K cycles FE 32K cycles FC 16K cycles F8 8K cycles 80 512 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_VG_RESET_TIMER_MASK: Mask for timer to reset write Vg scope predictor FF 64K cycles FE 32K cycles FC 16K cycles F8 8K cycles 80 512 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDR_EXT_MASK: addr_ext_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus MODE Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C16"</A>0000000002010C16 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_LCO_CONFIG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_LCOCFG_DOUT_0_INST.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LCO_TARG_CONFIG: bit vector where there is one bit per valid LCO target</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LCO_TARG_MIN: minimum number of eligible LCO targets</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LCO_CRED_MASK: 111 - increment LCO credit count for 1 out of every 8 read commands sent 011 - increment LCO credit count for 1 out of every 4 read commands sent 001 - increment LCO credit count for 1 out of every 2 read commands sent 000 - increment LCO credit count for 1 out of every 1 read commands sent</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX CQ Scale value for epsilon counter</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C1D"</A>0000000002010C1D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MM_EPSILON_COUNTER_VALUE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MODE_REG_DOUT_0_INST.LATC.L2(28:60) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_EPSILON_TIER_1_CNT_VAL: Reload value for write epsilon tier 1 counter. Counter decrements at nest_clk / Write Epsilon Tier 1 Divider rate. Tier 1 corresponds to Group pump.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_EPSILON_TIER_1_DIV_VAL: Reload value for write epsilon tier 1 divider. If this field = 0 nest_clk is divided by 16, otherwise it is divided by 1 - 15.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_EPSILON_TIER_2_CNT_VAL: Reload value for write epsilon tier 2 counter. Counter decrements at nest_clk / Write Epsilon Tier 2 Divider rate. Tier 2 corresponds to System pump.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_EPSILON_TIER_2_DIV_VAL: Reload value for write epsilon tier 2 divided. If this field = 0 nest_clk is divided by 16; otherwise it is divded by 1 - 15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EPSILON_DISABLE: disable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus parity Error Report Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C22"</A>0000000002010C22 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.FRUN_REG_DOUT_0_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>nx_pbi_err_rpt_0_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PBI_WRITE_IDLE: All PBI write engines are idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Snapshot of Debug Bus bits 0 to 63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C24"</A>0000000002010C24 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NX_DEBUG_SNAPSHOT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXDBGS.DEBUG_BUS_DOUT_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DEBUG_SNAPSHOT_B0_63: NX Snapshot of Debug Bus bits 0 to 63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Snapshot of Debug Bus bits 64 to 87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C25"</A>0000000002010C25 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NX_DEBUG_SNAPSHOT_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.CAPTURED_DEBUG_BUS_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DEBUG_SNAPSHOT_B64_87: NX Snapshot of Debug Bus bits 64 to 87</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C26"</A>0000000002010C26 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PMU_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.PMU_CONTROL_DOUT_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT0_ENABLE: When = 1 this bit enables NX PMU Counter0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT1_ENABLE: When = 1 this bit enables NX PMU Counter1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT2_ENABLE: When = 1 this bit enables NX PMU Counter2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT3_ENABLE: When = 1 this bit enables NX PMU Counter3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_PRESCALER_SEL: Determines which, if any, prescaler counter to apply to all 16bit PMU counters. <BR>Dial enums:<BR>16B_PRESCALAR=>0b000<BR>8B_PRESCALAR=>0b001<BR>20B_PRESCALAR=>0b100<BR>NO_PRESCALAR=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT0_POSEDGE_SEL: If this bit is 1, the PMU will only count the event rising edge. If this bit is 0, the PMU will count every cycle the event is asserted (high).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT1_POSEDGE_SEL: If this bit is 1, the PMU will only count the event rising edge. If this bit is 0, the PMU will count every cycle the event is asserted (high).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT2_POSEDGE_SEL: If this bit is 1, the PMU will only count the event rising edge. If this bit is 0, the PMU will count every cycle the event is asserted (high).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT3_POSEDGE_SEL: If this bit is 1, the PMU will only count the event rising edge. If this bit is 0, the PMU will count every cycle the event is asserted (high).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_RESET: Indicates how counter should reset. 0 = free running 1 = reset on SCOM read</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT0_EVENT_SEL: Indication of which of the 4 event pairs (8 total events) to count in counter0. <BR>Dial enums:<BR>CNTR0_EVENT0_EVENT1=>0b00<BR>CNTR0_EVENT2_EVENT3=>0b01<BR>CNTR0_EVENT4_EVENT5=>0b10<BR>CNTR0_EVENT6_EVENT7=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT0_BIT_PAIR_SEL: Indicates how the event pairs should be combined to increment this PMU counter. <BR>Dial enums:<BR>CNTR0_ONLY_BIT0=>0b00<BR>CNTR0_ONLY_BIT1=>0b01<BR>CNTR0_BIT0_AND_BIT1=>0b10<BR>CNTR0_BIT0_PLUS_BIT1=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT1_EVENT_SEL: Indication of which of the 4 event pairs (8 total events) to count in counter0. <BR>Dial enums:<BR>CNT1_EVENT0_EVENT1=>0b00<BR>CNT1_EVENT2_EVENT3=>0b01<BR>CNT1_EVENT4_EVENT5=>0b10<BR>CNT1_EVENT6_EVENT7=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT1_BIT_PAIR_SEL: Indicates how the event pairs should be combined to increment this PMU counter. <BR>Dial enums:<BR>CNT1_ONLY_BIT0=>0b00<BR>CNT1_ONLY_BIT1=>0b01<BR>CNT1_BIT0_AND_BIT1=>0b10<BR>CNT1_BIT0_PLUS_BIT1=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT2_EVENT_SEL: Indication of which of the 4 event pairs (8 total events) to count in counter0. <BR>Dial enums:<BR>CNT2_EVENT0_EVENT1=>0b00<BR>CNT2_EVENT2_EVENT3=>0b01<BR>CNT2_EVENT4_EVENT5=>0b10<BR>CNT2_EVENT6_EVENT7=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT2_BIT_PAIR_SEL: Indicates how the event pairs should be combined to increment this PMU counter. <BR>Dial enums:<BR>CNT2_ONLY_BIT0=>0b00<BR>CNT2_ONLY_BIT1=>0b01<BR>CNT2_BIT0_AND_BIT1=>0b10<BR>CNT2_BIT0_PLUS_BIT1=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT3_EVENT_SEL: Indication of which of the 4 event pairs (8 total events) to count in counter0. <BR>Dial enums:<BR>CNT3_EVENT0_EVENT1=>0b00<BR>CNT3_EVENT2_EVENT3=>0b01<BR>CNT3_EVENT4_EVENT5=>0b10<BR>CNT3_EVENT6_EVENT7=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_CNT3_BIT_PAIR_SEL: Indicates how the event pairs should be combined to increment this PMU counter. <BR>Dial enums:<BR>CNT3_ONLY_BIT0=>0b00<BR>CNT3_ONLY_BIT1=>0b01<BR>CNT3_BIT0_AND_BIT1=>0b10<BR>CNT3_BIT0_PLUS_BIT1=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_PORT_SEL: Chooses final pmu events to feed to the counters. <BR>Dial enums:<BR>APC=>0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small><BR>Dial enums:<BR>APC=>0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000 <BR>Dial enums:<BR>APC=>0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU Counter Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C27"</A>0000000002010C27 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PMU_COUNTER_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.PMU_COUNTER_0_DOUT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.PMU_COUNTER_1_DOUT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.PMU_COUNTER_2_DOUT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.PMU_COUNTER_3_DOUT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_COUNTER_0: NX PMU Counter 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_COUNTER_1: NX PMU Counter 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_COUNTER_2: NX PMU Counter 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU_COUNTER_3: NX PMU Counter 3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Miscellaneous Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C28"</A>0000000002010C28 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_MISC_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CNTL_REG_DOUT_2_INST.LATC.L2(4:15) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_POLL_SCALE: How many hang polls that need to be detected to indicate a hang poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_DATA_SCALE: How many data polls that need to be detected to indicate a data poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_SHM_SCALE: How many data polls that need to be detected to indicate a shm poll to the logic. A shim poll is created by the CQ logic to detect hangs of SMs while waiting on exchanges with the shim logic.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 0:7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C2C"</A>0000000002010C2C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL0_DOUT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOP_ID_XLAT_TBL0: Entries 0:7 of the topology ID translation table</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 8:15</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C2D"</A>0000000002010C2D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL1_DOUT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOP_ID_XLAT_TBL1: Entries 8:15 of the topology ID translation table</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 16:23</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C2E"</A>0000000002010C2E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL2_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL2_DOUT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOP_ID_XLAT_TBL2: Entries 16:23 of the topology ID translation table</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 24:31</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C2F"</A>0000000002010C2F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL3_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL3_DOUT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOP_ID_XLAT_TBL3: Entries 24:31 of the topology ID translation table</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU FIR1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C40"</A>0000000002010C40 (SCOM)<BR>
<A NAME="0000000002010C41"</A>0000000002010C41 (SCOM1)<BR>
<A NAME="0000000002010C42"</A>0000000002010C42 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FIR1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NMMU FIR1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.SCOM1.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_XLAT_ARY_ECC_CE_DET: Fabric DIn xlat array CE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_XLAT_ARY_ECC_UE_DET: Fabric DIn xlat array UE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_XLAT_ARY_ECC_SUE_DET: Fabric DIn xlat array SUE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_CQRD_ARY_ECC_CE_DET: Fabric mst rd array CE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_CQRD_ARY_ECC_UE_DET: Fabric mst rd array UE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_CQRD_ARY_ECC_SUE_DET: Fabric mst rd array SUE error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_XLAT_PROT_ERR_DET: Fabric xlat protocol error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_XLAT_TIMEOUT_DET: Fabric xlat op timeout detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_SLB_DIR_PERR_DET: SLB directory parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_SLB_CAC_PERR_DET: SLB cache parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_SLB_LRU_PERR_DET: SLB lru parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_SLB_MULTIHIT_DET: SLB multi-hit error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TLB_DIR_PERR_DET: TLB directory parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TLB_CAC_PERR_DET: TLB cache parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TLB_LRU_PERR_DET: TLB lru parity error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TLB_MULTIHIT_DET: TLB multi-hit error detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_SEG_FAULT_DET: Segment fault detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PG_FAULT_NOPTE_DET: Page fault detected due to no matching pte.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PG_FAULT_BPCHK_DET: Page fault detected due to basic prot chk fail.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PG_FAULT_VPCHK_DET: Page fault detected due to virt prot chk fail.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PG_FAULT_SEID_DET: Page fault detected due to seid mismatch .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_ADD_ERR_CR_RD_DET: Address error cresp detected by twsm for read .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PTE_UPD_FAIL_DET: PTE update fail due to armwf mismatch.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_ADD_ERR_CR_WR_DET: Address error cresp detected by twsm for write.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_RDX_CFG_GUEST_DET: Unsupported radix cfg for guest-side .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_RDX_CFG_HOST_DET: Unsupported radix cfg for host-side .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_INVALID_WIMG_DET: Invalid wimg setting detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_INV_RDX_QUAD_DET: Invalid radix quad access detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_FOREIGN_ADDR_DET: Unexpected access to foreign address space .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_PREFETCH_ABT_DET: Prefetch abort/fail detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_CXT_CAC_PERR_DET: Context cache array parity error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_RDX_PWC_PERR_DET: Radix pwc array parity error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_SM_CTL_ERR_DET: Tablewalk sm control error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CO_SM_CTL_ERR_DET: Castout sm control error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CI_SM_CTL_ERR_DET: Check-in sm control error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_INV_SM_CTL_ERR_DET: Invalidate sm control error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_TW_TIMEOUT_ERR_DET: Tablewalk sm timeout error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CO_TIMEOUT_ERR_DET: Castout sm timeout error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CI_TIMEOUT_ERR_DET: Check-in sm timeout error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_INV_TIMEOUT_ERR_DET: Invalidate sm timeout error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_NX0_LXSTOP_ERR_DET: NX local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CP0_LXSTOP_ERR_DET: CP0 local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_CP1_LXSTOP_ERR_DET: CP1 local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_NPU_LXSTOP_ERR_DET: NPU local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_FBC_LXSTOP_ERR_DET: FBC local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_SPARE: FBC local checkstop error detected .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU FIR1 Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C43"</A>0000000002010C43 (SCOM)<BR>
<A NAME="0000000002010C44"</A>0000000002010C44 (SCOM1)<BR>
<A NAME="0000000002010C45"</A>0000000002010C45 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FIR1_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NMMU FIR1  Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.SCOM1.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_MASK:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU FIR1 Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C46"</A>0000000002010C46 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FIR1_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NMMU FIR1  Action0 Register <BR>Action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.SCOM1.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_ACTION0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU FIR1 Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C47"</A>0000000002010C47 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FIR1_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NMMU FIR1  Action1 Register <BR>Action select for corresponding bit in FIR <BR> (Action1,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.SCOM1.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FIR1_ACTION1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU FIR1 WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C48"</A>0000000002010C48 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_FIR1_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NMMU FIR1  WOF Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.SCOM1.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Hypervisor Real Mode Offset Register (HRMOR), as follows... 0 - Overall ACM enable for NMMU 1:7 - Reserved 8:51 - HRMOR(8:51) - offset applied for hypervisor real mode when EA(0)=0, S=0 52:63 - Reserved</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4A"</A>0000000002010C4A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_XLAT_CTL_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_HRMOR_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_XLAT_CTL_HRMOR: Details the HRMOR register for hypervisor RA mode when DR=0,HV=1,EA(0)=0. Only bits 8:51 valid</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Partition Table Control Register (PTCR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4B"</A>0000000002010C4B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_XLAT_CTL_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_PTCR_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_XLAT_CTL_PTCR: Details the Partition Table Control Register set up by the hypervisor. 0 - valid, 1:52 - PPTB (table base addr), 59:63 - PPTS (table size).</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Ultravisor Real Mode Offset Register (URMOR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4C"</A>0000000002010C4C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_XLAT_CTL_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_URMOR_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_XLAT_CTL_URMOR: Details the URMOR register for ultravisor RA mode when DR=0,HV=1,EA(0)=0,S=1, plus SMF enables, as follows... 0 - Overall SMF enable for NMMU 1:2 - SMF property select 0b00 - SMF checking disabled 0b01 - SMF checking enabled , SM=RA(19) for large system cfgs w/ 4-sockets x 16 0b10 - SMF checking enabled , SM=RA(15) for large system cfgs w/o 4-sockets x 16 0b11 - SMF checking enabled , SM=RA(17) for small system cfgs 3:7 - Reserved 8:51 - URMOR(8:51) - offset applied for ultravisor real mode when EA(0)=0, S=1 52:63 - Reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU PMU0 Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4D"</A>0000000002010C4D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_PMU0_CTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.PMU0_CFG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_PMU0_CTL: Details the NMMU PMU0 Control Register... 0:3 - event_sel0 4:7 - event_sel1 8:11- event_sel2 12:15- event_sel3 16 - enable 17 - reset 18 - dis_glob_scom 19 - freeze 20 - freeze_on_overflow 21:22 - cnt0_pair_op 23:24 - cnt1_pair_op 25:26 - cnt2_pair_op 27:28 - cnt3_pair_op 29:31 - cfg_cascade 32:33 - prescaler_sel0 34:35 - prescaler_sel1 36:37 - prescaler_sel2 38:39 - prescaler_sel3 40:63 - reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU PMU1 Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4E"</A>0000000002010C4E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_PMU1_CTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.PMU1_CFG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_PMU1_CTL: Details the NMMU PMU1 Control Register... 0:3 - event_sel0 4:7 - event_sel1 8:11- event_sel2 12:15- event_sel3 16 - enable 17 - reset 18 - dis_glob_scom 19 - freeze 20 - freeze_on_overflow 21:22 - cnt0_pair_op 23:24 - cnt1_pair_op 25:26 - cnt2_pair_op 27:28 - cnt3_pair_op 29:31 - cfg_cascade 32:33 - prescaler_sel0 34:35 - prescaler_sel1 36:37 - prescaler_sel2 38:39 - prescaler_sel3 40:63 - reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU PMU0 Counter Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C4F"</A>0000000002010C4F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_PMU0_CNT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.PMU0_CNT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_PMU0_CNT: Details the NMMU PMU0 Counter Register... 0:15 - count0 16:31 - count1 32:47 - count2 48:63 - count3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU PMU1 Counter Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C50"</A>0000000002010C50 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_PMU1_CNT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.PMU1_CNT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_PMU1_CNT: Details the NMMU PMU1 Counter Register... 0:15 - count0 16:31 - count1 32:47 - count2 48:63 - count3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Snp Inv Filter Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C51"</A>0000000002010C51 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_FLT_STAT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.FLT_SCOMSTAT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_FLT_STAT: Details the NMMU Snp Inv Filter Status Register... snp inv flt status( 0)=lpid overflow det snp inv flt status( 1)=pid overflow det snp inv flt status( 2)=multiple pid overflows det snp inv flt status( 3)=spare snp inv flt status( 4:15)=lpid corresponding to pid overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU State Machine Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C52"</A>0000000002010C52 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_CTL_SM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_NMMU_CTL_SM_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SM_TWSM_DIS: Per sm disables for tablewalk state machines. At least one must always be enabled w/i NMMU.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SM_CKINSM_DIS: Per sm disables for check-in state machines. At least one must always be enabled w/i NMMU.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SM_INV_SINGLE_THREAD_EN: Enables single-thread mode for snoop invalidates within fbc macro.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_CXT_CAC_DIS: Disables twsm from allocating into the Context cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_22_23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SM_ISS487_EN: Enables fix for iss487 where NX traffic runs as ST under DMT mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SM_ISS526_EN: Enables fix for iss526 where snp inv ops run as ST under DMT mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_27_29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_DYN_ST_FREQ_MULT: For dynamic single-thread mode, defines the interval over which slowdown pulses will be counted: 0b00000 - triggers freq period of 1k cycles 0b00001 - triggers freq period of 2k cycles 0b00010 - triggers freq period of 3k cycles 0b00100 - triggers freq period of 4k cycles 0b00111 - triggers freq period of 8k cycles 0b01111 - triggers freq period of 16k cycles 0b11111 - triggers freq period of 32k cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_MPSS_DIS: Disable TW from finding MPSS (HPT) PTE hits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_NCU_SNP_TLBIE_CNT_THRESH: Defines ncscoms_cfg_tlbie_cnt_thresh in nmmu ncu snooper for tlbie throttling mechanism.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_ATT_HPT_SAO_FOLD_DIS: Disables twsm from allowing SAO WIMG encoding for HPT to fold into normal mem category.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_ATT_RDX_SAO_FOLD_DIS: Disables twsm from allowing SAO WIMG encoding for Rdx to fold into normal mem category.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_ATT_RDX_NIO_FOLD_DIS: Disables twsm from allowing non-idempotent i/o encoding for Rdx to fold into cache-inh mem category.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_ATT_RDX_TIO_FOLD_DIS: Disables twsm from allowing tolerant i/o encoding for Rdx to fold into cache-inh mem category.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_LCO_RDX_EN: Enables twsm to attempt lateral castouts for all Radix guest and host pte cachelines for performance.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_LCO_ABRT_IF_UPRC: LCO Function: 0b1 --> Abort LCO if PTE-Update is required</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_LCO_ABRT_IF_PF: LCO Function: 0b1 --> Abort LCO if Prefetch active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_47</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_48</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_49</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_50</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_LCO_RDX_PDE_EN: Enables twsm to attempt lateral castouts for Radix pde cachelines.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_RDX_PWC_DIS: Disables twsm from allocating into Radix page-walk cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_RDX_INT_PWC_DIS: Disables twsm from allocating intermediate xlatns into Radix page-walk cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_RDX_INT_TLB_DIS: Disables twsm from allocating intermediate xlatns into TLB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_RDX_PWC_SPLIT_EN: Drives twsm to split Radix page-walk cache in half for guest and half for host entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_RDX_PWC_VA_HASH: Radix page-walk cache CGC hash only uses VA bits, Lpid,Pid treated as zeros</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_NCU_SNP_TLBIE_OVERLAP_EN: Enables NCU snoopers to expect overlapping of tlbi_op2 with tlbi_set for P10.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TW_PTE_UPD_INTR_EN: Force Atomic PTE Update exception whenever a PTE Update is required.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_NCU_SNP_TLBIE_PACING_CNT_EN: Defines ncscoms_cfg_tlbie_pacing_cnt_en in nmmu ncu snooper for tlbie throttling mechanism.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_DYN_ST_FREQ_MULT: For dynamic single-thread mode, defines the interval over which slowdown pulses will be counted: 0b00000 - triggers freq period of 1k cycles 0b00001 - triggers freq period of 2k cycles 0b00010 - triggers freq period of 3k cycles 0b00100 - triggers freq period of 4k cycles 0b00111 - triggers freq period of 8k cycles 0b01111 - triggers freq period of 16k cycles 0b11111 - triggers freq period of 32k cycles</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Miscellaneous Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C53"</A>0000000002010C53 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_CTL_MISC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_NMMU_CTL_MISC_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_BKINV_INTERLOCK_DIS: Disables ctl sm interlock on lower-barrier phase of a back-invalidate sequence.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_DYN_ST_MODE_EN: Enables dynamic single-thread mode under multi-thread operation (i.e. single-thread mode disabled).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_DYN_ST_MODE_HANGP_EN: Enables dynamic single-thread mode with every unit hang pulse under multi-thread operation.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_DYN_ST_MODE_THRESHOLD: Defines threshold of slowdown cond det pulses before engaging dynamic single-thread mode... 0b00000000 - triggers dyn st mode sequence w/ every slowdown cond det pulse during freq period/interval 0b00000001 - triggers dyn st mode sequence w/ every other slowdown cond det pulse during freq period/interval 0b00000010 - triggers dyn st mode sequence w/ every 1/3 slowdown cond det pulse during freq period/interval 0b00000011 - triggers dyn st mode sequence w/ every 1/4 slowdown cond det pulse during freq period/interval 0b00000111 - triggers dyn st mode sequence w/ every 1/8 slowdown cond det pulse during freq period/interval 0b00001111 - triggers dyn st mode sequence w/ every 1/16 slowdown cond det pulse during freq period/interval 0b00011111 - triggers dyn st mode sequence w/ every 1/32 slowdown cond det pulse during freq period/interval 0b00111111 - triggers dyn st mode sequence w/ every 1/64 slowdown cond det pulse during freq period/interval 0b01111111 - triggers dyn st mode sequence w/ every 1/128 slowdown cond det pulse during freq period/interval 0b11111111 - triggers dyn st mode sequence w/ every 1/256 slowdown cond det pulse during freq period/interval</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_CTL_LFSR_DIS: Disables ctl lbs lfsr.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_LFSR_DIS: Disables fbc lbs lfsr.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_INV_AMORT_DIS: Disables fbc bkinvsm from amortizing multiple inv ops under a single barrier to inclusive agent.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_10_11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_DIN_ECC_CHK_DIS: Disables fbc din mstr rd array ecc checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_XLAT_ECC_CHK_DIS: Disables fbc din xlat array ecc checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_XLAT_PROT_ERR_CHK_DIS: Disables fbc xlat protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_XLAT_TIMEOUT_CHK_DIS: Disables fbc xlat timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_CO_PROT_ERR_CHK_DIS: Disables castout sm protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_CO_TIMEOUT_CHK_DIS: Disables castout sm timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_CKIN_PROT_ERR_CHK_DIS: Disables checkin sm protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_CKIN_TIMEOUT_CHK_DIS: Disables checkin sm timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_INV_PROT_ERR_CHK_DIS: Disables inv sm protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_INV_TIMEOUT_CHK_DIS: Disables inv sm timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_TW_PROT_ERR_CHK_DIS: Disables twalk sm protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_TW_TIMEOUT_CHK_DIS: Disables twalk sm timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_SNP_PROT_ERR_CHK_DIS: Disables fbc snp protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_SNP_TIMEOUT_CHK_DIS: Disables fbc snp timeout error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_FBC_CMD_PROT_ERR_CHK_DIS: Disables fbc cmd protocol error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_DYN_ST_MODE_THRESHOLD: Defines threshold of slowdown cond det pulses before engaging dynamic single-thread mode... 0b00000000 - triggers dyn st mode sequence w/ every slowdown cond det pulse during freq period/interval 0b00000001 - triggers dyn st mode sequence w/ every other slowdown cond det pulse during freq period/interval 0b00000010 - triggers dyn st mode sequence w/ every 1/3 slowdown cond det pulse during freq period/interval 0b00000011 - triggers dyn st mode sequence w/ every 1/4 slowdown cond det pulse during freq period/interval 0b00000111 - triggers dyn st mode sequence w/ every 1/8 slowdown cond det pulse during freq period/interval 0b00001111 - triggers dyn st mode sequence w/ every 1/16 slowdown cond det pulse during freq period/interval 0b00011111 - triggers dyn st mode sequence w/ every 1/32 slowdown cond det pulse during freq period/interval 0b00111111 - triggers dyn st mode sequence w/ every 1/64 slowdown cond det pulse during freq period/interval 0b01111111 - triggers dyn st mode sequence w/ every 1/128 slowdown cond det pulse during freq period/interval 0b11111111 - triggers dyn st mode sequence w/ every 1/256 slowdown cond det pulse during freq period/interval</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_HANG_PLS_MULT: Defines base hang pulse multipler in forming unit hang pulse timer. Base pulse is every 1k cycles.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_NCU_SNP_TLBIE_INC_RATE: Defines ncscoms_cfg_tlbie_inc_rate in nmmu ncu snooper for tlbie throttling mechanism.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_MISC_NCU_SNP_TLBIE_DEC_RATE: Defines ncscoms_cfg_tlbie_dec_rate in nmmu ncu snooper for tlbie throttling mechanism.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU SLB Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C54"</A>0000000002010C54 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_CTL_SLB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_NMMU_CTL_SLB_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_MBR_DIS: Per member disables for slb dir/cache per cgc. Coarse-granularity for disables, as follows... - no cfg disables set for any mbr = ways 00-15 enabled - cfg disables for any mbr 00-03 = ways 00-15 enabled - cfg disables for any mbr 04-07 = ways 04-15 disabled - cfg disables for any mbr 08-11 = ways 08-15 disabled - cfg disables for any mbr 12-15 = ways 12-15 disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_SNGL_THD_EN: Enables single-thread mode for xlat ops through slb pipe.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_CAC_ALLOC_DIS: Disables all SLB cache allocations. Instead, forces tablewalk always. -- RESERVED BIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_DMAP_MODE_EN: Enables SLB direct-mapped mode. Not used in p9 dd1.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ALT_SEGSZ_DIS: Disables use of alternate segment size within SLB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_DIR_PERR_CHK_DIS: Disables slb directory parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_CAC_PERR_CHK_DIS: Disables slb cache parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_LRU_PERR_CHK_DIS: Disables slb lru parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_MULTIHIT_CHK_DIS: Disables slb multi-hit error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS505_FIX_DIS: Disable fix for issue505 override of tw_dir_wr status for lock release xltype</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS510_FIX_DIS: Disable fix for issue510 tags active SLS override of lock_snp_val</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS511_FIX_DIS: Disable fix for issue511 abort op holdoff of chkout slow_retry generator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS544_FIX_DIS: Disable fix for issue544 for tag compare of error promote op with current single-thd op.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS554_FIX_DIS: Disable fix for issue554 for holding off tlbie cmds until subsequent st wdw grants token to tlbie cmd.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS560_FIX_DIS: Disable fix for issue560 for holding off use of tm_st_wdw_rising_edge_pls_d in slb_tm_st_wdw_start_holdoff.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_DD2_ISS584_FIX_DIS: Disable fix for issue584 to remove impact of hv or virtual real mode xlats upon multi-hit detection.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_DBG_BUS0_STG0_SEL: NMMU SLB macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_DBG_BUS1_STG0_SEL: NMMU SLB macro bus1 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_40_51</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_ISS542_FIX_DIS: Disables slb fix for iss542 where inuse bits are allowed to impact lru state calculation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_53_56</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_TWSM_11_1_MODE_ENA: Enable for 11/1 tlb/slb twsm mode for radix-only (vs. 8/4 normal mode which accomodates hpt).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_SNGL_SHOT_ENA: Enable for slb single-shot arbiter mode (only one op in pipe at a time).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_SLB_FBC_SNGL_SHOT_HOLDOFF_ENA: Enable for slb single-shot arbiter mode to impact the slb fbc requests.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU TLB Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C55"</A>0000000002010C55 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_CFG_NMMU_CTL_TLB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.CFG_NMMU_CTL_TLB_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_MBR_DIS: Per member disables for tlb dir/cache per cgc. Coarse-granularity for disables, as follows... - no cfg disables set for any mbr = ways 00-15 enabled - cfg disables for any mbr 00-03 = ways 00-15 enabled - cfg disables for any mbr 04-07 = ways 04-15 disabled - cfg disables for any mbr 08-11 = ways 08-15 disabled - cfg disables for any mbr 12-15 = ways 12-15 disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_SNGL_THD_EN: Enables single-thread mode for xlat ops through tlb pipe.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_CAC_ALLOC_DIS: Disables all TLB cache allocations. Instead, forces tablewalk always. -- RESERVED BIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_DMAP_MODE_EN: Enables TLB direct-mapped mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_MPSS_DIS: Disables mpss mode within TLB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_HASH_LPID_DIS: Disables lpid influence within tlb hash</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_HASH_PID_DIS: Disables pid influence within tlb hash</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_DIR_PERR_CHK_DIS: Disables tlb directory parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_CAC_PERR_CHK_DIS: Disables tlb cache parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_LRU_PERR_CHK_DIS: Disables tlb lru parity error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_MULTIHIT_CHK_DIS: Disables tlb multi-hit error checks.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_EA_RANGE_CHK_DIS: Disables tlb ea(2:11) range check for exerciser purposes.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS426_FIX_DIS: Disables fix for iss426 for twsm handoff of mpss cgc, instead of base cgc, for nearhit.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS486_FIX_DIS: Disable fix for issue486 generating a stat=x6 for sec resv behind another sec resv/lock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS505_FIX_DIS: Disable fix for issue505 override of tw_dir_wr status for lock release xltype</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS510_FIX_DIS: Disable fix for issue510 TA-SLS and virt_real terms into car0 host_replay calc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS512_FIX_DIS: Disable fix for issue512 slb recyc release all locks sending promote with ST arbiter error flag</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_DBG_BUS0_STG0_SEL: NMMU TLB macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_DBG_BUS1_STG0_SEL: NMMU TLB macro bus1 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS534_FIX_DIS: Disable fix for issue534 for fast retry of an op immediately following a recycle w/ exception.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS537_FIX_DIS: Disable fix for issue537 of sending Radix demote op from TLB to SLB to clear local inUse latches.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS540_FIX_DIS: Disable fix for issue540 for DD2 only.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS543_FIX_DIS: Disables tlb fix for iss543 to override xltype dependency on the flush op behind int dir rd.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_GUEST_PREF_PGSZ: Defines preferred Radix guest page size when mpss is disabled within the TLB pipe.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_HOST_PREF_PGSZ: Defines preferred Radix host page size when mpss is disabled within the TLB pipe.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS542_FIX_DIS: Disables tlb fix for iss542 where inuse bits are allowed to impact lru state calculation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS543B_FIX_EN: Enables tlb fix for iss543 part b to broaden fast-retry for any adjacent op to a flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS567_FIX_DIS: Disables tlb fix for iss567 where guest side inuse scrub is aborted for case with large guest pg mapped to multi host pgs.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_ISS586_FIX_DIS: Disables tlb fix for iss586 where prs bit is ignored in tlbie is=2 and is=3 compares, in conjunction w/ filter mechanism.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_MPSS_PREF_PGSZ_ENA: Enable for mpss checks with preferred pgsz from bits 44:51 (requires bit 19 = 0 = mpss enabled).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_TWSM_11_1_MODE_ENA: Enable for 11/1 tlb/slb twsm mode for radix-only (vs. 8/4 normal mode which accomodates hpt).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_SNGL_SHOT_ENA: Enable for tlb single-shot arbiter mode (only one op in pipe at a time).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_CFG_NMMU_CTL_TLB_SLB_SNGL_SHOT_HOLDOFF_ENA: Enable for tlb single-shot arbiter mode to impact the slb pipe holdoff (fast retry in slb).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Error Log Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C57"</A>0000000002010C57 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_ERR_LOG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.ERRLOG_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_0_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SNP_FLT_EN: Starting in p10, enables error inject within snp filter .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SNP_FLT_SNGL_SHOT_EN: Starting in p10, enables error inject within snp filter on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SNP_FLT_OVERLAP_EN: Starting in p10, allows error injects to cascade within snp filter .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SNP_FLT_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_08_63<BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Error Inject Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C58"</A>0000000002010C58 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_ERR_INJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.ERRINJ_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_0_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_DIR_EN: Starting in p10, enables error inject within tlb directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_DIR_SNGL_SHOT_EN: Starting in p10, enables error inject within tlb directory on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_DIR_OVERLAP_EN: Starting in p10, allows error injects to cascade within tlb directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_DIR_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_CAC_EN: Starting in p10, enables error inject within tlb cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_CAC_SNGL_SHOT_EN: Starting in p10, enables error inject within tlb cache on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_CAC_OVERLAP_EN: Starting in p10, allows error injects to cascade within tlb cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_CAC_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_LRU_EN: Starting in p10, enables error inject within tlb lru .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_LRU_SNGL_SHOT_EN: Starting in p10, enables error inject within tlb lru on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_LRU_OVERLAP_EN: Starting in p10, allows error injects to cascade within tlb lru .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_TLB_LRU_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_DIR_EN: Starting in p10, enables error inject within pwc directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_DIR_SNGL_SHOT_EN: Starting in p10, enables error inject within pwc directory on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_DIR_OVERLAP_EN: Starting in p10, allows error injects to cascade within pwc directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_DIR_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_CAC_EN: Starting in p10, enables error inject within pwc cache .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_CAC_SNGL_SHOT_EN: Starting in p10, enables error inject within pwc cache on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_CAC_OVERLAP_EN: Starting in p10, allows error injects to cascade within pwc cache .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_PWC_CAC_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_32_33<BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_DIR_EN: Starting in p10, enables error inject within SLB directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_DIR_SNGL_SHOT_EN: Starting in p10, enables error inject within SLB directory on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_DIR_OVERLAP_EN: Starting in p10, allows error injects to cascade within SLB directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_DIR_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_CAC_EN: Starting in p10, enables error inject within SLB cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_CAC_SNGL_SHOT_EN: Starting in p10, enables error inject within SLB cache on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_CAC_OVERLAP_EN: Starting in p10, allows error injects to cascade within SLB cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_CAC_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_LRU_EN: Starting in p10, enables error inject within SLB lru .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_LRU_SNGL_SHOT_EN: Starting in p10, enables error inject within SLB lru on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_LRU_OVERLAP_EN: Starting in p10, allows error injects to cascade within SLB lru .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_SLB_LRU_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_DIR_EN: Starting in p10, enables error inject within CXT directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_DIR_SNGL_SHOT_EN: Starting in p10, enables error inject within CXT directory on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_DIR_OVERLAP_EN: Starting in p10, allows error injects to cascade within CXT directory.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_DIR_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_CAC_EN: Starting in p10, enables error inject within CXT cache .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_CAC_SNGL_SHOT_EN: Starting in p10, enables error inject within CXT cache on a single-shot basis.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_CAC_OVERLAP_EN: Starting in p10, allows error injects to cascade within CXT cache .</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_ERR_INJ_CXT_CAC_MULT_SEL: For p10, defines the number of array writes before hw will inject an error. <BR>Dial enums:<BR>INJ_EVERY_256_ARY_WRS=>0b000<BR>INJ_EVERY_002_ARY_WRS=>0b001<BR>INJ_EVERY_004_ARY_WRS=>0b010<BR>INJ_EVERY_008_ARY_WRS=>0b011<BR>INJ_EVERY_016_ARY_WRS=>0b100<BR>INJ_EVERY_032_ARY_WRS=>0b101<BR>INJ_EVERY_064_ARY_WRS=>0b110<BR>INJ_EVERY_128_ARY_WRS=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NMMU Debug Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002010C59"</A>0000000002010C59 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MM0.MM_NMMU_DBG_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MM0.MM_PRV.DBG_MODE_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_EN: Enables NMMU Debug Bus mode latches.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_PRV_BUS0_STG2_SEL: NMMU prv macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_PRV_BUS1_STG2_SEL: NMMU prv macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS0_STG2_SEL: NMMU fbc macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS1_STG2_SEL: NMMU fbc macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS0_STG2_SEL: NMMU msc macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS1_STG2_SEL: NMMU msc macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_SLB_BUS0_STG2_SEL: NMMU SLB macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_SLB_BUS1_STG2_SEL: NMMU SLB macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS0_STG2_SEL: NMMU TW macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS1_STG2_SEL: NMMU TW macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS0_STG2_SEL: NMMU RDX macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS1_STG2_SEL: NMMU RDX macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TLB_BUS0_STG2_SEL: NMMU TLB macro bus0 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TLB_BUS1_STG2_SEL: NMMU TLB macro bus1 stage2 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS0_STG1_SEL: NMMU fbc macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS1_STG1_SEL: NMMU fbc macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS0_STG1_SEL: NMMU msc macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS1_STG1_SEL: NMMU msc macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_SLB_BUS0_STG1_SEL: NMMU SLB macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_SLB_BUS1_STG1_SEL: NMMU SLB macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS0_STG1_SEL: NMMU TW macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS1_STG1_SEL: NMMU TW macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS0_STG1_SEL: NMMU RDX macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS1_STG1_SEL: NMMU RDX macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TLB_BUS0_STG1_SEL: NMMU TLB macro bus0 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TLB_BUS1_STG1_SEL: NMMU TLB macro bus1 stage1 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_27_31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS0_STG0_SEL: NMMU FBC macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_FBC_BUS1_STG0_SEL: NMMU FBC macro bus1 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS0_STG0_SEL: NMMU MSC macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_MSC_BUS1_STG0_SEL: NMMU MSC macro bus1 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS0_STG0_SEL: NMMU TW macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_TW_BUS1_STG0_SEL: NMMU TW macro bus1 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS0_STG0_SEL: NMMU RDX macro bus0 stage0 mux select.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MM_DBG_MODE_RDX_BUS1_STG0_SEL: NMMU RDX macro bus1 stage0 mux select.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CDM Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011040"</A>0000000002011040 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_STATUS<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.STATUSQ.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HMI_ACTIVE: NX has driven an HMI Interrupt (local checkstop) to system</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBI_IDLE: No requests being processed or queued from PBI</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CH0_IDLE: No current or pending requests being processed by channel 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CH1_IDLE: No current or pending requests being processed by channel 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CH2_IDLE: No current or pending requests being processed by channel 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CH3_IDLE: No current or pending requests being processed by channel 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CH4_IDLE: No current or pending requests being processed by channel 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA Engine Enable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011041"</A>0000000002011041 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_ENGINE_ENABLE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_ENGINE_ENABLE<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.ALLOW_CRYPTOQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.ENG_ENABLE_57_58Q.LATC.L2(57:58) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.ENG_ENABLE_61_63Q.LATC.L2(61:63) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ALLOW_CRYPTO: enable crypto efuse value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH3_SYM_ENABLE: enable channel 3 sym engine. Can't be set when allow_crypto=0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH2_SYM_ENABLE: enable channel 2 sym engine. Can't be set when allow_crypto=0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_ENABLE: enable channel 4 gzip engine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_EFT_ENABLE: enable channel 1 842 engine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_EFT_ENABLE: enable channel 0 842 engine</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011042"</A>0000000002011042 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_INBOUND_WRITE_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_INBOUND_WRITE_CONTROL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.IWMC_08_17Q.LATC.L2(8:17) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.IWMC_23_28Q.LATC.L2(23:28) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.IWMC_33_40Q.LATC.L2(33:40) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.IWMC_48Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.IWMC_56Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIPCOMP_MAX_INRD: Maximum number of outstanding inbound PBI read requests per channel for gzip compression <BR><BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000<BR>MAX_9_INRD=>0b1001<BR>MAX_10_INRD=>0b1010<BR>MAX_11_INRD=>0b1011<BR>MAX_12_INRD=>0b1100<BR>MAX_13_INRD=>0b1101<BR>MAX_14_INRD=>0b1110<BR>MAX_15_INRD=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIPDECOMP_MAX_INRD: Maximum number of outstanding inbound PBI read requests per channel for gzip decompression <BR><BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000<BR>MAX_9_INRD=>0b1001<BR>MAX_10_INRD=>0b1010<BR>MAX_11_INRD=>0b1011<BR>MAX_12_INRD=>0b1100<BR>MAX_13_INRD=>0b1101<BR>MAX_14_INRD=>0b1110<BR>MAX_15_INRD=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_COMP_PREFETCH_ENABLE: Enable for compression read prefetch hint for gzip <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_DECOMP_PREFETCH_ENABLE: Enable for decompression read prefetch hint for gzip <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_COMP_PREFETCH_ENABLE: Enable for compression read prefetch hint for 842 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_DECOMP_PREFETCH_ENABLE: Enable for decompression read prefetch hint for 842 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_MAX_INRD: Maximum number of outstanding inbound PBI read requests per symmetric channel <BR><BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000 <BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFTCOMP_MAX_INRD: Maximum number of outstanding inbound PBI read requests per channel for 842 compression/bypass <BR><BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000<BR>MAX_9_INRD=>0b1001<BR>MAX_10_INRD=>0b1010<BR>MAX_11_INRD=>0b1011<BR>MAX_12_INRD=>0b1100<BR>MAX_13_INRD=>0b1101<BR>MAX_14_INRD=>0b1110<BR>MAX_15_INRD=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFTDECOMP_MAX_INRD: Maximum number of outstanding inbound PBI read requests per channel for 842 decompression <BR><BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000<BR>MAX_9_INRD=>0b1001<BR>MAX_10_INRD=>0b1010<BR>MAX_11_INRD=>0b1011<BR>MAX_12_INRD=>0b1100<BR>MAX_13_INRD=>0b1101<BR>MAX_14_INRD=>0b1110<BR>MAX_15_INRD=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000 <BR>Dial enums:<BR>MAX_1_INRD=>0b0001<BR>MAX_2_INRD=>0b0010<BR>MAX_3_INRD=>0b0011<BR>MAX_4_INRD=>0b0100<BR>MAX_5_INRD=>0b0101<BR>MAX_6_INRD=>0b0110<BR>MAX_7_INRD=>0b0111<BR>MAX_8_INRD=>0b1000<BR>MAX_9_INRD=>0b1001<BR>MAX_10_INRD=>0b1010<BR>MAX_11_INRD=>0b1011<BR>MAX_12_INRD=>0b1100<BR>MAX_13_INRD=>0b1101<BR>MAX_14_INRD=>0b1110<BR>MAX_15_INRD=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_CPB_CHECK_DISABLE: Haredware checking of AES/SHA CPB parameters <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_SPBC_WRITE_ENABLE: Enable SPBC write for 842 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Channel 0 Current CSB Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011043"</A>0000000002011043 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CH0_ABORT_CSB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CH0_ABORT_CSB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_CC_0.EGR_CRB0Q.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CURR_CSB_ADDR_VALIDQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Channel 1 Current CSB Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011045"</A>0000000002011045 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CH1_ABORT_CSB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CH1_ABORT_CSB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_CC_1.EGR_CRB0Q.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CURR_CSB_ADDR_VALIDQ.LATC.L2(1) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Channel 2 Current CSB Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011047"</A>0000000002011047 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CH2_ABORT_CSB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CH2_ABORT_CSB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_CC_2.EGR_CRB0Q.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CURR_CSB_ADDR_VALIDQ.LATC.L2(2) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Channel 3 Current CSB Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011049"</A>0000000002011049 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CH3_ABORT_CSB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CH3_ABORT_CSB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_CC_3.EGR_CRB0Q.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CURR_CSB_ADDR_VALIDQ.LATC.L2(3) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Channel 4 Current CSB Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201104B"</A>000000000201104B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CH4_ABORT_CSB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CH4_ABORT_CSB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_CC_4.EGR_CRB0Q.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CURR_CSB_ADDR_VALIDQ.LATC.L2(4) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CRB Kill Request Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011053"</A>0000000002011053 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_CRB_KILL_REQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_CRB_KILL_REQ<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CRB_KILL_REQQ.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.CRB_KILL_REQQ.LATC.L2(3:30) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_ENABLE: Enable CRB kill action in NX <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_DONE: CRB kill finishedl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_SUMMARY: Set by hardware if at least one CRB has been killed in the unit. Logically the or_reduce of bits 4:15 of this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_DISPATCH_SLOT_KILLED_CNT: Count of the CRBs matching the Send Window Context ID Match Value that have been removed from the dispatch slots in UMAC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_PREFETCH_CHANNEL_CNT: Count of the CRBs matching the Send Window Context ID Match Value that have been removed from the DMA Controller prefetch channel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_ACTIVE_CHANNEL_CNT: Count of the CRBs matching the Send Window Context ID Match Value that have been removed from the DMA Controller current channel and algorithm engine. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_KILL_SWC_VALUE: Send Window Context ID Match Value for CRB Kill. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Monitor Control 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011054"</A>0000000002011054 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_PERFMON_CONTROL_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_PERFMON_CONTROL_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_LPID: LPID for perfmon configuration matching <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_LPID_MASK: LPID match enable mask for perfmon configuration matching <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_PID: PID for perfmon configuration matching <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_PID_MASK: PID match enable mask for perfmon configuration matching <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Monitor Control 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011055"</A>0000000002011055 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_PERFMON_CONTROL_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_PERFMON_CONTROL_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(27:52) [00000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(53) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(54) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(55) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(56) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.PMC1Q.LATC.L2(57) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_GZIP_FC_SELECT: FC select for GZIP perfmon events. 0x:All, 10:Compress, 11:Decompress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_842_FC_SELECT: FC select for 842 perfmon events. 0x:All, 10:Compress, 11:Decompress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_DMA_MUX_SELECT: Performance monitor DMA mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_EFT_MUX_SELECT: Performance monitor EFT mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_GZIP_MUX_SELECT: Performance monitor GZIP mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_ERAT_MUX_SELECT: Performance monitor ERAT mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_UMAC_MUX_SELECT: Performance monitor UMAC mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_PBI_MUX_SELECT: Performance monitor PBI mux selects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_SHA_LATENCY_CFG: Marking configuration for sha. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_MD5_LATENCY_CFG: Marking configuration for md5. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_AES_LATENCY_CFG: Marking configuration for aes. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_AESSHA_LATENCY_CFG: Marking configuration for aessha. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_GZIP_LATENCY_CFG: Marking configuration for gzip. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERFMON_842_LATENCY_CFG: Marking configuration for 842. 0:hw, 1:hw with match <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA CERR Report Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011057"</A>0000000002011057 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_DMA_ERROR_REPORT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_DMA_ERROR_REPORT_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.C_ERR_RPT_RDQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_ERROR_REPORT_0:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA CERR Report Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011058"</A>0000000002011058 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SU_DMA_ERROR_REPORT_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_DMA_ERROR_REPORT_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.C_ERR_RPT_RDQ.LATC.L2(64:80) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_ERROR_REPORT_1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EFT Maximum Byte Count Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011059"</A>0000000002011059 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.EFT_MAX_BYTE_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_MAX_BYTE_CNT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.EFT_MAX_BYTE_CNTQ.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_MAX_BYTE_CNT_LIMIT: High-priority CRB maximum byte count for 842 engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_MAX_SRC_DDE_CNT: EFT max source DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_MAX_TARGET_DDE_CNT: EFT max target DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIOR_MAX_BYTE_CNT_LIMIT: Normal-priority CRB maximum byte count for 842 engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000 <BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SYM Maximum Byte Count Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201105A"</A>000000000201105A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.SYM_MAX_BYTE_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_MAX_BYTE_CNT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.SYM_MAX_BYTE_CNTQ.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_MAX_BYTE_CNT_LIMIT: High-priority maximum byte count for SYM engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_MAX_SRC_DDE_CNT: SYM max source DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_MAX_TARGET_DDE_CNT: SYM max target DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIOR_MAX_BYTE_CNT_LIMIT: Normal-priority maximum byte count for SYM engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000 <BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Maximum Byte Count Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201105B"</A>000000000201105B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.GZIP_MAX_BYTE_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_MAX_BYTE_CNT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.GZIP_MAX_BYTE_CNTQ.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_MAX_BYTE_CNT_LOW: Maximum byte count low threshold for GZIP engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_MAX_BYTE_CNT_HIGH: Maximum byte count high threshold for GZIP engine operations <BR><BR>Dial enums:<BR>NO_LIMIT=>0b00000<BR>4KB_LIMIT=>0b00001<BR>8KB_LIMIT=>0b00010<BR>16KB_LIMIT=>0b00011<BR>32KB_LIMIT=>0b00100<BR>64KB_LIMIT=>0b00101<BR>128KB_LIMIT=>0b00110<BR>256KB_LIMIT=>0b00111<BR>512KB_LIMIT=>0b01000<BR>1MB_LIMIT=>0b01001<BR>2MB_LIMIT=>0b01010<BR>4MB_LIMIT=>0b01011<BR>8MB_LIMIT=>0b01100<BR>16MB_LIMIT=>0b01101<BR>32MB_LIMIT=>0b01110<BR>64MB_LIMIT=>0b01111<BR>128MB_LIMIT=>0b10000<BR>256MB_LIMIT=>0b10001<BR>512MB_LIMIT=>0b10010<BR>1GB_LIMIT=>0b10011<BR>2GB_LIMIT=>0b10100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_MAX_BYTE_CNT_THRESHOLD: Max Byte Count High is applied when this bit set, otherwise Max Byte Count Low is applied. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_MAX_SRC_DDE_CNT: GZIP max source DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_MAX_TARGET_DDE_CNT: GZIP max target DDE count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Watchdog and Hang Timers Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201105C"</A>000000000201105C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.WATCHDOG_HANG_TIMERS_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_WATCHDOG_HANG_TIMERS_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.WATCHDOG_HANG_TMR_CTRLQ.LATC.L2(0:29) [000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_WATCHDOG_TIMER_ENBL: Channel 0 Watchdog Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_WATCHDOG_REF_DIV: This field allows the watchdog timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_1=>0b0000<BR>DIVIDE_BY_2=>0b0001<BR>DIVIDE_BY_4=>0b0010<BR>DIVIDE_BY_8=>0b0011<BR>DIVIDE_BY_16=>0b0100<BR>DIVIDE_BY_32=>0b0101<BR>DIVIDE_BY_64=>0b0110<BR>DIVIDE_BY_128=>0b0111<BR>DIVIDE_BY_256=>0b1000<BR>DIVIDE_BY_512=>0b1001<BR>DIVIDE_BY_1024=>0b1010<BR>DIVIDE_BY_2048=>0b1011<BR>DIVIDE_BY_4096=>0b1100<BR>DIVIDE_BY_8192=>0b1101<BR>DIVIDE_BY_16384=>0b1110<BR>DIVIDE_BY_32768=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_WATCHDOG_TIMER_ENBL: Channel 1 Watchdog Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_WATCHDOG_REF_DIV: This field allows the watchdog timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_1=>0b0000<BR>DIVIDE_BY_2=>0b0001<BR>DIVIDE_BY_4=>0b0010<BR>DIVIDE_BY_8=>0b0011<BR>DIVIDE_BY_16=>0b0100<BR>DIVIDE_BY_32=>0b0101<BR>DIVIDE_BY_64=>0b0110<BR>DIVIDE_BY_128=>0b0111<BR>DIVIDE_BY_256=>0b1000<BR>DIVIDE_BY_512=>0b1001<BR>DIVIDE_BY_1024=>0b1010<BR>DIVIDE_BY_2048=>0b1011<BR>DIVIDE_BY_4096=>0b1100<BR>DIVIDE_BY_8192=>0b1101<BR>DIVIDE_BY_16384=>0b1110<BR>DIVIDE_BY_32768=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH2_WATCHDOG_TIMER_ENBL: Channel 2 Watchdog Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH2_WATCHDOG_REF_DIV: This field allows the watchdog timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_1=>0b0000<BR>DIVIDE_BY_2=>0b0001<BR>DIVIDE_BY_4=>0b0010<BR>DIVIDE_BY_8=>0b0011<BR>DIVIDE_BY_16=>0b0100<BR>DIVIDE_BY_32=>0b0101<BR>DIVIDE_BY_64=>0b0110<BR>DIVIDE_BY_128=>0b0111<BR>DIVIDE_BY_256=>0b1000<BR>DIVIDE_BY_512=>0b1001<BR>DIVIDE_BY_1024=>0b1010<BR>DIVIDE_BY_2048=>0b1011<BR>DIVIDE_BY_4096=>0b1100<BR>DIVIDE_BY_8192=>0b1101<BR>DIVIDE_BY_16384=>0b1110<BR>DIVIDE_BY_32768=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH3_WATCHDOG_TIMER_ENBL: Channel 3 Watchdog Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH3_WATCHDOG_REF_DIV: This field allows the watchdog timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_1=>0b0000<BR>DIVIDE_BY_2=>0b0001<BR>DIVIDE_BY_4=>0b0010<BR>DIVIDE_BY_8=>0b0011<BR>DIVIDE_BY_16=>0b0100<BR>DIVIDE_BY_32=>0b0101<BR>DIVIDE_BY_64=>0b0110<BR>DIVIDE_BY_128=>0b0111<BR>DIVIDE_BY_256=>0b1000<BR>DIVIDE_BY_512=>0b1001<BR>DIVIDE_BY_1024=>0b1010<BR>DIVIDE_BY_2048=>0b1011<BR>DIVIDE_BY_4096=>0b1100<BR>DIVIDE_BY_8192=>0b1101<BR>DIVIDE_BY_16384=>0b1110<BR>DIVIDE_BY_32768=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_WATCHDOG_TIMER_ENBL: Channel 4 Watchdog Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_WATCHDOG_REF_DIV: This field allows the watchdog timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_1=>0b0000<BR>DIVIDE_BY_2=>0b0001<BR>DIVIDE_BY_4=>0b0010<BR>DIVIDE_BY_8=>0b0011<BR>DIVIDE_BY_16=>0b0100<BR>DIVIDE_BY_32=>0b0101<BR>DIVIDE_BY_64=>0b0110<BR>DIVIDE_BY_128=>0b0111<BR>DIVIDE_BY_256=>0b1000<BR>DIVIDE_BY_512=>0b1001<BR>DIVIDE_BY_1024=>0b1010<BR>DIVIDE_BY_2048=>0b1011<BR>DIVIDE_BY_4096=>0b1100<BR>DIVIDE_BY_8192=>0b1101<BR>DIVIDE_BY_16384=>0b1110<BR>DIVIDE_BY_32768=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_HANG_TIMER_ENBL: DMA Hang Timer is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_HANG_TIMER_REF_DIV: This field allows the DMA hang timer reference oscillator to be divided by powers of two. <BR><BR>Dial enums:<BR>DIVIDE_BY_4=>0b0000<BR>DIVIDE_BY_8=>0b0001<BR>DIVIDE_BY_16=>0b0010<BR>DIVIDE_BY_32=>0b0011<BR>DIVIDE_BY_64=>0b0100<BR>DIVIDE_BY_128=>0b0101<BR>DIVIDE_BY_256=>0b0110<BR>DIVIDE_BY_512=>0b0111<BR>DIVIDE_BY_1024=>0b1000<BR>DIVIDE_BY_2048=>0b1001<BR>DIVIDE_BY_4092=>0b1010<BR>DIVIDE_BY_8192=>0b1011<BR>DIVIDE_BY_16384=>0b1100<BR>DIVIDE_BY_32768=>0b1101<BR>DIVIDE_BY_65536=>0b1110<BR>DIVIDE_BY_131072=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000 <BR>Dial enums:<BR>DIVIDE_BY_4=>0b0000<BR>DIVIDE_BY_8=>0b0001<BR>DIVIDE_BY_16=>0b0010<BR>DIVIDE_BY_32=>0b0011<BR>DIVIDE_BY_64=>0b0100<BR>DIVIDE_BY_128=>0b0101<BR>DIVIDE_BY_256=>0b0110<BR>DIVIDE_BY_512=>0b0111<BR>DIVIDE_BY_1024=>0b1000<BR>DIVIDE_BY_2048=>0b1001<BR>DIVIDE_BY_4092=>0b1010<BR>DIVIDE_BY_8192=>0b1011<BR>DIVIDE_BY_16384=>0b1100<BR>DIVIDE_BY_32768=>0b1101<BR>DIVIDE_BY_65536=>0b1110<BR>DIVIDE_BY_131072=>0b1111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA VAS MMIO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201105E"</A>000000000201105E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DMA.DMA_VAS_MMIO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DMA_VAS_MMIO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DMA.NX_DMA_REGS_1.VAS_MMIO_BARQ.LATC.L2(8:38) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_MMIO_BAR: Base address of VAS MMIO region <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011080"</A>0000000002011080 (SCOM)<BR>
<A NAME="0000000002011081"</A>0000000002011081 (SCOM1)<BR>
<A NAME="0000000002011082"</A>0000000002011082 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_CQ_FIR_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBI_PE_FIR: PBI internal parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_CE_FIR: PowerBus CE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_UE_FIR: PowerBus UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_ECC_SUE_FIR: PowerBus SUE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_ARRAY_ECC_CE_FIR: Inbound array CE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INBD_ARRAY_ECC_UE_FIR: Inbound array UE error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASTE_REJECT_FIR: Paste request rejected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_CMD_HANG_FIR: PowerBus command hang error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_READ_ARE_FIR: PowerBus read address error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_WRITE_ARE_FIR: PowerBus write address error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_MISC_HW_FIR: PowerBus miscellaneous error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_BAR_PE_FIR: MMIO BAR parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WC_INT_ADDR_UE_FIR: UMAC detected SUE on WC Interrupt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_LOAD_LINK_ERR_FIR: ACK_DEAD cresp received by read command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_STORE_LINK_ERR_FIR: ACK_DEAD cresp received by write command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_15_FIR: Reserved. Used to be PowerBus Link Abort in P9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBI_INTERNAL_HANG_FIR: Hang poll time expired on internal transfer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_ARRAY_PE_FIR: Parity error on ERAT arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_ARRAY_CE_FIR: Correctable error on ERAT arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_ARRAY_UE_FIR: Uncorrectable error on ERAT arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_ARRAY_SUE_FIR: Special uncorrectable error on ERAT arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_CICO_HANG_FIR: Hang on checkin/checkout request to NMMU</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_CNTRL_ERR_FIR: ERAT control logic error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PB_XLAT_DATA_UE_FIR: Uncorrectable error on the Powerbus data for xlate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PB_XLAT_DATA_SUE_FIR: Special uncorrectable error on the Powerbus data for xlate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_LD_LINK_ERR_FIR: ACK_DEAD cresp received by UMAC read command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_LINK_ABORT_FIR: Link check aborted while waiting on UMAC data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_CRB_UE_FIR: Uncorrectable error on CRB QW0/4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_CRB_SUE_FIR: Special uncorrectable error on CRB QW0/4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_LOCAL_CSTOP_FIR: UMAC has detected a control logic error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OTHER_SCOM_PE_FIR: Other SCOM satellite parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_SCOM_WRITE_FIR: SCOM write to RNG when not allowed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_FIRST_FAIL_FIR: A first noise source in the RNG has failed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_SECOND_FAIL_FIR: A second noise source in the RNG has failed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_CNTRL_LOGIC_ERR_FIR: RNG has detected a control logic error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NMMU_LOCAL_XSTOP_FIR: NMMU has signaled local checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_LOCAL_XSTOP_FIR: VAS has signaled local checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCQ_CNTRL_LOGIC_ERR_FIR: PBCQ has detected a control logic error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FAILED_LINK_ON_INTERRUPT_FIR: PBCQ has detected a failed link on an interrupt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WC_INT_ADDR_SUE_FIR: UMAC has detected an SUE on interrupt address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SMF_ERROR_FIR: SMF error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBUS_NX_TOPOLOGY_INDEX_ERROR_FIR: Topology index error detected in NX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011083"</A>0000000002011083 (SCOM)<BR>
<A NAME="0000000002011084"</A>0000000002011084 (SCOM1)<BR>
<A NAME="0000000002011085"</A>0000000002011085 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_CQ_FIR_MASK_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_MASK:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011086"</A>0000000002011086 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_CQ_FIR_ACTION0_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Action0 Register <BR>Action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_ACTION0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011087"</A>0000000002011087 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_CQ_FIR_ACTION1_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR Action1 Register <BR>Action select for corresponding bit in FIR <BR> (Action1,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable <BR> (1,0) = Unused <BR> (1,1) = Local checkstop <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_CQ_FIR_ACTION1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBI CQ FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011088"</A>0000000002011088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_CQ_FIR_WOF_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBI CQ FIR WOF Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus MMIO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201108D"</A>000000000201108D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_MMIO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_MMIO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.MMIO_BARQ.LATC.L2(8:52) [000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_BAR: MMIO bar for NX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_BAR_ENABLE: Enable mmio for NX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Debug Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011090"</A>0000000002011090 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_DEBUG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PB_DEBUG_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.DBUG_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_TRACE_CNTL: 0:2 Trace select 000-011 : CQ machines 100 : SHM-CQ interface 101-111 : Unused 3 0 - Sequentially rotate through the set of queues 0 ... 15 1 - Trace the Select Queues set of queuesTrace a fixed queue number when tracing queues 4:7 Queue number when tracing a fixed queue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PowerBus Error Injection Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011091"</A>0000000002011091 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ECC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PB_ECC_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.ECC_REGQ.LATC.L2(0:30) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ECC_INJECT_MODE: ecc_inject_mode determines the number of times to inject the ecc error. <BR><BR>Dial enums:<BR>NXCQ_INJECT_ECC_ONCE=>0b10<BR>NXCQ_INJECT_ECC_CONST=>0b01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ECC_INJECT_TYPE: ecc_inject_type determines the type of ecc error injected. <BR><BR>Dial enums:<BR>NXCQ_INJECT_ECC_CE=>0b01<BR>NXCQ_INJECT_ECC_UE=>0b10<BR>NXCQ_INJECT_ECC_SUE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_PBCQ_INJECT_ENABLE: enable ecc inject on pbcq arrays</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_PBCQ_ARRAY: 000=DMA read, high half of the data (0:63, itag(0)) 001=DMA read, low half of the data (64:127, itag(1)) 100=Checkout Response 110=CRB UMAC Data, high half of the data (0:63) 111=CRB UMAC Data, low half of the data (64:127)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_RNG_INJECT_ENABLE: 0==Error Inject Disabled 1==Error Inject Enabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_RNG_INJECT_ACTION: 0==inject error once at next array access(single) 1==inject error for every array access(continuous)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ERAT_ARRAY_ENABLE: 0==Error Inject Disabled 1==Error Inject Enabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ERAT_ARRAY_TYPE: 0==single-bit error 1==double-bit error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ERAT_ARRAY_ACTION: 0==inject error once at next array access(single) 1==inject error for every array access(continuous)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_ERAT_ARRAY_SELECT: 0000=WC ID CAM 0001=WC QW0 0010=WC QW1 0011=WC PSWID 0100=FSW 0101=MissQueue 0110=Checkout/in Request 0111=ERAT CAM 1000=ERAT RA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus MODE Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011095"</A>0000000002011095 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NXCQ_PB_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NXCQ_PB_MODE_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.NXCQ_CFGQ.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_LN: For DMA write machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_GROUP: For DMA write machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_VG_NOT_SYS: For DMA write machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_DISABLE_NN_RN: For DMA write machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_LN: For DMA read machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_GROUP: For DMA read machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_VG_NOT_SYS: For DMA read machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_DISABLE_NN_RN: For DMA read machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WR_DISABLE_LN: For UMAC write machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WR_DISABLE_GROUP: For UMAC write machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WR_DISABLE_VG_NOT_SYS: For UMAC write machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_WR_DISABLE_NN_RN: For UMAC write machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_RD_DISABLE_LN: For UMAC read machine requests: 0 Master may request Ln scope 1 Master shall not request Ln scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_RD_DISABLE_GROUP: For UMAC read machine requests: 0 Master may request G scope 1 Master shall not request G scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_RD_DISABLE_VG_NOT_SYS: For UMAC read machine requests: 0 Master may request Vg scope 1 Master shall not request Vg scope but may use Vg(sys)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_RD_DISABLE_NN_RN: For UMAC read machine requests: 0 Master may request Nn or Rn scope 1 Master shall not request Nn or Rn scope</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_FREEZE_MODES: Data arbitration priority percentage: 00 behaviour unchanged 01 pass data/ecc as is 10 freeze data pattern with good ecc 11 illegal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_18_19: reserved_18_19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_NOT_INJECT: For DMA writes if this bit =1 a write machine shall not issue cl_dma_inj but rather cl_dma_w. If =0 a write machine may issue cl_dma_inj.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_PARTIAL_WRT_NOT_INJECT: For DMA partial writes if this bit =1 a write machine shall not issue dma_pr_inj but rather dma_pr_w. If =0 a write machine may issue dma_pr_inj.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RD_GO_M_QOS: Controls the setting of the quality of service (q) bit in the secondary encode of rd_go_m command. This command is only issued as the read (R) of the WRP protocol (see Section 8.8.3). If this bit = 1 the q bit = 1 meaning high quality of service, i.e., the memory controller ought to treat this as a high priority request.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_23: reserved_23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKIP_G: Scope mode control set by firmware when the topology is chip=group. Note that this CS does not disable the use of group scope. It modifies the progression of scope when the command starts at nodal scope. 0 The progression from nodal to group scope is followed when the combined response indicates rty_inc or sfStat (as applicable to the command) is set. 1 When the scope of the command is nodal and the command is in the Read, RWITM, or is an Atomic RMW and Fetch command (found in the Ack_BK group), and the combined response is rty_inc or the sfStat is set in the data, the command scope progression skips group and goes to Vg scope.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATA_ARB_LFSR_CONFIG: Data arbitration priority percentage: 00 choose xlate 50% of the time 01 choose xlate 75% of the time 10 choose xlate 88% of the time 11 choose xlate 100% of the time</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NXCQ_HANG_SM_ON_ARE: this is the control to enable or disable hanging the master FSM on a combined response of addr_error. When asserted (set to 1), a master getting an addr_error combined response will hang; this is used as a debug aid and should be disabled (set to 0) when shipped to the customer.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_28: reserved_28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PUMP_MODE: NX uses this control only for unit random backoff 0 chip_is_node. Ln scope is constrained to the master's chip Group scope is constrained to all chips specified by the topology as part of the group (coherent logical X link connections). 1 chip_is_group. Both Ln and G scope are constrained to the master's chip. In this mode is recommended that skip_g be set for best performance.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FLOW_SCOPE: set to 1 to disable the use of flow based scope in the write queues</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PMU_SNOOPING: set to 1 to disable snooping of Global PMU command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_PMU_CNT_RESET: set to 1 to enable resetting PMU counters by snooped pmisc Global PMU command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_WRP: set to 1 to disable the WRP protocol</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SMF_DISABLE: smf_disable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_35_39: reserved_35_39</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_VG_RESET_TIMER_MASK: Mask for timer to reset read Vg scope predictor FF 64K cycles FE 32K cycles FC 16K cycles F8 8K cycles 80 512 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_VG_RESET_TIMER_MASK: Mask for timer to reset write Vg scope predictor FF 64K cycles FE 32K cycles FC 16K cycles F8 8K cycles 80 512 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_56_62: reserved_56_62</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Error Report 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A1"</A>00000000020110A1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PB_ERR_RPT_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(63:74) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.LXSTOP_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:13</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>nx_pbi_err_rpt_1_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Error Report 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A2"</A>00000000020110A2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PB_ERR_RPT_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.WR_IDLEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>nx_pbi_err_rpt_0_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PBI_WRITE_IDLE: All PBI write engines are idle</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Snapshot of Debug Bus bits 0 to 63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A4"</A>00000000020110A4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NX_DEBUG_SNAPSHOT_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DEBUG_SNAPSHOT_0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXDBGS.DEBUG_BUSQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DEBUG_SNAPSHOT_B0_63: NX Snapshot of Debug Bus bits 0 to 63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Snapshot of Debug Bus bits 64 to 87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A5"</A>00000000020110A5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NX_DEBUG_SNAPSHOT_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DEBUG_SNAPSHOT_1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.CAPTURED_DEBUG_BUSQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DEBUG_SNAPSHOT_B64_87: NX Snapshot of Debug Bus bits 64 to 87</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU0 Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A6"</A>00000000020110A6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU0_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PMU0_CONTROL_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU0_CONTROLQ.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_ENABLE: When = 1 this bit enables PMUlet0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_FREEZE: When = 1 this bit freezes the counters</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_RESET: When = 1 this bit generated a reset pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_DIS_GLOB_SCOM: When set = 1 this will disable the effect of the Global Pmisc command on the PMULet.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_PRESCALAR_SEL0: Determines prescalar counter to apply to counter 0 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_PRESCALAR_SEL1: Determines prescalar counter to apply to counter 1 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_PRESCALAR_SEL2: Determines prescalar counter to apply to counter 2 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_PRESCALAR_SEL3: Determines prescalar counter to apply to counter 3 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT0_PAIR_OP: Indicates how the event pairs should be combined to increment counter 0 <BR>Dial enums:<BR>CNTR0_ONLY_BIT0=>0b00<BR>CNTR0_ONLY_BIT1=>0b01<BR>CNTR0_BIT0_PLUS_BIT1=>0b10<BR>CNTR0_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT1_PAIR_OP: Indicates how the event pairs should be combined to increment counter 1 <BR>Dial enums:<BR>CNTR1_ONLY_BIT0=>0b00<BR>CNTR1_ONLY_BIT1=>0b01<BR>CNTR1_BIT0_PLUS_BIT1=>0b10<BR>CNTR1_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT2_PAIR_OP: Indicates how the event pairs should be combined to increment counter 2 <BR>Dial enums:<BR>CNTR2_ONLY_BIT0=>0b00<BR>CNTR2_ONLY_BIT1=>0b01<BR>CNTR2_BIT0_PLUS_BIT1=>0b10<BR>CNTR2_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT3_PAIR_OP: Indicates how the event pairs should be combined to increment counter 3 <BR>Dial enums:<BR>CNTR3_ONLY_BIT0=>0b00<BR>CNTR3_ONLY_BIT1=>0b01<BR>CNTR3_BIT0_PLUS_BIT1=>0b10<BR>CNTR3_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT0_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 0 <BR>Dial enums:<BR>CNTR0_DMA=>0b000<BR>CNTR0_842_CHAN0=>0b001<BR>CNTR0_842_CHAN1=>0b010<BR>CNTR0_GZIP=>0b011<BR>CNTR0_SHM_ERAT=>0b100<BR>CNTR0_UMAC=>0b101<BR>CNTR0_PBI=>0b110<BR>CNTR0_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT1_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 1 <BR>Dial enums:<BR>CNTR1_DMA=>0b000<BR>CNTR1_842_CHAN0=>0b001<BR>CNTR1_842_CHAN1=>0b010<BR>CNTR1_GZIP=>0b011<BR>CNTR1_SHM_ERAT=>0b100<BR>CNTR1_UMAC=>0b101<BR>CNTR1_PBI=>0b110<BR>CNTR1_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT2_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 2 <BR>Dial enums:<BR>CNTR2_DMA=>0b000<BR>CNTR2_842_CHAN0=>0b001<BR>CNTR2_842_CHAN1=>0b010<BR>CNTR2_GZIP=>0b011<BR>CNTR2_SHM_ERAT=>0b100<BR>CNTR2_UMAC=>0b101<BR>CNTR2_PBI=>0b110<BR>CNTR2_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CNT3_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 3 <BR>Dial enums:<BR>CNTR3_DMA=>0b000<BR>CNTR3_842_CHAN0=>0b001<BR>CNTR3_842_CHAN1=>0b010<BR>CNTR3_GZIP=>0b011<BR>CNTR3_SHM_ERAT=>0b100<BR>CNTR3_UMAC=>0b101<BR>CNTR3_PBI=>0b110<BR>CNTR3_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_FREEZE_ON_OVERFLOW: When = 1 this will freeze the counters when an of the counters overflows</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_CASCADE: PMU counter cascade sel <BR>Dial enums:<BR>NO_CASCADE0=>0b000<BR>CNT0_TO_CNT1=>0b001<BR>CNT1_TO_CNT2=>0b010<BR>CNT2_TO_CNT3=>0b011<BR>NO_CASCADE1=>0b100<BR>CNT1_TO_CNT0=>0b101<BR>CNT2_TO_CNT1=>0b110<BR>CNT3_TO_CNT2=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000 <BR>Dial enums:<BR>NO_CASCADE0=>0b000<BR>CNT0_TO_CNT1=>0b001<BR>CNT1_TO_CNT2=>0b010<BR>CNT2_TO_CNT3=>0b011<BR>NO_CASCADE1=>0b100<BR>CNT1_TO_CNT0=>0b101<BR>CNT2_TO_CNT1=>0b110<BR>CNT3_TO_CNT2=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU0 Counter Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A7"</A>00000000020110A7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU0_COUNTER_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PMU0_COUNTER_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU0_COUNTER_0Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU0_COUNTER_1Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU0_COUNTER_2Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU0_COUNTER_3Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_COUNTER_0: NX PMU0 Counter 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_COUNTER_1: NX PMU0 Counter 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_COUNTER_2: NX PMU0 Counter 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU0_COUNTER_3: NX PMU0 Counter 3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX Miscellaneous Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A8"</A>00000000020110A8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_MISC_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_MISC_CONTROL_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CNTL_REGQ.LATC.L2(4:19) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_POLL_SCALE: How many hang polls that need to be detected to indicate a hang poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_DATA_SCALE: How many data polls that need to be detected to indicate a data poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_SHM_SCALE: How many data polls that need to be detected to indicate a shm poll to the logic. A shim poll is created by the CQ logic to detect hangs of SMs while waiting on exchanges with the shim logic.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_DATA_POLL_SCALE: How many data polls that need to be detected to indicate a data poll to the ERAT logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU1 Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110A9"</A>00000000020110A9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU1_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PMU1_CONTROL_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU1_CONTROLQ.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_ENABLE: When = 1 this bit enables PMUlet1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_FREEZE: When = 1 this bit freezes the counters</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_RESET: When = 1 this bit generated a reset pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_DIS_GLOB_SCOM: When set = 1 this will disable the effect of the Global Pmisc command on the PMULet.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_PRESCALAR_SEL0: Determines prescalar counter to apply to counter 0 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_PRESCALAR_SEL1: Determines prescalar counter to apply to counter 1 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_PRESCALAR_SEL2: Determines prescalar counter to apply to counter 2 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_PRESCALAR_SEL3: Determines prescalar counter to apply to counter 3 <BR>Dial enums:<BR>20B_PRESCALAR=>0b00<BR>16B_PRESCALAR=>0b01<BR>8B_PRESCALAR=>0b10<BR>4B_PRESCALAR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT0_PAIR_OP: Indicates how the event pairs should be combined to increment counter 0 <BR>Dial enums:<BR>CNTR0_ONLY_BIT0=>0b00<BR>CNTR0_ONLY_BIT1=>0b01<BR>CNTR0_BIT0_PLUS_BIT1=>0b10<BR>CNTR0_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT1_PAIR_OP: Indicates how the event pairs should be combined to increment counter 1 <BR>Dial enums:<BR>CNTR1_ONLY_BIT0=>0b00<BR>CNTR1_ONLY_BIT1=>0b01<BR>CNTR1_BIT0_PLUS_BIT1=>0b10<BR>CNTR1_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT2_PAIR_OP: Indicates how the event pairs should be combined to increment counter 2 <BR>Dial enums:<BR>CNTR2_ONLY_BIT0=>0b00<BR>CNTR2_ONLY_BIT1=>0b01<BR>CNTR2_BIT0_PLUS_BIT1=>0b10<BR>CNTR2_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT3_PAIR_OP: Indicates how the event pairs should be combined to increment counter 3 <BR>Dial enums:<BR>CNTR3_ONLY_BIT0=>0b00<BR>CNTR3_ONLY_BIT1=>0b01<BR>CNTR3_BIT0_PLUS_BIT1=>0b10<BR>CNTR3_TIMBASE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT0_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 0 <BR>Dial enums:<BR>CNTR0_DMA=>0b000<BR>CNTR0_842_CHAN0=>0b001<BR>CNTR0_842_CHAN1=>0b010<BR>CNTR0_GZIP=>0b011<BR>CNTR0_SHM_ERAT=>0b100<BR>CNTR0_UMAC=>0b101<BR>CNTR0_PBI=>0b110<BR>CNTR0_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT1_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 1 <BR>Dial enums:<BR>CNTR1_DMA=>0b000<BR>CNTR1_842_CHAN0=>0b001<BR>CNTR1_842_CHAN1=>0b010<BR>CNTR1_GZIP=>0b011<BR>CNTR1_SHM_ERAT=>0b100<BR>CNTR1_UMAC=>0b101<BR>CNTR1_PBI=>0b110<BR>CNTR1_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT2_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 2 <BR>Dial enums:<BR>CNTR2_DMA=>0b000<BR>CNTR2_842_CHAN0=>0b001<BR>CNTR2_842_CHAN1=>0b010<BR>CNTR2_GZIP=>0b011<BR>CNTR2_SHM_ERAT=>0b100<BR>CNTR2_UMAC=>0b101<BR>CNTR2_PBI=>0b110<BR>CNTR2_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CNT3_MUX_SEL: Select 8 bit bus to route to the PMUlet counter 3 <BR>Dial enums:<BR>CNTR3_DMA=>0b000<BR>CNTR3_842_CHAN0=>0b001<BR>CNTR3_842_CHAN1=>0b010<BR>CNTR3_GZIP=>0b011<BR>CNTR3_SHM_ERAT=>0b100<BR>CNTR3_UMAC=>0b101<BR>CNTR3_PBI=>0b110<BR>CNTR3_UNUSED=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_FREEZE_ON_OVERFLOW: When = 1 this will freeze the counters when an of the counters overflows</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_CASCADE: PMU counter cascade sel <BR>Dial enums:<BR>NO_CASCADE0=>0b000<BR>CNT0_TO_CNT1=>0b001<BR>CNT1_TO_CNT2=>0b010<BR>CNT2_TO_CNT3=>0b011<BR>NO_CASCADE1=>0b100<BR>CNT1_TO_CNT0=>0b101<BR>CNT2_TO_CNT1=>0b110<BR>CNT3_TO_CNT2=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000 <BR>Dial enums:<BR>NO_CASCADE0=>0b000<BR>CNT0_TO_CNT1=>0b001<BR>CNT1_TO_CNT2=>0b010<BR>CNT2_TO_CNT3=>0b011<BR>NO_CASCADE1=>0b100<BR>CNT1_TO_CNT0=>0b101<BR>CNT2_TO_CNT1=>0b110<BR>CNT3_TO_CNT2=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NX PMU1 Counter Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110AA"</A>00000000020110AA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU1_COUNTER_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_PMU1_COUNTER_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU1_COUNTER_0Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU1_COUNTER_1Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU1_COUNTER_2Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.PMU1_COUNTER_3Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_COUNTER_0: NX PMU1 Counter 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_COUNTER_1: NX PMU1 Counter 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_COUNTER_2: NX PMU1 Counter 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_PMU1_COUNTER_3: NX PMU1 Counter 3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 0:7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110B0"</A>00000000020110B0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL_REG0Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_00_07: Topology ID Translate Table Entries 0-7. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 8:15</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110B1"</A>00000000020110B1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL_REG1Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_08_15: Topology ID Translate Table Entries 8-15. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 16:23</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110B2"</A>00000000020110B2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL2_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL_REG2Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_16_23: Topology ID Translate Table Entries 16-23. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 24:31</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110B3"</A>00000000020110B3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL3_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL_REG3Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_24_31: Topology ID Translate Table Entries 24-31. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT High Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C0"</A>00000000020110C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_HI_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_BAR_CGR0Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_BAR_SIZE_CGR0Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_BAR: eft High Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_BAR_SIZE: eft High Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM High Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C1"</A>00000000020110C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_HI_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_BAR_CGR1Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_BAR_SIZE_CGR1Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_BAR: SYM High Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_BAR_SIZE: SYM High Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP High Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C2"</A>00000000020110C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_HI_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_BAR_CGR2Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_BAR_SIZE_CGR2Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_BAR: gzip High Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_BAR_SIZE: gzip High Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT High Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C3"</A>00000000020110C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_HI_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_HI_PRIMAX_CGR3Q.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_READ_OFFSET: EFT High Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_QUEUED: EFT High Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_HI_PRIMAX: eft High Priority Receive FIFO Max CRBs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM High Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C4"</A>00000000020110C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_HI_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_HI_PRIMAX_CGR4Q.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_READ_OFFSET: SYM High Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_QUEUED: SYM High Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_HI_PRIMAX: SYM High Priority Receive FIFO Max CRBs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP High Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C5"</A>00000000020110C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_HI_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_HI_PRIMAX_CGR5Q.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_READ_OFFSET: GZIP High Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_QUEUED: GZIP High Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_HI_PRIMAX: gzip High Priority Receive FIFO Max CRBs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT High Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C6"</A>00000000020110C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_HI_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_ASB_LPID_CGR6Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_ASB_PID_CGR6Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_ASB_TID_CGR6Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_HI_PRIORITY_RCV_FIFO_ASB_ENABLE_CGR6Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_HI_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM High Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C7"</A>00000000020110C7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_HI_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_ASB_LPID_CGR7Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_ASB_PID_CGR7Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_ASB_TID_CGR7Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_HI_PRIORITY_RCV_FIFO_ASB_ENABLE_CGR7Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_HI_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP High Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C8"</A>00000000020110C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_HI_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_ASB_LPID_CGR8Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_ASB_PID_CGR8Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_ASB_TID_CGR8Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_HI_PRIORITY_RCV_FIFO_ASB_ENABLE_CGR8Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_HI_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT Normal Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110C9"</A>00000000020110C9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_LO_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_LO_PRIORITY_RCV_FIFO_BAR_CGR9Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_LO_PRIORITY_RCV_FIFO_BAR_SIZE_CGR9Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_BAR: eft normal Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_BAR_SIZE: eft normal Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM Normal Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CA"</A>00000000020110CA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_LO_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_LO_PRIORITY_RCV_FIFO_BAR_CGR10Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_LO_PRIORITY_RCV_FIFO_BAR_SIZE_CGR10Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_BAR: SYM normal Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_BAR_SIZE: SYM normal Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP Normal Priority Receive FIFO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CB"</A>00000000020110CB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_LO_PRIOR_RCV_FIFO_BAR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address and size of the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_LO_PRIORITY_RCV_FIFO_BAR_CGR11Q.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_LO_PRIORITY_RCV_FIFO_BAR_SIZE_CGR11Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_BAR: gzip normal Priority Receive FIFO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_BAR_SIZE: gzip normal Priority Receive FIFO size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT Normal Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CC"</A>00000000020110CC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_LO_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_LO_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_LO_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_READ_OFFSET: EFT Low Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_QUEUED: EFT Low Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM Normal Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CD"</A>00000000020110CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_LO_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_LO_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_LO_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_READ_OFFSET: SYM Low Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_QUEUED: SYM Low Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP Normal Priority Receive FIFO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CE"</A>00000000020110CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_LO_PRIOR_RCV_FIFO_CNTL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register defines various access and arbitration controls with the associated Receive FIFO. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_LO_RCV_FIFO_CTL_REGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_LO_RCV_FIFO_CTL_REGQ.LATC.L2(8:16) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_READ_OFFSET: GZIP Low Priority Receive FIFO Read Offset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_QUEUED: GZIP Low Priority Receive FIFO Queued Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC EFT Normal Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110CF"</A>00000000020110CF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_EFT_LO_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_RCV_FIFO_ASB_LPID_CGR15Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_RCV_FIFO_ASB_PID_CGR15Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_RCV_FIFO_ASB_TID_CGR15Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.EFT_RCV_FIFO_ASB_ENABLE_CGR15Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EFT_LO_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC SYM Normal Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D0"</A>00000000020110D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SYM_LO_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_RCV_FIFO_ASB_LPID_CGR16Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_RCV_FIFO_ASB_PID_CGR16Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_RCV_FIFO_ASB_TID_CGR16Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SYM_RCV_FIFO_ASB_ENABLE_CGR16Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYM_LO_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC GZIP Normal Priority Receive FIFO ASB Match Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D1"</A>00000000020110D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_ASB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_LO_PRIOR_RCV_FIFO_ASB<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the LPID, PID, and TID values that must match the LPID, PID, TID values presented by a snooped asb_notify if the asb_notify is to be acked. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_RCV_FIFO_ASB_LPID_CGR17Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_RCV_FIFO_ASB_PID_CGR17Q.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_RCV_FIFO_ASB_TID_CGR17Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.GZIP_RCV_FIFO_ASB_ENABLE_CGR17Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_ASB_LPID: LPID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_ASB_PID: PID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_ASB_TID: TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_LO_PRIORITY_RCV_FIFO_ASB_ENABLE: enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC Send Window Context BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D2"</A>00000000020110D2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SEND_WC_BASE_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SEND_WC_BASE_ADDR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address of the Send Window Context (send WC) region of memory from where send WC information is fetched for a given CRB. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.SEND_WC_BAR_CGR18Q.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEND_WC_BAR: Send Window Context BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC Error Report 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D3"</A>00000000020110D3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SU_UMAC_ERROR_RPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_UMAC_ERROR_RPT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.UMAC_ERROR_RPT_HOLD0Q.LATC.L2(0:18) [0000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.UMAC_ERROR_RPT_HOLD1Q.LATC.L2(33:55) [00000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_ERROR_RPT_0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_ERROR_RPT_1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC VAS MMIO BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D4"</A>00000000020110D4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.VAS_MMIO_BASE_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_VAS_MMIO_BASE_ADDR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the base address of the MMIO region of the on-chip VAS. NX uses this BAR to return send and receive window credits. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.VAS_MMIO_BAR_CGR20Q.LATC.L2(0:30) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_MMIO_BAR: VAS MMIO BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC Status And Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D5"</A>00000000020110D5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.UMAC_STATUS_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_UMAC_STATUS_CONTROL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The UMAC Status and Control Register contains status and configuration values. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.CRB_READS_ENBLQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.CRB_READS_HALTEDQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_OUTB.UMAC_IDLEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.QUIESCE_REQ_CGR21Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.QUIESCE_ACHEIVEDQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.QUIESCE_FAILEDQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.UMAC_QUIESCEDQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.PASTE_ADDR_ALIGN_CGR21Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_READS_ENBL: enable crb reads</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_READS_HALTED: crb reads halted</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_IDLE: UMAC is in idle state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUIESCE_REQUEST: request to check for quiesce status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUIESCE_ACHEIVED: NX in quiesce state during quiesce request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUIESCE_FAILED: NX not in quiesce state during quiesce request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UMAC_QUIESCED: UMAC is quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASTE_ADDR_ALIGN: When generating the address for a paste to the fault send window, this <BR>bit controls the alignment of the sendWCID(0:15) in the generated address. <BR>0 align sendWCID(0:15) with address(36:51) for 4KB page <BR>1 align sendWCID(0:15) with address(32:47) for 64KB page <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ERAT Status And Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D6"</A>00000000020110D6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_SHIM.ERAT_STATUS_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ERAT_STATUS_CONTROL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ERAT Status and Control Register contains status and configuration values. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.FORCE_BYPASS_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.MISSQ_IDLE_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.VALID_ENTRIES_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.DISABLE_HIT_UNDER_BARRIER_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.DISABLE_PROMOTE_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.DISABLE_CHECKIN_HANG_TIMER_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.DISABLE_CHECKOUT_HANG_TIMER_1XQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_SHIM.SHM_XLAT_1.SPECULATIVE_CHECKIN_COUNT_1XQ.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_ERAT_BYPASS: ERAT Config : Force bypass of ERAT, RA = EA(8:63)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_IDLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_VALID_ENTRY:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_ERAT_HIT_UNDER_BARRIER: Disable ERAT hits when an invalidate barrier is active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PROMOTE: Chickenswitch : Disable promote, force checkin</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_CHECKIN_HANG_TIMER: Disable checkin hang timer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_CHECKOUT_HANG_TIMER: Disable checkout hang timer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPECULATIVE_CHECKIN_COUNT: Speculative checkin count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ERAT Error Report Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D7"</A>00000000020110D7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SU_ERAT_ERROR_RPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_ERAT_ERROR_RPT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.ERAT_ERROR_RPT_HOLDQ.LATC.L2(0:50) [000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERAT_ERROR_RPT:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>UMAC Error Report 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D8"</A>00000000020110D8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.SU_UMAC_ERROR_RPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_SU_UMAC_ERROR_RPT1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.RNG_ERROR_RPT_HOLDQ.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_ERROR_RPT:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS RMA Write BAR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110D9"</A>00000000020110D9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.VAS_RMA_WRITE_BASE_ADDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Base address of the RMA Write from NX to VAS. Used to paste fault CRB. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.VAS_RMA_WRITE_BARQ.LATC.L2(8:31) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_RMA_WRITE_BAR: VAS RMA Write BAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Status and Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E0"</A>00000000020110E0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_CFG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=22><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ARB.FAIL_REGQ.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ARB.RNG0_FAILQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ARB.RNG1_FAILQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.INTERRUPT_SENTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.BIST_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_SAMPTEST.BIST_COMPLETE_FCGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_SAMPTEST.RNG0_BIST_FAIL_FCGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_SAMPTEST.RNG1_BIST_FAIL_FCGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.BIST_BIT_FAIL_TH_CGCFGQ.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG0_INJ_CONTINOUS_ERROR_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG1_INJ_CONTINOUS_ERROR_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ST2_RESET_PERIOD_CGCFGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RRN_BYPASS_EN_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.MASK_TOGGLE_EN_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.SAMPTEST_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.REPTEST_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_1BIT_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ARB.COND_STARTUP_TEST_FAILQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.PACE_RATE_CGCFGQ.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_ENABLE_CGCFGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FAIL_REG: Self Test Hard Fail Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG0_FAIL: RNG0 Fail Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG1_FAIL: RNG1 Fail Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INTERRUPT_SENT: Interrupt Sent to PowerBus</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_ENABLE: RNG BIST Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_COMPLETE: RNG BIST Complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG0_BIST_FAIL: RNG0 BIST Fail Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG1_BIST_FAIL: RNG1 BIST Fail Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_BIT_FAIL_TH: RNG BIST Bit Fail Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG0_INJ_CONTINOUS_ERROR: RNG0 Inject Continous Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG1_INJ_CONTINOUS_ERROR: RNG1 Inject Continous Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ST2_RESET_PERIOD: RNG Self Test Reg 2 Reset Period</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RRN_BYPASS_ENABLE: RRN Bypass Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TOGGLE_ENABLE: Conditioner Mask Toggle Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPTEST_ENABLE: Samptest enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REPTEST_ENABLE: Reptest enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_1BIT_ENABLE: Adaptest 1bit enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_ENABLE: Adaptest enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COND_STARTUP_TEST_FAIL: Conditioner Startup Test Fail</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PACE_RATE: Pace rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_ENABLE: RNG enable</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Self Test Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E1"</A>00000000020110E1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_ST0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_ST0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.REPTEST_MATCH_TH_CGST0Q.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.REPTEST_SOFT_FAIL_TH_CGST0Q.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_SAMPLE_SIZE_CGST0Q.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_WINDOW_SIZE_CGST0Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_RRN_RNG0_MATCH_TH_CGST0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_RRN_RNG1_MATCH_TH_CGST0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_CRN_RNG0_MATCH_TH_CGST0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_CRN_RNG1_MATCH_TH_CGST0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REPTEST_MATCH_TH: Repetition Count Match Count Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REPTEST_SOFT_FAIL_TH: Repetition Count Soft Fail Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SAMPLE_SIZE: Adaptive Proportion Sample Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_WINDOW_SIZE: Adaptive Proportion Window Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_RRN_RNG0_MATCH_TH: Adaptive Proportion RRN RNG0 Match Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_RRN_RNG1_MATCH_TH: Adaptive Proportion RRN RNG1 Match Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_CRN_RNG0_MATCH_TH: Adaptive Proportion CRN RNG0 Match Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_CRN_RNG1_MATCH_TH: Adaptive Proportion CRN RNG1 Match Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Self Test Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E2"</A>00000000020110E2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_ST1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_ST1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_SOFT_FAIL_TH_CGST1Q.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_1BIT_MATCH_TH_MIN_CGST1Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.ADAPTEST_1BIT_MATCH_TH_MAX_CGST1Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SOFT_FAIL_TH: Adaptive Proportion Soft Fail Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_1BIT_MATCH_TH_MIN: Adaptive Proportion 1Bit Match Threshold Minimum</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_1BIT_MATCH_TH_MAX: Adaptive Proportion 1Bit Match Threshold Max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Self Test Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E3"</A>00000000020110E3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_ST2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_ST2<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ADAPTEST.SOFT_FAIL_COUNT_RRN_RNG0_SFCGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ADAPTEST.SOFT_FAIL_COUNT_RRN_RNG1_SFCGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ADAPTEST.SOFT_FAIL_COUNT_CRN_RNG0_SFCGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_ADAPTEST.SOFT_FAIL_COUNT_CRN_RNG1_SFCGQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REPTEST.SOFT_FAIL_COUNT_RNG0_SFCGQ.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REPTEST.SOFT_FAIL_COUNT_RNG1_SFCGQ.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG0: Adaptive Proportion RRN RNG0 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG1: Adaptive Proportion RRN RNG1 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG0: Adaptive Proportion CRN RNG0 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG1: Adaptive Proportion CRN RNG1 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REPTEST_SOFT_FAIL_COUNT_RNG0: Repetition Test RNG0 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REPTEST_SOFT_FAIL_COUNT_RNG1: Repetition Test RNG1 Soft Fail Count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG RRN Bypass Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E4"</A>00000000020110E4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_BYPASS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_BYPASS<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RRN_BYPASS_DATA_CGBYPQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RRN_BYPASS_DATA: RRN Bypass Data</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Read Delay Parameters Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E5"</A>00000000020110E5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_RDELAY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_RDELAY<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_CQ_RDELAY_FILL_THRESHOLD_CGRDLYQ.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_CQ_RDELAY_DRAIN_THRESHOLD_CGRDLYQ.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_CQ_RDELAY_LFSR_RESEED_EN_CGRDLYQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_CQ_RDELAY_READ_RTY_RATIO_CGRDLYQ.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_CQ_RDELAY_FILL_THRESHOLD: Read Delay Fill Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_CQ_RDELAY_DRAIN_THRESHOLD: Read Delay Drain Threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_CQ_RDELAY_LFSR_RESEED_EN: Read Delay LFSR Reseed Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_CQ_RDELAY_READ_RTY_RATIO: Read Delay Read Retry Ratio</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E6"</A>00000000020110E6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_RESET<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.RNG_RESETQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETPART_3P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_RESET: RNG Reset</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Failed Interrupt Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E7"</A>00000000020110E7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_UMAC.RNG_FAILED_INT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_RNG_FAILED_INT<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register specifies the address used to optionally post an interrupt when both RNG noise sources have failed. </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.RNG_FAILED_INT_ADDR_CGR22Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_UMAC.UMAC_REGS.RNG_FAILED_INT_ADDR_CGR22Q.LATC.L2(1:44) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_FAILED_INT_ENABLE: RNG Failed Interrupt Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RNG_FAILED_INT_ADDRESS: RNG Failed Interrupt Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RNG Self Test Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020110E8"</A>00000000020110E8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.PBI.PBI_RNG.NX_RNG_ST3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_RNG_ST3<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.SAMPTEST_RRN_ENABLE_CGST3Q.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.SAMPTEST_WINDOW_SIZE_CGST3Q.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.SAMPTEST_MATCH_TH_MIN_CGST3Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.PBI.PBI_RNG.RNG_REGS.SAMPTEST_MATCH_TH_MAX_CGST3Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPTEST_RRN_ENABLE: Sample Rate RRN Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPTEST_WINDOW_SIZE: Sample Rate Window Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPTEST_MATCH_TH_MIN: Sample Rate Match Threshold Minimum</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPTEST_MATCH_TH_MAX: Sample Rate Match Threshold Maximum</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine Fault Isolation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011100"</A>0000000002011100 (SCOM)<BR>
<A NAME="0000000002011101"</A>0000000002011101 (SCOM1)<BR>
<A NAME="0000000002011102"</A>0000000002011102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DMA_ENG_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DMA_ENG_FIR<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>DMA and Engine Fault Isolation Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_HANG_TIMER_FIR: DMA Hang Timer FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SHM_INVALID_STATE_FIR: SHM invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_02_FIR: Reserved FIR bit 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_03_FIR: Reserved FIR bit 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_842_ECC_CE_FIR: Channel 0 842 array corrected ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_842_ECC_UE_FIR: Channel 0 842 array uncorrectable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_842_ECC_CE_FIR: Channel 1 842 array corrected ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_842_ECC_UE_FIR: Channel 1 842 array uncorrectable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_NONZERO_CSB_CC_FIR: DMA non-zero CSB CC detected FIR bit. Lab use only. Masked.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_ECC_CE_FIR: DMA array correctable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_INRD_ECC_CE_FIR: DMA outbound write/inbound read correctable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_ECC_CE_FIR: Channel 4 Gzip array corrected ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_ECC_UE_FIR: Channel 4 Gzip array corrected ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_PE_FIR: Channel 4 Gzip array parity error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OTHER_SCOM_SAT_FIR: Error from other SCOM satellites FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INVALID_STATE_UNRECOV_FIR: DMA invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INVALID_STATE_RECOV_FIR: DMA invalid state error FIR bit. Unrecoverable despite name</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_ECC_UE_FIR: DMA array uncorrectable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_INRD_ECC_UE_FIR: DMA outbound write/inbound read uncorrectable ECC error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INRD_DONE_ERR_FIR: DMA inbound read error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_842_INVALID_STATE_FIR: Channel 0 842 invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_842_INVALID_STATE_FIR: Channel 1 842 invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH2_SYM_INVALID_STATE_FIR: Channel 2 SYM invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH3_SYM_INVALID_STATE_FIR: Channel 3 SYMinvalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_INVALID_STATE_FIR: Channel 4 Gzip invalid state error FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_25_FIR: Reserved FIR bit 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_26_FIR: Reserved FIR bit 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_27_FIR: Reserved FIR bit 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_28_FIR: Reserved FIR bit 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_29_FIR: Reserved FIR bit 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_30_FIR: Reserved FIR bit 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_ECC_UE_FIR: UE error on CRB QW0 or QW4 FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRB_ECC_SUE_FIR: SUE error on CRB QW0 or QW4 FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_INRD_ECC_SUE_FIR: SUE error on something other than CRB QW0 or QW4 FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0_842_WATCHDOG_FIR: Channel 0 842 watchdog timer expired FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1_842_WATCHDOG_FIR: Channel 1 842 watchdog timer expired FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH2_SYM_WATCHDOG_FIR: Channel 2 SYM watchdog timer expired FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH3_SYM_WATCHDOG_FIR: Channel 3 SYM watchdog timer expired FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_38_FIR: Reserved FIR bit 38. Hypervisor can use to signal local xstop to FSP.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4_GZIP_WATCHDOG_FIR: Channel 4 Gzip watchdog timer expired FIR bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_40_FIR: Reserved FIR bit 40</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_41_FIR: Reserved FIR bit 41</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42_FIR: Reserved FIR bit 42</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43_FIR: Reserved FIR bit 43</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_44_FIR: Reserved FIR bit 44</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_45_FIR: Reserved FIR bit 45</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_46_FIR: Reserved FIR bit 46</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_47_FIR: Reserved FIR bit 47</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011103"</A>0000000002011103 (SCOM)<BR>
<A NAME="0000000002011104"</A>0000000002011104 (SCOM1)<BR>
<A NAME="0000000002011105"</A>0000000002011105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DMA_ENG_FIR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DMA_ENG_FIR_MASK<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DMA_ENG_FIR_MASK_BITS: DMA and Engine FIR Mask Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine FIR Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011106"</A>0000000002011106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DMA_ENG_FIR_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DMA_ENG_FIR_ACTION0<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DMA_ENG_FIR_ACTION0_BITS: DMA and Engine FIR Action 0 Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine FIR Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011107"</A>0000000002011107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DMA_ENG_FIR_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DMA_ENG_FIR_ACTION1<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DMA_ENG_FIR_ACTION1_BITS: DMA and Engine FIR Action 1 Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011108"</A>0000000002011108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DMA_ENG_FIR_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DMA_ENG_FIR_WOF<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DMA_ENG_FIR_WOF_BITS: DMA and Engine FIR WOF Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Mux Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201110A"</A>000000000201110A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_DEBUGMUX_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_DEBUGMUX_CTRL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.DEBUGMUX_CTRL_REGQ.LATC.L2(47:60) [00000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_DEBUGMUX_CTRL_BITS: NX Debug Bus Selects</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Trigger Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201110B"</A>000000000201110B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_TRIGGER_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_TRIGGER_CTRL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.TRIGGER_CTRL_REGQ.LATC.L2(50:61) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_TRIGGER_CTRL_BITS: NX Trigger Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DMA and Engine Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201110C"</A>000000000201110C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.DBG.NX_ERRORINJ_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_NX_ERRORINJ_CTRL<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.ERRORINJ_CTRL_REG_02_15Q.LATC.L2(2:15) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.ERRORINJ_CTRL_REG_23_46Q.LATC.L2(23:46) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.DBG.ERRORINJ_CTRL_REG_48_60Q.LATC.L2(48:60) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0EFT_ERRORINJ_ENA: Channel 0 842 Array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0EFT_ERRORINJ_TYPE: Channel 0 842 Array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0EFT_ERRORINJ_ACTION: Channel 0 842 Array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH0EFT_ERRORINJ_SELECT: Channel 0 842 Array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1EFT_ERRORINJ_ENA: Channel 1 842 Array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1EFT_ERRORINJ_TYPE: Channel 1 842 Array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1EFT_ERRORINJ_ACTION: Channel 1 842 Array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH1EFT_ERRORINJ_SELECT: Channel 1 842 Array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INWR_ERRORINJ_ENA: DMA Inbound write error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INWR_ERRORINJ_TYPE: DMA Inbound write error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INWR_ERRORINJ_ACTION: DMA Inbound write error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_ERRORINJ_ENA: DMA Outbound write error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_ERRORINJ_TYPE: DMA Outbound write error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_ERRORINJ_ACTION: DMA Outbound write error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INGARRAY_ERRORINJ_ENA: DMA Ingress array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INGARRAY_ERRORINJ_TYPE: DMA Ingress array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INGARRAY_ERRORINJ_ACTION: DMA Ingress array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_INGARRAY_ERRORINJ_SELECT: DMA Ingress array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_EGRARRAY_ERRORINJ_ENA: DMA Egress array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_EGRARRAY_ERRORINJ_TYPE: DMA Egress array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_EGRARRAY_ERRORINJ_ACTION: DMA Egress array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_EGRARRAY_ERRORINJ_SELECT: DMA Egress array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CRBARRAY_ERRORINJ_ENA: DMA CRB store array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CRBARRAY_ERRORINJ_TYPE: DMA CRB store array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CRBARRAY_ERRORINJ_ACTION: DMA CRB store array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_CRBARRAY_ERRORINJ_SELECT: DMA CRB store array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4GZIP_ERRORINJ_ENA: CH4 Gzip Array error inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4GZIP_ERRORINJ_TYPE: CH4 Gzip Array error inject type <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4GZIP_ERRORINJ_ACTION: CH4 Gzip Array error inject action <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CH4GZIP_ERRORINJ_SELECT: CH4 Gzip Array error inject select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_QW0_UEINJ_ENA: DMA Outbound write CRB QW0 UE inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_OUTWR_QW4_UEINJ_ENA: DMA Outbound write CRB QW4 UE inject enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011140"</A>0000000002011140 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.GZIP_CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_CONTROL_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.CONTROL_REG_00_03Q.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.CONTROL_REG_08_15Q.LATC.L2(8:15) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_NEAR_HISTORY: Disable near history matches for Gzip compression</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FAR_HISTORY: Disable far history matches for Gzip compression</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_EXTRA_HASH_ACCESSES: Disable extra hash table accesses for Gzip compression</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_EXTRA_FIFO_ACCESSES: Disable extra fifo accesses for Gzip compression</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HASH_SIZE_MASK: Size of hash functions for hash table access in Gzip compression <BR>Dial enums:<BR>8BIT=>0b10000000<BR>16BIT=>0b11000000<BR>24BIT=>0b11100000<BR>32BIT=>0b11110000<BR>40BIT=>0b11111000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000 <BR>Dial enums:<BR>8BIT=>0b10000000<BR>16BIT=>0b11000000<BR>24BIT=>0b11100000<BR>32BIT=>0b11110000<BR>40BIT=>0b11111000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 0 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011141"</A>0000000002011141 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_0_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_0_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_0_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_0_HASH_FUNCTION: Compression hash function for hash table address bit 0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 1 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011142"</A>0000000002011142 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_1_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_1_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_1_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_1_HASH_FUNCTION: Compression hash function for hash table address bit 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 2 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011143"</A>0000000002011143 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_2_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_2_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_2_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_2_HASH_FUNCTION: Compression hash function for hash table address bit 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 3 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011144"</A>0000000002011144 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_3_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_3_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_3_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_3_HASH_FUNCTION: Compression hash function for hash table address bit 3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 4 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011145"</A>0000000002011145 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_4_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_4_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_4_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_4_HASH_FUNCTION: Compression hash function for hash table address bit 4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 5 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011146"</A>0000000002011146 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_5_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_5_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_5_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_5_HASH_FUNCTION: Compression hash function for hash table address bit 5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 6 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011147"</A>0000000002011147 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_6_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_6_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_6_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_6_HASH_FUNCTION: Compression hash function for hash table address bit 6</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 7 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011148"</A>0000000002011148 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_7_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_7_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_7_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_7_HASH_FUNCTION: Compression hash function for hash table address bit 7</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 8 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011149"</A>0000000002011149 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_8_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_8_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_8_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_8_HASH_FUNCTION: Compression hash function for hash table address bit 8</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 9 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114A"</A>000000000201114A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_9_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_9_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_9_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_9_HASH_FUNCTION: Compression hash function for hash table address bit 9</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Address 10 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114B"</A>000000000201114B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.ADDR_10_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_ADDR_10_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ADDR_10_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADDRESS_10_HASH_FUNCTION: Compression hash function for hash table address bit 10</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 0 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114C"</A>000000000201114C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_0_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_0_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_0_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_0_HASH_FUNCTION: Compression hash function for hash table tag 0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 1 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114D"</A>000000000201114D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_1_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_1_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_1_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_1_HASH_FUNCTION: Compression hash function for hash table tag 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 2 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114E"</A>000000000201114E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_2_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_2_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_2_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_2_HASH_FUNCTION: Compression hash function for hash table tag 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 3 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201114F"</A>000000000201114F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_3_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_3_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_3_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_3_HASH_FUNCTION: Compression hash function for hash table tag 3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 4 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011150"</A>0000000002011150 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_4_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_4_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_4_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_4_HASH_FUNCTION: Compression hash function for hash table tag 4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Tag 5 Hash Function Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011151"</A>0000000002011151 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.DATATAG_5_HASH_FUNCTION_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_DATATAG_5_HASH_FUNCTION_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.TAG_5_HASH_REGQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATATAG_5_HASH_FUNCTION: Compression hash function for hash table tag 5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>GZIP Error Report Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011152"</A>0000000002011152 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>NX.CH4.GZIP_ERRRPT_HOLD_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF>PU_GZIP_ERRRPT_HOLD_REG<BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>NX.CH4.HASH.HASHSCOM.ERRRPT_HOLD_REGQ.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GZIP_ERRRPT_HOLD: GZIP engine c_err_rpt_holds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS Unit FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011400"</A>0000000002011400 (SCOM)<BR>
<A NAME="0000000002011401"</A>0000000002011401 (SCOM1)<BR>
<A NAME="0000000002011402"</A>0000000002011402 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Local FIR register for the VAS unit logic </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_LOGIC_HW_ERROR: Hardware error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_LOGIC_HW_ERROR: Hardware error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_LOGIC_HW_ERROR: Hardware error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_LOGIC_HW_ERROR: Hardware error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_LOGIC_HW_ERROR: Hardware error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_PARITY_ERROR: PowerBus parity error detected on CQ logic interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_RD_ADDR_ERROR: CQ logic detected PowerBus address error on CRESP from a read operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_WR_ADDR_ERROR: CQ logic detected PowerBus address error on CRESP from a write operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_CE_ERROR: Correctable ECC error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_CE_ERROR: Correctable ECC error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_CE_ERROR: Correctable ECC error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_CE_ERROR: Correctable ECC error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_CE_ERROR: Correctable ECC error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_OB_CE_ERROR: ECC Correctable Error detected on CQ outbound PowerBus interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_OB_UE_ERROR: ECC UNCorrectable Error detected on CQ outbound PowerBus interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_MASTER_FSM_HANG: PowerBus state machine hang detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_UE_ERROR: Uncorrectable ECC error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_UE_ERROR: Uncorrectable ECC error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_UE_ERROR: Uncorrectable ECC error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_UE_ERROR: Uncorrectable ECC error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_UE_ERROR: Uncorrectable ECC error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_PARITY_ERROR: Parity error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_SW_CAST_ERROR: Software cast error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_SMF_ACCESS_ERROR: VAS attempted to access a memory address which has the secure memory bit set <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_SUE_ERROR: ECC sue error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_SUE_ERROR: ECC sue error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_SUE_ERROR: ECC sue error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_SUE_ERROR: ECC sue error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_SUE_ERROR: ECC sue error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED29: PowerBus link error detected on read operation in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED30: PowerBus link error detected on write operation in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED31: PowerBus link abort operation received in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_HYP_RD_ADDR_ERR: Address error detected on hypervisor MMIO read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_OS_RD_ADDR_ERR: Address error detected on OS MMIO read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_HYP_WR_ADDR_ERR: Address error detected on hypervisor MMIO write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_OS_WR_ADDR_ERR: Address error detected on OS MMIO write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_NON8B_HYP_ERR: non-8-Byte MMIO detected by hypervisor <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_NON8B_OS_ERR: non-8-Byte MMIO detected by user or OS <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WM_WIN_NOT_OPEN_ERR: Unused - Was Write monitor operation attempted on a window that is not open <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WM_MULTIHIT_ERR: Unused - Was Multiple write monotor registers match the same snooped PB operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PG_MIG_DISABLED_ERR: Unused - Was Page Migration Register is not valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PG_MIG_SIZE_MISMATCH_ERR: Unused - Was Page Migration Register size does not match corresponding FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NOTIFY_FAILED_ERR: ASB_Notify sent but not claimed and interrupts were disabled in window context <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_MON_NOT_DISABLED_ERR: Unused - Was Write monitor operation hit a window which has notification disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_REJECTED_PASTE_CMD: VAS rejected a PB paste command. See window status register for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATA_HANG_DETECTED: VAS hung waiting for data from PowerBus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INCOMING_PB_PARITY_ERR: Incoming PowerBus parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM1_SAT_ERR: HW error from SCOM Satellite 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_LOCAL_XSTOP: NX Local Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_MMIO_ADDR_ERR: SCOM MMIO address offset error. SCOM-initiated MMIO address did not decode to valid address. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_RG_FIR_TOPO_INDEX_ERR: TopoID Error Bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011403"</A>0000000002011403 (SCOM)<BR>
<A NAME="0000000002011404"</A>0000000002011404 (SCOM1)<BR>
<A NAME="0000000002011405"</A>0000000002011405 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Error mask register <BR>  (Action0, Action1, Mask) = Action Select <BR>  (0,0,0) = System Checkstop Error <BR>  (0,1,0) = Recoverable Error <BR>  (1,0,0) = Not Used <BR>  (1,1,0) = Local Checkstop Error <BR>  (x,x,1) = MASKED <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_LOGIC_HW_ERROR_MASK: Mask for hardware error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_LOGIC_HW_ERROR_MASK: Mask for hardware error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_LOGIC_HW_ERROR_MASK: Mask for hardware error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_LOGIC_HW_ERROR_MASK: Mask for hardware error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_LOGIC_HW_ERROR_MASK: Mask for hardware error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_PARITY_ERROR_MASK: Mask for PowerBus parity error detected on CQ logic interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_RD_ADDR_ERROR_MASK: Mask for PowerBus address error detected by CQ logic on CRESP from a read operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_WR_ADDR_ERROR_MASK: Mask for PowerBus address error detected by CQ logic on CRESP from a write operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_CE_ERROR_MASK: Mask for correctable ECC error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_CE_ERROR_MASK: Mask for correctable ECC error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_CE_ERROR_MASK: Mask for correctable ECC error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_CE_ERROR_MASK: Mask for correctable ECC error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_CE_ERROR_MASK: Mask for correctable ECC error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_OB_CE_ERROR_MASK: Mask for ECC Correctable Error detected on CQ outbound PowerBus interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_OB_UE_ERROR_MASK: Mask for ECC UNCorrectable Error detected on CQ outbound PowerBus interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_PB_MASTER_FSM_HANG_MASK: Mask for PowerBus state machine hang detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_UE_ERROR_MASK: Mask for uncorrectable ECC error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_UE_ERROR_MASK: Mask for uncorrectable ECC error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_UE_ERROR_MASK: Mask for uncorrectable ECC error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_UE_ERROR_MASK: Mask for uncorrectable ECC error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_UE_ERROR_MASK: Mask for uncorrectable ECC error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_PARITY_ERROR_MASK: Mask for parity error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_SW_CAST_ERROR_MASK: Mask for software cast error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_SMF_ACCESS_ERROR_MASK: Mask for error detected when VAS tries to access secure memory <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_ECC_SUE_ERROR_MASK: Mask for ECC sue error detected in Egress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_ECC_SUE_ERROR_MASK: Mask for ECC sue error detected in Ingress logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_ECC_SUE_ERROR_MASK: Mask for ECC sue error detected in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_ECC_SUE_ERROR_MASK: Mask for ECC sue error detected in WC logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_ECC_SUE_ERROR_MASK: Mask for ECC sue error detected in RG logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED29_MASK: Mask for PowerBus link error detected on read operation in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED30_MASK: Mask for PowerBus link error detected on write operation in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED31_MASK: Mask for PowerBus link abort operation received in CQ logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_HYP_RD_ADDR_ERR_MASK: Mask for address error detected on hypervisor MMIO read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_OS_RD_ADDR_ERR_MASK: Mask for address error detected on OS MMIO read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_HYP_WR_ADDR_ERR_MASK: Mask for address error detected on hypervisor MMIO write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_OS_WR_ADDR_ERR_MASK: Mask for address error detected on OS MMIO write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_NON8B_HYP_ERR_MASK: Mask for non-8-Byte MMIO detected by hypervisor <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_NON8B_OS_ERR_MASK: Mask for non-8-Byte MMIO detected by user or OS <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WM_WIN_NOT_OPEN_ERR_MASK: Unused - Was Mask for write monitor operation attempted on a window that is not open <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WM_MULTIHIT_ERR_MASK: Unused - Was Mask for multiple write monotor registers which match the same snooped PB operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PG_MIG_DISABLED_ERR_MASK: Unused - Was Mask for Page Migration Register which is not valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PG_MIG_SIZE_MISMATCH_ERR_MASK: Unused - Was Mask for Page Migration Register whos size does not match corresponding FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NOTIFY_FAILED_ERR_MASK: Mask for ASB_Notify sent but not claimed and interrupts were disabled in window context <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WR_MON_NOT_DISABLED_ERR_MASK: Unused - Was Mask for write monitor operation hit a window which has notification disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_REJECTED_PASTE_CMD_MASK: Mask for VAS rejecting a PB paste command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATA_HANG_DETECTED_MASK: Mask for VAS hang waiting for data from PowerBus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INCOMING_PB_PARITY_ERR_MASK: Mask for incoming PowerBus parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM1_SAT_ERR_MASK: Mask for HW error from SCOM Satellite 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NX_LOCAL_XSTOP_MASK: Mask for NX Local Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_MMIO_ADDR_ERR_MASK: Mask for SCOM MMIO address offset error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_RG_FIR_TOPO_INDEX_ERR_MASK: Mask for TopoID Error Bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51_MASK: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS FIR Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011406"</A>0000000002011406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Action Select 0 for the FIR bits </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_FIR_ACTION0: MSB of action select for corresponding bit in FIR <BR> (Action0, Action1, Mask) = Action Select <BR> (0,0,0) = System Checkstop Error <BR> (0,1,0) = Recoverable Error <BR> (1,0,0) = Not Used <BR> (1,1,0) = Local Checkstop Error <BR> (x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS FIR Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011407"</A>0000000002011407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Action Select 1 for the FIR bits </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_FIR_ACTION1: MSB of action select for corresponding bit in FIR <BR> (Action0, Action1, Mask) = Action Select <BR> (0,0,0) = System Checkstop Error <BR> (0,1,0) = Recoverable Error <BR> (1,0,0) = Not Used <BR> (1,1,0) = Local Checkstop Error <BR> (x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VAS FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011408"</A>0000000002011408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_FIR_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Who is on first register indicates which error occurred first </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VAS_FIR_WOF: WOF Register locks on first error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Window Context MMIO Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140A"</A>000000000201140A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WCMBAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.WCMBARQ.LATC.L2(8:38) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WCMBAR_BASE_ADDR: Base address for the start of the MMIOable registers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OS/User Window Context MMIO Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140B"</A>000000000201140B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_UWMBAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.UWMBARQ.LATC.L2(8:35) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UWMBAR_BASE_ADDR: Base address for the start of the OS/User MMIOable registers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Buffer Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140C"</A>000000000201140C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_BUFCTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.BUF_CTLQ.LATC.L2(49:55) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.CONSUMED_BUFQ.LATC.L2(57:63) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOTAL_FREE_BUF_COUNT: Total number of buffers in the free pool <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONSUMED_BUF_COUNT: Number of free pool buffers that VAS is actively using <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Miscellaneous Status and North Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140D"</A>000000000201140D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_MISCCTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MISC_CTL_NORTH1Q.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MISC_CTL_NORTH2Q.LATC.L2(47:59) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_4VS64: 4K vs 64K striding of window ID bits in paste commands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_ACCEPT_PASTE: When this bit is asserted VAS will snoop for and accept paste commands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_ENABLE_WRMON: Unused - Was Assert this bit to enable the write monitoring function in VAS <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_DISABLE_PUSH2MEM_LIMIT: Disable the push-to-memory credit limit (Default limit is one push-to-mem operation at a time.) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_QUIESCE_REQUEST: Quiesce requested. VAS logic will stop accepting work and will quiesce when in-progress work is done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_PREFETCH_DISABLE: Prefetch disable switch. Tells Ingress logic to turn OFF RCV window prefetching for SND window requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_WCMBAR_ENABLE: Enable WCMBAR. VAS will ignore commands to WCMBAR when disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_UWCMBAR_ENABLE: Enable UWCMBAR. VAS will ignore commands to UWCMBAR when disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_RMABAR_ENABLE: Enable RMABAR. VAS will ignore RMA commands and RMABAR when disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_UNUSED_BITS: Unused bits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_INVALIDATE_CAM_LOC: Assert this bit to invalidate the CAM location specified in bits 49:55. Hardware clears this bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_INVALIDATE_CAM_ALL: Assert this bit to invalidate the entire CAM. All entries will be forced back to memory and marked invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_CAM_LOCATION: This location in the CAM will be invalidated when bit 47 is asserted. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_CAM_INVAL_DONE: CAM Invalidate Done Bit: This bit is asserted when a CAM invalidate operation is completed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_UNUSED_BITS2: Unused bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_HMI_ACTIVE: HMI Active Bit: This bit indicates that VAS experienced a local checkstop and set the HMI FIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISC_CTL_RG_IS_IDLE: When this bit is asserted VAS RG logic is currently idle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote Memory Access Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140E"</A>000000000201140E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_RMABAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.RMABARQ.LATC.L2(8:51) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RMA_BAR: Remote memory access base address register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Remote Memory Access Base Address Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201140F"</A>000000000201140F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_RMABARM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.RMABARMQ.LATC.L2(8:51) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RMA_BAR_MASK: Remote memory access base address mask register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 0 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011410"</A>0000000002011410 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON0BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 1 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011411"</A>0000000002011411 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON1BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 2 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011412"</A>0000000002011412 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON2BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 3 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011413"</A>0000000002011413 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON3BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 4 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011414"</A>0000000002011414 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON4BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 5 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011415"</A>0000000002011415 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON5BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 6 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011416"</A>0000000002011416 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON6BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 7 Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011417"</A>0000000002011417 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON7BAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 0 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011418"</A>0000000002011418 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON0WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 1 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011419"</A>0000000002011419 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON1WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 2 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141A"</A>000000000201141A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON2WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 3 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141B"</A>000000000201141B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON3WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 4 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141C"</A>000000000201141C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON4WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 5 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141D"</A>000000000201141D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON5WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 6 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141E"</A>000000000201141E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON6WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 7 Window ID Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201141F"</A>000000000201141F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON7WID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 0 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011420"</A>0000000002011420 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON0CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 1 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011421"</A>0000000002011421 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON1CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 2 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011422"</A>0000000002011422 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON2CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 3 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011423"</A>0000000002011423 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON3CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 4 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011424"</A>0000000002011424 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON4CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 5 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011425"</A>0000000002011425 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON5CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 6 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011426"</A>0000000002011426 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON6CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Write Monitor 7 TType Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011427"</A>0000000002011427 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_WRMON7CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011428"</A>0000000002011428 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_RESERVE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Window ID MMIO Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011429"</A>0000000002011429 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_MMIOCTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MMIO_CTL0Q.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MMIO_CTL36Q.LATC.L2(36:63) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_INIT: Initiate MMIO Operation. SW asserts this bit to start MMIO. HW clears bit when MMIO is done. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_COMP: MMIO Complete. HW asserts this bit when MMIO operation is complete. SW must clear bit before reuse <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_OPTYPE: Operation type load/store. 0 = MMIO Store, 1 = MMIO Load <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_ACTYPE: Window Cache Access Type: 0 = Normal MMIO read/write, 1 = Raw read of WC array contents <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_OP_ERR: Error Indicator: 0=no error, 1=Operation completed with error (typically bad addr offset) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_UNUSED: Window ID MMIO Control Register unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_OFFSET: Register Offset, this field specifies the register to be read or written. Not used for raw array content display operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_CTL_WINID: Window ID, specifies which of the 64K window IDs should be read or written. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Window ID MMIO Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142A"</A>000000000201142A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_MMIODATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MMIO_DATAQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_DATA: Data for MMIO write or read operation. ECC for read operation is in the Window ID MMIO ECC Register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IN c_err_rpt Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142B"</A>000000000201142B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_INERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.IN_CERR_RSTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.IN_CERR_DATAQ.LATC.L2(4:31) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_RESET: c_err_rpt (Error capture) reset bit for IN logic. Asserting this bit resets the error capture keeper latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT4: ECC Correctable Error (CE) in Window Cache Data0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT5: ECC Correctable Error (CE) in Window Cache Data1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT6: ECC Un-Correctable Error (UE) in Window Cache Data0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT7: ECC Un-Correctable Error (UE) in Window Cache Data1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT8: ECC Special Un-Correctable Error (SUE) in Window Cache Data0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT9: ECC Special Un-Correctable Error (SUE) in Window Cache Data1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT10: Parity error on CAM data fields while doing a castout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT11: Parity error on CAM data fields while doing an MMIO operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT12: Parity error on CAM lookup send data fields for a paste command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT13: Parity error on CAM lookup receive data fields for a paste command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT14: Parity error on CAM WINID field <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT15: Software tried to castout an entry that was still in use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT16: VAS received a paste command for a WINID that is being castout by software <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT17: Hardware rejected an RMA (read or write) command arriving on RCMD bus 1, 2, or 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT18: Hardware rejected a paste cmd received on bus0 due to L=1 (length not zero) or command was an RMA read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT19: Hardware rejected a paste cmd due to send window being closed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT20: Hardware rejected a paste cmd due to receive window being closed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT21: Hardware rejected a paste cmd because (send)fault window had no credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT22: Hardware rejected a paste cmd because send window had no credits (and HW is configured to do this) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT23: Hardware rejected a paste cmd because receive(fault) window had no credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT24: Hardware rejected a paste cmd because receive window had no credits (and HW is configured to do this) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT25: Multihit detected in CAM during a send window lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT26: Multihit detected in CAM during a receive window lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT27: Multihit detected in CAM during an MMIO lookup <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT28: Combined response hit multiple entries in Ingress cResp logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT29: State machine entered an invalid state in the castout logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT30: Data arrived for send window context, but no CAM slot was reserved for prefetching receive window context <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_CERR_BIT31: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RG c_err_rpt Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142C"</A>000000000201142C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_RGERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.RG_CERR_RSTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.RG_CERR_DATAQ.LATC.L2(4:23) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_RESET: c_err_rpt (Error capture) reset bit for RG logic. Asserting this bit resets the error capture keeper latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT4: RCMD Bus 0 Address parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT5: RCMD Bus 1 Address parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT6: RCMD Bus 2 Address parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT7: RCMD Bus 3 Address parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT8: RCMD Bus 0 TTAG parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT9: RCMD Bus 1 TTAG parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT10: RCMD Bus 2 TTAG parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT11: RCMD Bus 3 TTAG parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT12: Parity error detected on the current state of the MMIO State Machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_BIT13: MMIO State Machine has entered an invalid state <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_CERR_UNUSED_BITS: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Bus IN/RG and Group Trace/PMU Selection Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142D"</A>000000000201142D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_DBGNORTH</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.DBG_NORTHQ.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_RG_TRACE_DATA_LO: Trace data selection for bits 00-43: 0b00=pass Ingress data, 0b01=pass CQ data, 0b10=pass RG internal data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_RG_TRACE_DATA_HI: Trace data selection for bits 44-87: 0b00=pass Ingress data, 0b01=pass CQ data, 0b10=pass RG internal data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_RG_TRIGGERS_01: Trigger selection for triggers 0,1: 0b00=pass Ingress trigs, 0b01=pass CQ trigs, 0b10=pass RG internal trigs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_RG_TRIGGERS_23: Trigger selection for triggers 2,3: 0b00=pass Ingress trigs, 0b01=pass CQ trigs, 0b10=pass RG internal trigs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_GROUP_SEL_LO: Select Ingress internal trace groups for bits 0:43, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_GROUP_SEL_HI: Select Ingress internal trace groups for bits 44:87, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_TRIGGER_SEL_01: Select Ingress internal trigger group for triggers 0,1, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_TRIGGER_SEL_23: Select Ingress internal trigger group for triggers 2,3, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_GROUP_SEL_LO: Select RG internal trace groups for bits 0:43, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_GROUP_SEL_HI: Select RG internal trace groups for bits 44:87, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_TRIGGER_SEL_01: Select RG internal trigger group for triggers 0,1, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_TRIGGER_SEL_23: Select RG internal trigger group for triggers 2,3, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_IN_TRACE: Enable Ingress trace logic. Must be asserted to trace Ingress data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RG_TRACE: Enable RG trace logic. Must be asserted to trace RG data, or pass Ingress, CQ, WC, or EG data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_NORTH_UNUSED_BITS0: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_RG_PMU_DATA: Select PMU data out, bits 0-31: 0b0=pass Ingress/RG data, 0b1=pass EG/CQ data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_NORTH_UNUSED_BITS1: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_IN_PMU_COUNTING: Enable Ingress PMU counting. Must be asserted to count Ingress events. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RG_PMU_COUNTING: Enable RG PMU counting. Must be asserted to count RG events, or pass Ingress, CQ, WC, or EG events. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of IN trace data for bits 0:43. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of IN trace data for bits 44:87. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of EG trace data for bits 0:43. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of EG trace data for bits 44:87. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of RG trace data for bits 0:43. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of RG trace data for bits 44:87. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of IN trace triggers for bits 0:1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IN_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of IN trace triggers for bits 2:3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of EG trace triggers for bits 0:1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of EG trace triggers for bits 2:3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of RG trace triggers for bits 0:1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RG_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of RG trace triggers for bits 2:3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Bus Data Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142E"</A>000000000201142E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_DBGCONT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.DBG_DATA0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_BUS_BITS_0_63: This dial contains bits 0-63 of the Trace/DBG bus <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Bus Data and Trigger Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201142F"</A>000000000201142F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_DBGTRIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.DBG_DATA1Q.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_BUS_BITS_64_87: This dial contains bits 64-87 of the Trace/DBG bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_BUS_TRIGGER_BITS: This dial contains trigger bits 0-3 of the Trace/Trigger bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Performance Monitor Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011430"</A>0000000002011430 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_PMCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.PMU_CTLQ.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PU_BIT_ENABLES: Each bit of this dial is used to enable the associated performance counter bit and send it to the PMU <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PU_CNTL_UNUSED: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Window ID MMIO ECC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011431"</A>0000000002011431 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_MMIOECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.MMIO_ECCQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_ECC: ECC for MMIO data returned by MMIO read operation. Data is in Window ID MMIO Data Register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>North ECC Error Injection Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011432"</A>0000000002011432 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_ERRINJNO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.ERR_INJ_NORTHQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_NORTH_WC_ENA: Enable ECC error injection in MMIO logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_NORTH_WC_TYP: ECC error injection type for MMIO logic: 0 = sigle bit errors, 1 = double bit errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_NORTH_WC_FRQ: ECC error injection frequency for MMIO logic: 0 = single shot, 1 = continuous errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_NORTH_WC_UNUSED: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CAM Display Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011433"</A>0000000002011433 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_CAMDISPCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.SCOMSAT.SCOMSAT.SCOMSAT.DATA_SHIFTER.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.SCOMFIR.SCOMSAT.SCOMSAT.SCOMSAT.DATA_SHIFTER.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:15</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CAM Display Data 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011434"</A>0000000002011434 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_CAMDATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.CAM_DISP_DATA0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CAM_DISPLAY_REG_0: This dial contains bits 0-63 of the CAM Display 0 Register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CAM Display Data 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011435"</A>0000000002011435 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_RG.SCF.VAS_CAMDATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_RG.SCF.CAM_DISP_DATA1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CAM_DISPLAY_REG_1: This dial contains bits 0-63 of the CAM Display 1 Register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Window Context Backing Store Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011440"</A>0000000002011440 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_WCBSBAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.WCBSBARQ.LATC.L2(8:40) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_BS_BAR: Window Context Backing Store Base Address Register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011441"</A>0000000002011441 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011442"</A>0000000002011442 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011443"</A>0000000002011443 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011444"</A>0000000002011444 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011445"</A>0000000002011445 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011446"</A>0000000002011446 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved - Was Page Migration Register 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011447"</A>0000000002011447 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PGMIG7</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CQ c_err_rpt Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011448"</A>0000000002011448 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_CQERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.CQ_CERR_RSTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.CQ_CERR_DATAQ.LATC.L2(4:39) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_RESET: c_err_rpt (Error capture) reset bit for CQ logic. Asserting this bit resets the error capture keeper latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT4: Parity error on mmio data RTAG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT5: Parity error on the RTAG for Combined Response Bus 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT6: Parity error on the RTAG for Combined Response Bus 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT7: Parity error on the RTAG for Combined Response Bus 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT8: Parity error on the RTAG for Combined Response Bus 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT9: Parity error on the Address provided for a write operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT10: Parity error on the Address provided for a read operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT11: Parity error on the RTAG for incoming data payload into CQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT12: Parity error on the Combined Response TTAG for Bus 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT13: Parity error on the Combined Response TTAG for Bus 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT14: Parity error on the Combined Response TTAG for Bus 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT15: Parity error on the Combined Response TTAG for Bus 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT16: Parity error on the ATAG for Combined Response Bus 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT17: Parity error on the ATAG for Combined Response Bus 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT18: Parity error on the ATAG for Combined Response Bus 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT19: Parity error on the ATAG for Combined Response Bus 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT20: Hang detected on a write machine (write machine waiting for data for a write read push protocol for example) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT21: Hang detected on a read machine (read machine waiting for data for a read operation) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT22: Ack dead cresp received for a read operation occurring on a write machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT23: Ack dead cresp received for a read operation occurring on a read machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT24: Abort op received for a write machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT25: Abort op received for a read machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT26: Write machine has entered an undefined state (HW error) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT27: Read machine has entered an undefined state (HW error) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT28: Undefined cresp received for a read machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT29: cresp received for a read machine before transition to wait for cresp state (ex. Command not yet mastered) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT30: Data received before the read machine expects it. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT31: Attempt made to start an active read machine. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT32: Undefined cresp received for a write machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT33: cresp received for a write machine before transition to wait for cresp state (ex. Command not yet mastered) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT34: Data received before the write machine expects it. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT35: Attempt made to start an active write machine. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT36: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT37: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT38: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_CERR_BIT39: Unused bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WC c_err_rpt Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011449"</A>0000000002011449 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_WCERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.WC_CERR_RSTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.WC_CERR_DATAQ.LATC.L2(4:23) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_RESET: c_err_rpt (Error capture) reset bit for WC logic. Asserting this bit resets the error capture keeper latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT4: Correctable ECC error (CE) from WC array bank 0 or 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT5: Correctable ECC error (CE) from WC array bank 1 or 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT6: Un-Correctable ECC error (UE) from WC array bank 0 or 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT7: Un-Correctable ECC error (UE) from WC array bank 1 or 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT8: Special Un-Correctable ECC error (SUE) from WC array bank 0 or 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT9: Special Un-Correctable ECC error (SUE) from WC array bank 1 or 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT10: WC logic received an un-exepected castout request <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT11: WC logic sent a new cmd to CQ without waiting for castout ack from previous cmd <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT12: Overflow detected in WC Send FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT13: Read error detected in WC Send FIFO (tried to read an empty FIFO) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT14: Overflow detected in WC Fill FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT15: Read error detected in WC Fill FIFO (tried to read an empty FIFO) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT16: Overflow detected in WC Castout FIFO <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT17: Read error detected in WC Castout FIFO (tried to read an empty FIFO) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT18: Parity check detected invalid (non-hot1) state in Send FIFO FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT19: Parity check detected invalid (non-hot1) state in Fill FIFO FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT20: Parity check detected invalid (non-hot1) state in Castout FIFO FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT21: Parity check detected invalid (non-hot1) state in WC Scrubber FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT22: Parity check detected invalid (non-hot1) state in WC Write FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_CERR_BIT23: Parity check detected invalid (non-hot1) state in WC Read FSM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>EG c_err_rpt Contents Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144A"</A>000000000201144A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_EGERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_CERR_RSTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_CERR_DATAQ.LATC.L2(4:19) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_RESET: c_err_rpt (Error capture) reset bit for EG logic. Asserting this bit resets the error capture keeper latches <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT4: EG Unloader State Machine Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT5: EG Date Buffer State Machine Parity Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT6: EG Data Flow ECC Correctable Error (CE) detected in array 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT7: EG Data Flow ECC Correctable Error (CE) detected in array 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT8: EG Data Flow ECC Un-Correctable Error (UE) detected in array 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT9: EG Data Flow ECC Un-Correctable Error (UE) detected in array 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT10: EG Data Flow ECC Special Un-Correctable Error (SUE) detected in array 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_BIT11: EG Data Flow ECC Special Un-Correctable Error (SUE) detected in array 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_CERR_UNUSEDBITS: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>South ECC Error Injection Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144B"</A>000000000201144B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_ERRINJSO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.ERR_INJ_SOUTHQ.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_WC_ENA: Enable ECC error injection in Window Cache (WC) logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_WC_TYP: ECC error injection type for WC logic: 0 = sigle bit errors, 1 = double bit errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_WC_FRQ: ECC error injection frequency for WC logic: 0 = single shot, 1 = continuous errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_WC_SEL: Array selection for WC arrays: 0b00=array0, 0b01=array1, 0b10=array2, 0b11=array3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_EG_ENA: Enable ECC error injection in Egress (EG) logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_EG_TYP: ECC error injection type for EG logic: 0 = sigle bit errors, 1 = double bit errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_EG_FRQ: ECC error injection frequency for EG logic: 0 = single shot, 1 = continuous errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_EG_SEL: Array selection for EG arrays: 0b0=array0, 0b1=array1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_ERR_INJ_SOUTH_UNUSED: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Bus EG/WC/CQ and Group Trace/PMU Selection Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144C"</A>000000000201144C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_DBGSOUTH</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.DBG_SOUTHQ.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_WC_INT_TRACE_DATA_LO: Select trace data bits 0:43, 0 = pass EG data to CQ, 1 = pass WC internal data to CQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_WC_INT_TRACE_DATA_HI: Select trace data bits 44:87, 0 = pass EG data to CQ, 1 = pass WC internal data to CQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_TRACE_DATA_LO: Select trace data bits 0:43, 0 = pass WC data to RG, 1 = pass CQ internal data to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_TRACE_DATA_HI: Select trace data bits 44:87, 0 = pass WC data to RG, 1 = pass CQ internal data to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_WC_INT_TRACE_TRIG_01: Select trace triggers 0,1, 0 = pass EG triggers to CQ, 1 = pass WC internal triggers to CQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_WC_INT_TRACE_TRIG_23: Select trace triggers 2,3, 0 = pass EG triggers to CQ, 1 = pass WC internal triggers to CQ <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_TRACE_TRIG_01: Select trace triggers 0,1, 0 = pass WC triggers to RG, 1 = pass CQ internal triggers to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_TRACE_TRIG_23: Select trace triggers 2,3, 0 = pass WC triggers to RG, 1 = pass CQ internal triggers to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_GROUP_SEL_LO: Select EG internal trace groups for bits 0:43, 0b0000=group0, 0b0001=group1, ... , 0b1111=group15 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_GROUP_SEL_HI: Select EG internal trace groups for bits 44:87, 0b0000=group0, 0b0001=group1, ... , 0b1111=group15 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_TRIGGER_SEL_01: Select EG internal trigger group for triggers 0,1, 0b00=group0, 0b01=group1, ... , 0b11=group3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_TRIGGER_SEL_23: Select EG internal trigger group for triggers 2,3, 0b00=group0, 0b01=group1, ... , 0b11=group3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_GROUP_SEL_LO: Select WC internal trace groups for bits 0:43, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_GROUP_SEL_HI: Select WC internal trace groups for bits 44:87, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_TRIGGER_SEL_01: Select WC internal trigger group for triggers 0,1, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_TRIGGER_SEL_23: Select WC internal trigger group for triggers 2,3, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_GROUP_SEL_LO: Select CQ internal trace groups for bits 0:43, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_GROUP_SEL_HI: Select CQ internal trace groups for bits 44:87, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_TRIGGER_SEL_01: Select CQ internal trigger group for triggers 0,1, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_TRIGGER_SEL_23: Select CQ internal trigger group for triggers 2,3, 0b000=group0, 0b001=group1, ... , 0b111=group7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_EG_TRACE: Enable EG trace logic. Must be asserted to trace EG data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_WC_TRACE: Enable WC trace logic. Must be asserted to trace WC data, or pass EG data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_CQ_TRACE: Enable CQ trace logic. Must be asserted to trace CQ data, or pass EG or WC data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of WC trace data for bits 0:43. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of WC trace data for bits 44:87. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of EG trace data for bits 0:43. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_PMU_DATA_LO: Select PMU data bits 0:7 at CQ: 0 = pass WC data to RG, 1 = pass CQ internal data to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PASS_CQ_INT_PMU_DATA_HI: Select PMU data bits 8:15 at CQ: 0 = pass WC data to RG, 1 = pass CQ internal data to RG <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_EG_PMU_COUNTING: Enable EG PMU counting. Must be asserted to count EG events. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of EG trace data for bits 44:87 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_CQ_PMU_COUNTING: Enable CQ PMU counting. Must be asserted to count CQ events, or pass EG or WC events. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_INT_DATA_LO: Select Lower(0:43) or Upper(44:87) Half of CQ trace data for bits 0:43 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_INT_DATA_HI: Select Lower(0:43) or Upper(44:87) Half of CQ trace data for bits 44:87 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of WC trace triggers for bits 0:1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WC_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of WC trace triggers for bits 2:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of EG trace triggers for bits 0:1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of EG trace triggers for bits 2:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_INT_TRIG_01: Select Lower(0:1) or Upper(2:3) Half of CQ trace triggers for bits 0:1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CQ_TRACE_INT_TRIG_23: Select Lower(0:1) or Upper(2:3) Half of CQ trace triggers for bits 2:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Configuration 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144D"</A>000000000201144D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PBCFG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.PBCFG_0Q.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_0_6: reserved_0_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_HANG_POLL_MAX_CNT: CQ SCOM hang poll max count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_SMF_CONFIG: SMF Disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_UNUSED1: CQ Unused Controls <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_HANG_NX_MAX_CNT: CQ SCOM hang NX max count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_DISABLE_WR_RD_PUSH: Disable Write-Read-Push protocol <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_INJ_CE: Inject correctable error (CE) into PBCQ arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_INJ_UE: Inject uncorrectable error (UE) into PBCQ arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_INJ_SUE: Inject spcial uncorrectable error (SUE) into PBCQ arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_INJ_ARRAY_SEL: Select array for error injection: 0=CRA0, 1=CRA1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_INJ_FREQ: Error injection frequency: 0=inject once, 1=inject continuously <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_QUEUE_TO_TRACE: Select which CQ queue will be traced and dumped on the debug bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_0_QUEUE_DISABLES: Select how many PB queue will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus Configuration 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144E"</A>000000000201144E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_PBCFG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.PBCFG_1Q.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_LN_WR: Disable Ln Wr <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_G_WR: Disable G Wr <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_VG_WR: Disable Vg Wr <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_NN_WR: Disable Nn Rn Wr <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_LN_RD: Disable Ln Rd <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_G_RD: Disable G Rd <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_VG_RD: Disable Vg Rd <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_NN_RD: Disable Nn Rn Rd <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_1_UNUSED1: CQ VACQ Unused Config Bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RD_GO_M_QOS: Quality of Service bit for rd_go_m commands <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_13: reserved_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKIP_G: Scope mode control when chip equals group <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_SM_ON_ARE: Hang state machine when address error combined response received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_16: reserved_16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PUMP_MODE: Random backoff control <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_NOT_INJ: When set do not issue cl_dma_inj rather issue cl_dma_w <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_PART_WR_NOT_INJ: When set do not issue dma_pr_inj rather issue dma_pr_w <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_RD_VG_RST_TMASK: Mask to control when to reset read Vg scope predictor <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DMA_WR_VG_RST_TMASK: Mask to control when to reset write Vg scope predictor <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBCFG_1_UNUSED2: CQ VACQ Unused Config Bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Miscellaneous Status and South Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201144F"</A>000000000201144F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.VAS_SOUTHCTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.MISC_SOUTH_CTLQ.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_DISABLE_WC_SCRUB: Disable the Window Cache scrubbing when this bit is asserted <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_DISABLE_WC_ECC: Disable the Window Cache ECC correction when this bit is asserted <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_EG_SINGLE_THREAD: Single thread all paste commands in EG when this bit is asserted <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_EG_WM_CTX_UPDATE_MODE: Unused - Was EG Write Monitor Context Update Mode. Skip updating some fields when this bit is asserted <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_EG_STAMP_DEBUG: EG Stamp Debug Mode. Injects Buffer Number to Stamp Payload <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_EN_FAST_SCRUB: Enable Fast Scrub of Window Cache arrays: 0=normal scrub, 1=continuous scrubbing <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_DIS_SIMULT_RD_WR: Disable simultaneous read and write in Window Cache arrays: 0=normal operation, 1=non-overlapping rds and wrs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_ENA_NOTIFY_ORDER: Enable notification ordering within CQ. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_WC_IDLE_BIT: Window Cache (WC) logic is idle. This bit is read-only. It is set by the hardware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_CQ_IDLE_BIT: Common Queue (CQ) logic is idle. This bit is read-only. It is set by the hardware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_EG_IDLE_BIT: Egress (EG) logic is idle. This bit is read-only. It is set by the hardware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SOUTH_CTL_UNUSED: Unused bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 0:7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011450"</A>0000000002011450 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL_REG0Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_00_07: Topology ID Translate Table Entries 0-7. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 8:15</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011451"</A>0000000002011451 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL_REG1Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_08_15: Topology ID Translate Table Entries 8-15. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 16:23</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011452"</A>0000000002011452 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL2_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL_REG2Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_16_23: Topology ID Translate Table Entries 16-23. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>topology id translation table entries 24:31</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011453"</A>0000000002011453 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL3_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL_REG3Q.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EG_TOPOID_XLAT_TBL_VALIDS: Topology ID Translate Table Valids</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOID_XLAT_TBL_ENTRIES_24_31: Topology ID Translate Table Entries 24-31. 8 - 4 bit entries.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI PBCQ Hardware Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011800"</A>0000000002011800 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PBCQHWCFG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI PBCQ Hardware Configuration Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.PBCQHWCFG_LAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_POLL_SCALE: How many hang polls that need to be detected to indicate a hang poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_DATA_SCALE: How many data polls that need to be detected to indicate a data poll to the logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_PE_SCALE: How many data polls that need to be detected to indicate a pe poll to the logic - a pe poll is created by the pci unit to detect hangs of SMs while waiting on exchanges with the pci logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_SEQ_MODE: Disable mmio seq mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_RCMD_CLKGATE: Chicken switch to turn off the clockgating which occurs on rcmd when command isn't for pe</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_HANG_SM_ON_ARE: Controls PowerBus master state machines when an ARE is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_PCI_CLK_CHECK: Disables the logic that checks valid PCI clocks (FIR bit 15) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFSR_ARB_MODE: 1=use lfsr in outbound arbitration</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_DMAR_IOPACING: Allow IO Pacing scheme for DMA read operations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_DMAW_IOPACING: Allow IO Pacing scheme for DMA write operations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ADR_BAR_MODE: Address Mode Register for PE unit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STQ_ALLOCATION: queue allocation between stores and p2p: 0 - stq_1_reserved for each type, the rest floating 1 - stq_1_only. only 1 queue used for all traffic. remaing 7 unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_LPC_CMDS: disable lpc ack for commands that the pe doesn't service</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_OOO_MODE: pe order ooo type ci stores like a normal ci store command</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OSMB_EARLY_START: Determines how much overlap of reading/writing the osmb allows: <BR>0b0000 = Most conservative, full packet written in before signaling PCI side <BR>0b0001 = Most conservative, full packet written in before signaling PCI side <BR>0b0010 = Start 2 writes from the end of the packet <BR>0b0011 = Start 3 writes from the end of the packet <BR>0b0100 = Start 4 writes from the end of the packet <BR>0b0101 = Start 5 writes from the end of the packet <BR>0b0110 = Start 6 writes from the end of the packet <BR>0b0111 = Start 7 writes from the end of the packet <BR>0b1000 = Most Aggressive, Start 8 writes from the end of the packet, before any data written <BR>0b1111 = Extra Aggressive, Start before any data written(ie when command is written <BR><BR>Dial enums:<BR>STARTWHENFULL0=>0b0000<BR>STARTWHENFULL1=>0b0001<BR>STARTWHENTWOLEFT=>0b0010<BR>STARTWHENTHREELEFT=>0b0011<BR>STARTWHENFOURLEFT=>0b0100<BR>STARTWHENFIVELEFT=>0b0101<BR>STARTWHENSIXLEFT=>0b0110<BR>STARTWHENSEVENLEFT=>0b0111<BR>STARTWHENEIGHTLEFT=>0b1000<BR>STARTIMMEDIATELY=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_QFIFO_HOLD_MODE: Determines how much overlap of reading/writing the osmb allows: <BR>0b00 = Stop sending outbound commands when QFIFO is full(default) <BR>0b01 = Stop sending outbound commands when QFIFO has 1 entry empty <BR>0b10 = Stop sending outbound commands when QFIFO has 3 entry empty <BR>0b11 = Ignore QFIFO count when sending outbound packets <BR><BR>Dial enums:<BR>HOLDWHENFULL=>0b00<BR>HOLDWHEN1OPEN=>0b01<BR>HOLDWHEN3OPEN=>0b10<BR>DISABLE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved1<BR>Dial enums:<BR>HOLDWHENFULL=>0b00<BR>HOLDWHEN1OPEN=>0b01<BR>HOLDWHEN3OPEN=>0b10<BR>DISABLE=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_P2P_RD: Disable the conversion of inbound dma read commands with address(13:14)="11" to mmio commands for p2p reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WR_STRICT_ORDER_MODE: Strictly order inbound write commands, Independent of Node ID <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CHANNEL_STREAMING_EN: Enable PowerBus Channel streaming operations <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WR_CACHE_INJECT_MODE: Mode Bits for controlling PowerBus Cache Inject: <BR>DisableCacheInj(00) : Disable all cache Injections(debug only) <BR>LegacyCacheInj(01) : Cache inject after a addr_hpc_ack combined response <BR>TLPHintCacheInj(10) : Start with cache inject if TLP hints indicate Cache Inject(TLP Hints non-zero) <BR>P9ModetCacheInj(11) : Start with cache inject unconditionally <BR><BR>Dial enums:<BR>DISABLECACHEINJ=>0b00<BR>RESERVED_01=>0b01<BR>RESERVED_10=>0b10<BR>ENABLECACHEINJ=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_P2P_FORCE_DMA: Disable the forcing of of p2p writes starting as dma writes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_INJ_ON_RESEND: Controls cache inject on resends when other cache inject modes are disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_FORCE_DISABLED_CTAG_TO_FOLLOW_FLOW: When CTAGs are disable, forces DMA writes to still use flows for non-ordering reasons</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_ENH_FLOW: Controls cache inject on resends when other cache inject modes are disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_WR_VG: Force all dma write requests to system scope when they progress to Vg scope <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_WR_SCOPE_GROUP: Disable Group scope on dma writw requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_INTWR_VG: Force all int write requests to system scope when they progress to Vg scope <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_INTWR_SCOPE_GROUP: Disable Group scope on int write requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_INTWR_SCOPE_NODE: Disable node scope on int write requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_DEC_RATE: Decrement rate for injection threshold: <BR>111 = 64 cycles <BR>011 = 32 cycles <BR>001 = 16 cycles <BR>000 = off <BR><BR>Dial enums:<BR>64_CYCLES=>0b111<BR>32_CYCLES=>0b011<BR>16_CYCLES=>0b001<BR>DISABLE=>0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rd_wr_ordering<BR>Dial enums:<BR>64_CYCLES=>0b111<BR>32_CYCLES=>0b011<BR>16_CYCLES=>0b001<BR>DISABLE=>0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_RD_SCOPE_NODAL: Disable nodal scope on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_RD_SCOPE_GROUP: Disable Group scope on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_RD_SCOPE_RNNN: Disable RN and Nn scopes on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_RD_SKIP_GROUP: Skip Grouop scope on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_RD_VG: Use Vg(sys) when at Vg scope <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_TCE_SCOPE_NODAL: Disable nodal scope on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_TCE_SCOPE_GROUP: Disable Group scope on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_TCE_SCOPE_RNNN: Disable RnNn scopes on non-TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_TCE_SKIP_GROUP: Skip Grouop scope on TCE dma read requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_TCE_VG: Use Vg(sys) when at Vg scope <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_TCE_ARBITRATION: Disable preferential TCE read request arbitration</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_CQ_TCE_ARBITRATION: Disable preferential TCE read response arbitration</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DISABLE_MC_PREFETCH: Disable setting PADE bits in cl_rd_nc requests <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_IGNORE_SFSTAT: Controls DMA read state machine behavior when receiving SFSTAT <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Drop Priority Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011801"</A>0000000002011801 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.DRPPRICTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Drop Priority Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.DRPPRICTL_LAT.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DROPPRIORITYMASK: Mask Value to determine when a rty_drp will cause : <BR>The priority to increment on the next request (enable_IO_cmd_pacing = 0) OR <BR>DropPaceCounter will be incremented based dep(enable_IO_cmd_pacing = 1) <BR>When LSFR bits match mask Drop Priority 1 of these 2 actions will be taken(DMA write commands only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_CTAG_DROP_PRIORITY: Allow commands in a ctag stream to take the priority of previous rty_drp commands in the stream. <BR>If not set each commands priority is sent independently. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_IO_CMD_PACING: When a rty_drop cresp is received, keep drop priority constant, <BR>and lower command rate, until Pacing count reached. Pacing counter is incremented instead <BR>When not set, drop priority is raised when DropPriorityMask = LSFR value <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DROPPACECOUNT: Value to use when determining if Drop Priority should be increase when IO command pacing is enabled. <BR>When the drop priority counter reaches this value, the drop priority is increased(enable_IO_cmd_pacing = 1) <BR>Not used when enable_IO_cmd_pacing = 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DROPPACEINC: Value to use when determining how much Drop Pace Count should increase when a retry drop cresp occurs. <BR>Not used when enable_IO_cmd_pacing = 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_RTYDROPDIVIDER: Value used to divide down rty_drp combined responses before invoking Drop Priority. <BR>000/001: 1st Retry Drop Combined response will invoke drop priority mechanism <BR>010: 2nd Retry Drop Combined response will invoke drop priority mechanism <BR>011: 3rd Retry Drop Combined response will invoke drop priority mechanism <BR>100: 4th Retry Drop Combined response will invoke drop priority mechanism <BR>101: 5th Retry Drop Combined response will invoke drop priority mechanism <BR>110: 6th Retry Drop Combined response will invoke drop priority mechanism <BR>111: 7th Retry Drop Combined response will invoke drop priority mechanism <BR><BR>Dial enums:<BR>ONE_00=>0b000<BR>ONE=>0b001<BR>TWO=>0b010<BR>THREE=>0b011<BR>FOUR=>0b100<BR>FIVE=>0b101<BR>SIX=>0b110<BR>SEVEN=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000 <BR>Dial enums:<BR>ONE_00=>0b000<BR>ONE=>0b001<BR>TWO=>0b010<BR>THREE=>0b011<BR>FOUR=>0b100<BR>FIVE=>0b101<BR>SIX=>0b110<BR>SEVEN=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ Error Inject Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011802"</A>0000000002011802 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PBCQEINJ_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ Error Inject Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.PBCQEINJ_LAT.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_TYPE: Determines the type of ecc error injected: <BR>01 : Correctable Error / Parity Error <BR>10: Uncorrectable Error <BR>11: Special Uncorrectable Error <BR><BR>Dial enums:<BR>CORRECTABLE_ERROR_PARITY_ERROR=>0b01<BR>UNCORRECTABLE_ERROR=>0b10<BR>SPECIAL_UNCORRECTABLE_ERROR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CQ_ECC_INJECT_ENABLE: Enable ecc inject on cq arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CQ_SRAM_ARRAY: Determines which cq sram array to force the ECC Error into: <BR>0000: CI Store 00:63 <BR>0001: CI Store 64:127 <BR>0010: DMA Read 00:63 <BR>0011: DMA Read 64:127 <BR>1000: DMA Write 00:63 <BR>1001: DMA Write 64:127 <BR>1010: CI Load 00:63 <BR>1011: CI Load 64:127 <BR><BR>Dial enums:<BR>CI_STORE_00_63=>0b0000<BR>CI_STORE_64_127=>0b0001<BR>DMA_READ_00_63=>0b0010<BR>DMA_READ_64_127=>0b0011<BR>DMA_WRITE_00_63=>0b1000<BR>DMA_WRITE_64_127=>0b1001<BR>CI_LOAD_00_63=>0b1010<BR>CI_LOAD_64_127=>0b1011<BR>OSMB_DATA=>0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CQ_PAR_INJECT_ENABLE: Enable parity inject on cq arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CQ_REGISTER_ARRAY: Determines which cq sram array to force the ECC Error into: <BR>000: PBCQ Array <BR>001: TTAG <BR>010: RTAG <BR>011: Outbound SMB <BR>100: CQPB DMAR <BR>101: CQPB DMAW <BR>110 - 111: Reserved <BR><BR>Dial enums:<BR>PBCQ_ARRAY=>0b000<BR>TTAG=>0b001<BR>RTAG=>0b010<BR>OUTBOUND_SMB=>0b011<BR>CQPB_DMAR=>0b100<BR>CQPB_DMAW=>0b101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_CONSTANT_EINJ: 1=constant error inject, 0=one hot error inject <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest Clock Trace Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011803"</A>0000000002011803 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.NESTTRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest Clock Trace Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.NESTTRC_LAT.LATC.L2(0:16) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_mux_sel_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_mux_sel_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_mux_sel_c</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_mux_sel_d</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TRACE_ENABLE: Enable trace of pec <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ Performance Monitor Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011804"</A>0000000002011804 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PMONCTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ Performance Monitor Control Registerr </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.PMONCTL_LAT.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_EN: Enable pmon outputs per bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_ALL_ENGINES: 1- Monitor conditions across all engines of stack selected, 0- Monitor conditions on dedicated engine of each stack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_STK: 00: Monitor stack 0 <BR>01: Montior stack 1 <BR>10: Monitor stack 2 <BR>11: Montiro all stacks <BR><BR>Dial enums:<BR>STACK0=>0b00<BR>STACK1=>0b01<BR>STACK2=>0b10<BR>ALL_STACKS=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_RD_TYPE: 11: DMA Read Events count TCE or DMA Read Requests <BR>01: DMA Read Events count only TCE requests <BR>10: DMA Read Events count only DMA Read requests <BR>00: Reserved  <BR><BR>Dial enums:<BR>TCE_OR_DMAREAD=>0b11<BR>ONLY_TCE=>0b01<BR>ONLY_DMAREAD=>0b10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_MUX_BYTE0: Choose group of pmon mux 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_MUX_BYTE1: Choose group of pmon mux 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_MUX_BYTE2: Choose group of pmon mux 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PMON_MUX_BYTE3: Choose group of pmon mux 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ PowerBus Address Extension Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011805"</A>0000000002011805 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.ADDREXTMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ PowerBus Address Extension Mask Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.ADDREXTMASK_LAT.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ADDREXTMASK: PowerBus Address Extensiont Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ Predictive vector timeout mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011806"</A>0000000002011806 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PREDV_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Predictive vector timeout mask register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.PREDV_LAT.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_RD_PREDV_TIMEOUT_MASK: predictive target timeout for reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WR_PREDV_TIMEOUT_MASK: predictive target timeout for writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE NMMU Control Regsister</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011807"</A>0000000002011807 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.NMMU_RTAG_OVERRIDE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.CAPP_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_NMMU_EN: Enable NMMU operation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_NMMU_INBOUND_OVERRIDE_EN: Override default inbound RTAG field with bits 03:19 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_NMMU_OUTBOUND_OVERRIDE_EN: Override default outbound RTAG field with bits 23:39 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_NMMU_CHECKOUT_BASE_RTAG: Base RTAG (bits 0:16) of RTAG of checkout request to NMMU</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_nmmu1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_NMMU_RESPONSE_BASE_RTAG: Base RTAG (bits 0:16) of RTAG of response from NMMU</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Nest Read Stack Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011808"</A>0000000002011808 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.NRDSTKOVR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.RDSTKOVR_LAT.LATC.L2(0:48) [0000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NRDSTKOVR_STK0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NRDSTKOVR_STK1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NRDSTKOVR_ENABLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Nest Write Stack Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011809"</A>0000000002011809 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.NWRSTKOVR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.WRSTKOVR_LAT.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NWRSTKOVR_STK0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NWRSTKOVR_STK1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NWRSTKOVR_ENABLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Nest Store Stack Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180A"</A>000000000201180A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.NSTQSTKOVR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STQSTKOVR_LAT.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSTQSTKOVR_STK0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSTQSTKOVR_STK1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSTQSTKOVR_ENABLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Configuration register for the master retry backoff mechanism</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180B"</A>000000000201180B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PERTYBOCTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.RTYBOCTL_LAT.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_NOTJUSTOWN_DIS: Disable counting of all retries at group scope on the PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_DYN_ADJ_DIS: Disable dynamic adjustment of thresholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_DYN_LVL_ADJ_DIS: Disable dynamic adjustment of backoff level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_RTY_CNTR_DIV2_EN: Enable division of 2 of the retry counter at the end of the sample window, as opposed to resetting the counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_MAX_LVL_CNT_QUAL: Sets the highest backoff level allowed; if set to 0x0, master retry backoff is disabled (default 0111)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_CNT_THRESHHLD1_QUAL: Retry count threshold 1; below this threshold, the backoff level will decrement (default 000011)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_CNT_THRESHHLD2_QUAL: Retry count threshold 2; above this threshold, the backoff level will increment (default 001111)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GRP_MSTR_RTY_BACKOFF_EN: Enable master retry backoff for group scope retries</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_NOTJUSTOWN_DIS: Disable counting of all retries at group scope on the PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_DYN_ADJ_DIS: Disable dynamic adjustment of thresholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_DYN_LVL_ADJ_DIS: Disable dynamic adjustment of backoff level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_RTY_CNTR_DIV2_EN: Enable division of 2 of the retry counter at the end of the sample window, as opposed to resetting the counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_MAX_LVL_CNT_QUAL: Sets the highest backoff level allowed; if set to 0x0, master retry backoff is disabled (default 0111)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_CNT_THRESHHLD1_QUAL: Retry count threshold 1; below this threshold, the backoff level will decrement (default 000011)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_CNT_THRESHHLD2_QUAL: Retry count threshold 2; above this threshold, the backoff level will increment (default 001111)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYS_MSTR_RTY_BACKOFF_EN: Enable master retry backoff for group scope retries</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology Table entries 0-7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180C"</A>000000000201180C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.GEN_TOPOLOGY_LAT#0.TOPOLOGY_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TOPOLOGY_ID_REG0: Topology IDs 0-7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology Table entries 0-7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180D"</A>000000000201180D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.GEN_TOPOLOGY_LAT#1.TOPOLOGY_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TOPOLOGY_ID_REG1: Topology IDs 8-15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology Table entries 0-7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180E"</A>000000000201180E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.GEN_TOPOLOGY_LAT#2.TOPOLOGY_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TOPOLOGY_ID_REG2: Topology IDs 16-23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology Table entries 0-7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201180F"</A>000000000201180F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.GEN_TOPOLOGY_LAT#3.TOPOLOGY_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TOPOLOGY_ID_REG3: Topology IDs 24-31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Cache Injection Threshold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011810"</A>0000000002011810 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_INJECT_THRESHOLD_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.INJTHRESH_LAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_ENABLE: Injection Threshold Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_TYPE: Injection Threshold Type: 0=downgrade or stall, 1=hysteresis based</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_DISABLE_SCOPE: Injection Threshold Disable Scope (use 1 set of thresholds for all scopes)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_03_05</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_VALUE: Injection Threshold Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_MAX_OUTSTANDING_COUNT: Injection Threshold max_outstanding_count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_MAX_CRESP_ATAG_VALUE: Injection Threshold max_cresp_atag_value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_CRESP_ATAG_DELTA_VALUE: Injection Threshold cresp_atag_delta_value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_SAMPLE_RANGE_COUNT: Injection Threshold sample_range_count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_GROUP_RATE_CHANGE_DELTA: Injection Threshold group_rate_change_delta</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_SYSTEM_RATE_CHANGE_DELTA: Injection Threshold system_rate_change_delta</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_GROUP_DECREMENT_RATE: Injection Threshold group_decrement_rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_GROUP_MINIMUM_DECREMENT_RATE: Injection Threshold group_minimum_decrement_rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_SYSTEM_DECREMENT_RATE: Injection Threshold system_decrement_rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INJECT_THRESHOLD_SYSTEM_MINIMUM_DECREMENT_RATE: Injection Threshold system_minimum_decrement_rate</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write Pacing Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011811"</A>0000000002011811 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.PE_WRITE_PACING_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.WPACING_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_MODE: 0b00 = disable Write Pacing <BR>0b01 = enable static Write Pacing <BR>0b11 = enable dynamic Write Pacing <BR><BR>Dial enums:<BR>DISABLE_WPACING=>0b00<BR>INJECT_ONLY_WPACING=>0b01<BR>DMA_ONLY_WPACING=>0b10<BR>INJECT_AND_DMA_WPACING=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_DISABLE_SCOPE: Write Pacing Disable Scope (use 1 set of thresholds for all scopes)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reserved_03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_GROUP_MIN_CYCLES: Write Pacing minimum cycles between group scope commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_GROUP_MAX_CYCLES: Write Pacing maximum cycles between group scope commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_SYSTEM_MIN_CYCLES: Write Pacing minimum cycles between system scope commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_SYSTEM_MAX_CYCLES: Write Pacing maximum cycles between system scope commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_NUM_OF_CLEAN_RANGES: Write Pacing number of clean ranges such that pacing can be sped up</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_WRITE_PACING_NUM_OF_HPCACK: Write Pacing number of hpcack seen in a range to slow the pacing</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011840"</A>0000000002011840 (SCOM)<BR>
<A NAME="0000000002011841"</A>0000000002011841 (SCOM1)<BR>
<A NAME="0000000002011842"</A>0000000002011842 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Register <BR> 0 = bar_pe              : One of the BARS or BAR Masks register parity error                                                           <BR> 1 = nonbar_pe           : Any Non Bar register parity error                                                                            <BR> 2 = PB_to_PEC_ce        : ECC Correctable error off of outbound PowerBus                                                               <BR> 3 = PB_to_PEC_ue        : ECC Uncorrectable error off of outbound PowerBus                                                             <BR> 4 = PB_to_PEC_sue       : ECC Special Uncorrectable error off of outbound PowerBus                                                     <BR> 5 = ary_ecc_ce          : ECC Correctable error on an internal array                                                                   <BR> 6 = ary_ecc_ue          : ECC Uncorrectable error on an internal array                                                                 <BR> 7 = ary_ecc_sue         : ECC Special Uncorrectable error on an internal array                                                         <BR> 8 = register_array_pe   : Parity error on an internal register file                                                                    <BR> 9 = pb_interface_pe     : Parity Error on PB interface(Address/ATag/TTag/RTAG)                                                         <BR>10 = pb_data_hang_errors : Any PowerBus data hang poll error(Only checked for CI Stores)                                                <BR>11 = pb_hang_errors      : Any PowerBus command hang error                                                                              <BR>12 = rd_are_errors       : PowerBus ARE detected by DMA read or Atomic engines                                                          <BR>13 = nonrd_are_errors    : PowerBus ARE detected by DMA write or Interrupt engines                                                      <BR>14 = pci_hang_error      : PBCQ detected that PHB transaction didnt make forward progress                                               <BR>15 = pci_clock_error     : PBCQ has detected that the PCI domain clock has stopped                                                      <BR>16 = AIB_Fence           : The PHB had a severe error and has fenced the AIB                                                            <BR>17 = hw_errors           : Any misc hardware error                                                                                      <BR>18 = UnsolicitiedPBData  : PEC received data with an RTAG matching a Queue that was not expecting data, or too much data was received.  <BR>19 = UnExpectedCResp     : PEC received an unexpected Combined Response                                                                 <BR>20 = InvalidCResp        : PEC received an Invalid Combined Response                                                                    <BR>21 = PBUnsupportedSize   : PEC Receive a CI Command that matches one of our Bars but is an unsupported size or address alignment        <BR>22 = PBUnsupportedCmd    : PEC Receive a CI Command that matches one of our Bars but is an unsupported Ttype.                           <BR>23 = rsvd0               : Reserved and unused                                                                                          <BR>24 = rsvd1               : Reserved and unused                                                                                          <BR>25 = rsvd2               : Reserved and unused                                                                                          <BR>26 = software_defined    : Software Defined (tradittionaly used for software forced freeze)                                             <BR>27 = pec_scom_error      : Error bit from PEC SCOM registers, Nest domain                                                               <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRNFIR: PCI Nest FIR NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011843"</A>0000000002011843 (SCOM)<BR>
<A NAME="0000000002011844"</A>0000000002011844 (SCOM1)<BR>
<A NAME="0000000002011845"</A>0000000002011845 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRMASK: PCI Nest FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011846"</A>0000000002011846 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011847"</A>0000000002011847 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci nest fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011848"</A>0000000002011848 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci nest fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184A"</A>000000000201184A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CERR_RPT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 0 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT#1.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT#2.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT#3.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT0: First 64 error bits that feed the NFIR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184B"</A>000000000201184B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CERR_RPT1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT#4.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.GEN_STACK_ERR_RPT_EXTRA#5.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT1: First 64 error bits that feed the NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184C"</A>000000000201184C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CQSTAT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CQSTAT_FRUN_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INBOUND_ACTIVE: Inbound (PCIE->PB) state machines are actvie</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OUTBOUND_ACTIVE: Outbound (PB->PCIE) state machines are active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184D"</A>000000000201184D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PBCQMODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PBCQMODE_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PEER2PEER_MODDE: Enable Peer to Peer Operations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pbcqmode_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PB_CQ_REGS_CS_ENABLE_SMF: Turn on SMF mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ATOMIC_LITTLE_ENDIAN: Atomic commands will be Little Endian</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_RDP2P_DMA_MODE: send p2p commands as cl_rd_nc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_LDP2P_DMA_MODE: accept receive commands as p2p</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184E"</A>000000000201184E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0: pe bus I/O Base Address Register 0 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201184F"</A>000000000201184F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK0: pe bus I/O Base Address Register Mask 0 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011850"</A>0000000002011850 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1: pe bus I/O Base Address Register 1 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011851"</A>0000000002011851 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK1: pe bus I/O Base Address Register Mask 1 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus PHB Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011852"</A>0000000002011852 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PHBBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PHBBAR_LAT.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR: pe bus PHB Base Address Register <BR>Bits 8 to 49 of the Base Address range are specified with this IDial. <BR>Bits 8 to 49 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for PHB MMIO space which is fixed at 16K, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus int Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011853"</A>0000000002011853 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.INTBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MSIBAR_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR: pe bus int Base Address Register <BR>Bits 8 to 35 of the Base Address range are specified with this IDial. <BR>Bits 8 to 35 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for int space which is fixed at 256M, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE BAR Enables</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011854"</A>0000000002011854 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.BARE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.BARE_LAT.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0_EN: pe mmio Base Address Register 0 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1_EN: pe mmio Base Address Register 1 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR_EN: pe phb Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR_EN: pe int Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest Data Freeze Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011855"</A>0000000002011855 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_DFREEZE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest Data Freeze Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.DFREEZE_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DFREEZE: dfreeze select for corresponding bit in FIR <BR> (dfreeze,Mask) = Action Select <BR> (1) = data freeze if action0:1=b11 <BR> (0) = data freeze if action0:1=b11 and freeze occurs before data is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Sparse Page Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011856"</A>0000000002011856 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_SPARSE_PAGE_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Sparse Page Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.SPGCTL_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_FV: FV - Full Cacheline Enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T3: T3 - Full Cacheline Even iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T4: T4 - Full Cacheline Odd iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Cache Inject Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011857"</A>0000000002011857 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_CACHE_INJECT_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Cache Inject Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.INJECT_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION: Enable Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION_ON_HINT: Enable Partial Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_PARTIAL_CACHE_INJECTION: Set D-Bit on Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_PARTIAL_CACHE_INJECTION_ON_THRESHOLD: Stall Partial Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION: Enable Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION_ON_HINT: Enable Full Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_FULL_CACHE_INJECTION: Set D-Bit on Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_FULL_CACHE_INJECTION_ON_THRESHOLD: Stall Full Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011880"</A>0000000002011880 (SCOM)<BR>
<A NAME="0000000002011881"</A>0000000002011881 (SCOM1)<BR>
<A NAME="0000000002011882"</A>0000000002011882 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Register <BR> 0 = bar_pe              : One of the BARS or BAR Masks register parity error                                                           <BR> 1 = nonbar_pe           : Any Non Bar register parity error                                                                            <BR> 2 = PB_to_PEC_ce        : ECC Correctable error off of outbound PowerBus                                                               <BR> 3 = PB_to_PEC_ue        : ECC Uncorrectable error off of outbound PowerBus                                                             <BR> 4 = PB_to_PEC_sue       : ECC Special Uncorrectable error off of outbound PowerBus                                                     <BR> 5 = ary_ecc_ce          : ECC Correctable error on an internal array                                                                   <BR> 6 = ary_ecc_ue          : ECC Uncorrectable error on an internal array                                                                 <BR> 7 = ary_ecc_sue         : ECC Special Uncorrectable error on an internal array                                                         <BR> 8 = register_array_pe   : Parity error on an internal register file                                                                    <BR> 9 = pb_interface_pe     : Parity Error on PB interface(Address/ATag/TTag/RTAG)                                                         <BR>10 = pb_data_hang_errors : Any PowerBus data hang poll error(Only checked for CI Stores)                                                <BR>11 = pb_hang_errors      : Any PowerBus command hang error                                                                              <BR>12 = rd_are_errors       : PowerBus ARE detected by DMA read or Atomic engines                                                          <BR>13 = nonrd_are_errors    : PowerBus ARE detected by DMA write or Interrupt engines                                                      <BR>14 = pci_hang_error      : PBCQ detected that PHB transaction didnt make forward progress                                               <BR>15 = pci_clock_error     : PBCQ has detected that the PCI domain clock has stopped                                                      <BR>16 = AIB_Fence           : The PHB had a severe error and has fenced the AIB                                                            <BR>17 = hw_errors           : Any misc hardware error                                                                                      <BR>18 = UnsolicitiedPBData  : PEC received data with an RTAG matching a Queue that was not expecting data, or too much data was received.  <BR>19 = UnExpectedCResp     : PEC received an unexpected Combined Response                                                                 <BR>20 = InvalidCResp        : PEC received an Invalid Combined Response                                                                    <BR>21 = PBUnsupportedSize   : PEC Receive a CI Command that matches one of our Bars but is an unsupported size or address alignment        <BR>22 = PBUnsupportedCmd    : PEC Receive a CI Command that matches one of our Bars but is an unsupported Ttype.                           <BR>23 = rsvd0               : Reserved and unused                                                                                          <BR>24 = rsvd1               : Reserved and unused                                                                                          <BR>25 = rsvd2               : Reserved and unused                                                                                          <BR>26 = software_defined    : Software Defined (tradittionaly used for software forced freeze)                                             <BR>27 = pec_scom_error      : Error bit from PEC SCOM registers, Nest domain                                                               <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRNFIR: PCI Nest FIR NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011883"</A>0000000002011883 (SCOM)<BR>
<A NAME="0000000002011884"</A>0000000002011884 (SCOM1)<BR>
<A NAME="0000000002011885"</A>0000000002011885 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRMASK: PCI Nest FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011886"</A>0000000002011886 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011887"</A>0000000002011887 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci nest fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011888"</A>0000000002011888 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci nest fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188A"</A>000000000201188A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CERR_RPT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 0 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT#1.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT#2.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT#3.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT0: First 64 error bits that feed the NFIR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188B"</A>000000000201188B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CERR_RPT1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT#4.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.GEN_STACK_ERR_RPT_EXTRA#5.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT1: First 64 error bits that feed the NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188C"</A>000000000201188C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CQSTAT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CQSTAT_FRUN_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INBOUND_ACTIVE: Inbound (PCIE->PB) state machines are actvie</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OUTBOUND_ACTIVE: Outbound (PB->PCIE) state machines are active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188D"</A>000000000201188D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PBCQMODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PBCQMODE_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PEER2PEER_MODDE: Enable Peer to Peer Operations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pbcqmode_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PB_CQ_REGS_CS_ENABLE_SMF: Turn on SMF mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ATOMIC_LITTLE_ENDIAN: Atomic commands will be Little Endian</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_RDP2P_DMA_MODE: send p2p commands as cl_rd_nc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_LDP2P_DMA_MODE: accept receive commands as p2p</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188E"</A>000000000201188E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0: pe bus I/O Base Address Register 0 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000201188F"</A>000000000201188F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK0: pe bus I/O Base Address Register Mask 0 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011890"</A>0000000002011890 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1: pe bus I/O Base Address Register 1 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011891"</A>0000000002011891 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK1: pe bus I/O Base Address Register Mask 1 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus PHB Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011892"</A>0000000002011892 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PHBBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PHBBAR_LAT.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR: pe bus PHB Base Address Register <BR>Bits 8 to 49 of the Base Address range are specified with this IDial. <BR>Bits 8 to 49 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for PHB MMIO space which is fixed at 16K, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus int Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011893"</A>0000000002011893 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.INTBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MSIBAR_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR: pe bus int Base Address Register <BR>Bits 8 to 35 of the Base Address range are specified with this IDial. <BR>Bits 8 to 35 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for int space which is fixed at 256M, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE BAR Enables</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011894"</A>0000000002011894 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.BARE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.BARE_LAT.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0_EN: pe mmio Base Address Register 0 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1_EN: pe mmio Base Address Register 1 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR_EN: pe phb Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR_EN: pe int Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest Data Freeze Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011895"</A>0000000002011895 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_DFREEZE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest Data Freeze Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.DFREEZE_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DFREEZE: dfreeze select for corresponding bit in FIR <BR> (dfreeze,Mask) = Action Select <BR> (1) = data freeze if action0:1=b11 <BR> (0) = data freeze if action0:1=b11 and freeze occurs before data is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Sparse Page Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011896"</A>0000000002011896 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_SPARSE_PAGE_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Sparse Page Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.SPGCTL_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_FV: FV - Full Cacheline Enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T3: T3 - Full Cacheline Even iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T4: T4 - Full Cacheline Odd iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Cache Inject Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002011897"</A>0000000002011897 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_CACHE_INJECT_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Cache Inject Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.INJECT_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION: Enable Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION_ON_HINT: Enable Partial Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_PARTIAL_CACHE_INJECTION: Set D-Bit on Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_PARTIAL_CACHE_INJECTION_ON_THRESHOLD: Stall Partial Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION: Enable Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION_ON_HINT: Enable Full Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_FULL_CACHE_INJECTION: Set D-Bit on Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_FULL_CACHE_INJECTION_ON_THRESHOLD: Stall Full Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118C0"</A>00000000020118C0 (SCOM)<BR>
<A NAME="00000000020118C1"</A>00000000020118C1 (SCOM1)<BR>
<A NAME="00000000020118C2"</A>00000000020118C2 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Register <BR> 0 = bar_pe              : One of the BARS or BAR Masks register parity error                                                           <BR> 1 = nonbar_pe           : Any Non Bar register parity error                                                                            <BR> 2 = PB_to_PEC_ce        : ECC Correctable error off of outbound PowerBus                                                               <BR> 3 = PB_to_PEC_ue        : ECC Uncorrectable error off of outbound PowerBus                                                             <BR> 4 = PB_to_PEC_sue       : ECC Special Uncorrectable error off of outbound PowerBus                                                     <BR> 5 = ary_ecc_ce          : ECC Correctable error on an internal array                                                                   <BR> 6 = ary_ecc_ue          : ECC Uncorrectable error on an internal array                                                                 <BR> 7 = ary_ecc_sue         : ECC Special Uncorrectable error on an internal array                                                         <BR> 8 = register_array_pe   : Parity error on an internal register file                                                                    <BR> 9 = pb_interface_pe     : Parity Error on PB interface(Address/ATag/TTag/RTAG)                                                         <BR>10 = pb_data_hang_errors : Any PowerBus data hang poll error(Only checked for CI Stores)                                                <BR>11 = pb_hang_errors      : Any PowerBus command hang error                                                                              <BR>12 = rd_are_errors       : PowerBus ARE detected by DMA read or Atomic engines                                                          <BR>13 = nonrd_are_errors    : PowerBus ARE detected by DMA write or Interrupt engines                                                      <BR>14 = pci_hang_error      : PBCQ detected that PHB transaction didnt make forward progress                                               <BR>15 = pci_clock_error     : PBCQ has detected that the PCI domain clock has stopped                                                      <BR>16 = AIB_Fence           : The PHB had a severe error and has fenced the AIB                                                            <BR>17 = hw_errors           : Any misc hardware error                                                                                      <BR>18 = UnsolicitiedPBData  : PEC received data with an RTAG matching a Queue that was not expecting data, or too much data was received.  <BR>19 = UnExpectedCResp     : PEC received an unexpected Combined Response                                                                 <BR>20 = InvalidCResp        : PEC received an Invalid Combined Response                                                                    <BR>21 = PBUnsupportedSize   : PEC Receive a CI Command that matches one of our Bars but is an unsupported size or address alignment        <BR>22 = PBUnsupportedCmd    : PEC Receive a CI Command that matches one of our Bars but is an unsupported Ttype.                           <BR>23 = rsvd0               : Reserved and unused                                                                                          <BR>24 = rsvd1               : Reserved and unused                                                                                          <BR>25 = rsvd2               : Reserved and unused                                                                                          <BR>26 = software_defined    : Software Defined (tradittionaly used for software forced freeze)                                             <BR>27 = pec_scom_error      : Error bit from PEC SCOM registers, Nest domain                                                               <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRNFIR: PCI Nest FIR NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118C3"</A>00000000020118C3 (SCOM)<BR>
<A NAME="00000000020118C4"</A>00000000020118C4 (SCOM1)<BR>
<A NAME="00000000020118C5"</A>00000000020118C5 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRMASK: PCI Nest FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118C6"</A>00000000020118C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118C7"</A>00000000020118C7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci nest fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118C8"</A>00000000020118C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci nest fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CA"</A>00000000020118CA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CERR_RPT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 0 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT#1.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT#2.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT#3.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT0: First 64 error bits that feed the NFIR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CERR Report Hold Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CB"</A>00000000020118CB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CERR_RPT1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CERR Report Hold Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT#4.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.GEN_STACK_ERR_RPT_EXTRA#5.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CERR_RPT1: First 64 error bits that feed the NFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CC"</A>00000000020118CC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CQSTAT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CQSTAT_FRUN_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INBOUND_ACTIVE: Inbound (PCIE->PB) state machines are actvie</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OUTBOUND_ACTIVE: Outbound (PB->PCIE) state machines are active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBCQ General Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CD"</A>00000000020118CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PBCQMODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBCQ General Status Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PBCQMODE_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PEER2PEER_MODDE: Enable Peer to Peer Operations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pbcqmode_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PB_CQ_REGS_CS_ENABLE_SMF: Turn on SMF mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ATOMIC_LITTLE_ENDIAN: Atomic commands will be Little Endian</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_RDP2P_DMA_MODE: send p2p commands as cl_rd_nc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_LDP2P_DMA_MODE: accept receive commands as p2p</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CE"</A>00000000020118CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0: pe bus I/O Base Address Register 0 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118CF"</A>00000000020118CF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK0: pe bus I/O Base Address Register Mask 0 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D0"</A>00000000020118D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1: pe bus I/O Base Address Register 1 <BR>Bits 8 to 47 of the Base Address range are specified with this IDial. <BR>Bits 8 to 47 of a snoop address are compared with this Base Address <BR>after ANDing bits 8 to 47 of the corresponding Mask Register with each. <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR/Mask pair. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus MMIO Base Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D1"</A>00000000020118D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_MASK_LAT.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_MASK1: pe bus I/O Base Address Register Mask 1 <BR>This LDial specifies the size of the address range which is specified by <BR>this BAR/Mask pair. The range size must be a power of two. Valid range <BR>sizes go from 64KB up to 32PB. <BR><BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000 <BR>Dial enums:<BR>32_PB=>0b1000000000000000000000000000000000000000<BR>16_PB=>0b1100000000000000000000000000000000000000<BR>8_PB=>0b1110000000000000000000000000000000000000<BR>4_PB=>0b1111000000000000000000000000000000000000<BR>2_PB=>0b1111100000000000000000000000000000000000<BR>1_PB=>0b1111110000000000000000000000000000000000<BR>512_TB=>0b1111111000000000000000000000000000000000<BR>256_TB=>0b1111111100000000000000000000000000000000<BR>128_TB=>0b1111111110000000000000000000000000000000<BR>64_TB=>0b1111111111000000000000000000000000000000<BR>32_TB=>0b1111111111100000000000000000000000000000<BR>16_TB=>0b1111111111110000000000000000000000000000<BR>8_TB=>0b1111111111111000000000000000000000000000<BR>4_TB=>0b1111111111111100000000000000000000000000<BR>2_TB=>0b1111111111111110000000000000000000000000<BR>1_TB=>0b1111111111111111000000000000000000000000<BR>512_GB=>0b1111111111111111100000000000000000000000<BR>256_GB=>0b1111111111111111110000000000000000000000<BR>128_GB=>0b1111111111111111111000000000000000000000<BR>64_GB=>0b1111111111111111111100000000000000000000<BR>32_GB=>0b1111111111111111111110000000000000000000<BR>16_GB=>0b1111111111111111111111000000000000000000<BR>8_GB=>0b1111111111111111111111100000000000000000<BR>4_GB=>0b1111111111111111111111110000000000000000<BR>2_GB=>0b1111111111111111111111111000000000000000<BR>1_GB=>0b1111111111111111111111111100000000000000<BR>512_MB=>0b1111111111111111111111111110000000000000<BR>256_MB=>0b1111111111111111111111111111000000000000<BR>128_MB=>0b1111111111111111111111111111100000000000<BR>64_MB=>0b1111111111111111111111111111110000000000<BR>32_MB=>0b1111111111111111111111111111111000000000<BR>16_MB=>0b1111111111111111111111111111111100000000<BR>8_MB=>0b1111111111111111111111111111111110000000<BR>4_MB=>0b1111111111111111111111111111111111000000<BR>2_MB=>0b1111111111111111111111111111111111100000<BR>1_MB=>0b1111111111111111111111111111111111110000<BR>512_KB=>0b1111111111111111111111111111111111111000<BR>256_KB=>0b1111111111111111111111111111111111111100<BR>128_KB=>0b1111111111111111111111111111111111111110<BR>64_KB=>0b1111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus PHB Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D2"</A>00000000020118D2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PHBBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PHBBAR_LAT.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR: pe bus PHB Base Address Register <BR>Bits 8 to 49 of the Base Address range are specified with this IDial. <BR>Bits 8 to 49 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for PHB MMIO space which is fixed at 16K, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus int Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D3"</A>00000000020118D3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.INTBAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MSIBAR_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR: pe bus int Base Address Register <BR>Bits 8 to 35 of the Base Address range are specified with this IDial. <BR>Bits 8 to 35 of a snoop address are compared with this Base Address <BR>If the compare is TRUE, the snoop address falls within the address range <BR>specified by the BAR. This BAR is intended for int space which is fixed at 256M, so there is not Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE BAR Enables</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D4"</A>00000000020118D4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.BARE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.BARE_LAT.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR0_EN: pe mmio Base Address Register 0 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_MMIO_BAR1_EN: pe mmio Base Address Register 1 Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PHB_BAR_EN: pe phb Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_INT_BAR_EN: pe int Base Address Register Enable <BR>Each BAR/Mask set has 1 enable bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Nest Data Freeze Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D5"</A>00000000020118D5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_DFREEZE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Nest Data Freeze Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.DFREEZE_LAT.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_DFREEZE: dfreeze select for corresponding bit in FIR <BR> (dfreeze,Mask) = Action Select <BR> (1) = data freeze if action0:1=b11 <BR> (0) = data freeze if action0:1=b11 and freeze occurs before data is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Sparse Page Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D6"</A>00000000020118D6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_SPARSE_PAGE_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Sparse Page Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.SPGCTL_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_FV: FV - Full Cacheline Enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T3: T3 - Full Cacheline Even iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SPARSE_PAGE_CNTL_T4: T4 - Full Cacheline Odd iTag <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI Cache Inject Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020118D7"</A>00000000020118D7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_CACHE_INJECT_CNTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI Cache Inject Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.INJECT_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION: Enable Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_PARTIAL_CACHE_INJECTION_ON_HINT: Enable Partial Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_PARTIAL_CACHE_INJECTION: Set D-Bit on Partial Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_PARTIAL_CACHE_INJECTION_ON_THRESHOLD: Stall Partial Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION: Enable Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ENABLE_FULL_CACHE_INJECTION_ON_HINT: Enable Full Line Cache Injection on TLP hint <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_SET_D_BIT_ON_FULL_CACHE_INJECTION: Set D-Bit on Full Line Cache Injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STALL_FULL_CACHE_INJECTION_ON_THRESHOLD: Stall Full Line Cache Injection on Threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>configuration of CC counters</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030000"</A>0000000002030000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SYNC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PHASE_SYNC.SYNC_CONFIG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_DELAY: Delay incoming sync pulse. Default are 8 latches incl. Async. 0000=8 , 0001=2(ungated), 0010=3, 0011=4, 0100=5, 0101=6, 0110=7, 0111=8 cycles, 1000=9, 1001=10, 1010=11, 1011=12, 1100=13, 1101=14, 1110=15, 1111=16 delay of the reset of the phase counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LISTEN_TO_SYNC_PULSE_DIS: disable phase counter synchronization by sync_pulse signal (default is enabled) ATTENTION: when ENABLE listen_to_sync, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_INPUT_SEL: default is 0, when set to 1, the alternative input of the sync_pulse will be used ATTENTION: when toggle the input select, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USE_SYNC_FOR_SCAN: if set, use opcg initial alignment for scan requests</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLEAR_CHIPLET_IS_ALIGNED: This bit will clear the chiplet_is_aligned bit - see cplt_stat register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_NOT_BLOCKED_BY_CLKCMD: PCB will not waiting for Clock Start/Stop Commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PCB_ITR: disable interrupt generation within CC - interrupt sent on each hld event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_DISABLE: disable continues scan feature if that is set, you need to check for OPCG_DONE after each cont_scan request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_OUT_DIS: disable sync_pulse output when set to 1, master chiplet will not sending sync pulses to slave chiplets anymore</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_PGOOD_OVERRIDE: Default is 0: When set to 1, region_pgood gets ignored. Allows Clock Start of Partial BAD regions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_SHORT_WAIT: when 1, it shorts the delay between two scans. zThemis missed that. P10 need to set this bit to get faster scan performance</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE32_MODE: P10 DD2: 0=DD1 default mode- 48 mode for all chiplets but PCIE, 1=DD2 Phase Counter 32 mode - only in PCIE chiplet allowed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE_EN: Enable Phase Counter capture on clk change or runn or xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE: Capture value of phase counter on Clock Change or XSTOP</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG ALIGN</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030001"</A>0000000002030001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_ALIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_ALIGN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_ALIGN: INOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_ALIGN: SNOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_ALIGN: ENOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_WAIT: INOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_WAIT: SNOP cycle delay (0-4095)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_WAIT: ENOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_FORCE_SG: INOP: Set SG high during INOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_FORCE_SG: SNOP: Set SG high during SNOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_FORCE_SG: ENOP: Set SG high during ENOP ( including LOOP phase)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NO_WAIT_ON_CLK_CMD: 0: A clock change request will first wait the OPCG_WAIT cycles. 1: A clock change request will not wait, when not in flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ALIGN_SOURCE_SELECT: 0: use inopa setting from opcg_reg0, 1: use rising edge of sync pulse, 2: use unit0_sync_lvl to align (for AVP - refresh0 ) 3: use unit1_sync_lvl to align (for AVP - refresh1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_RATIO: scan_ratio (n=0-15: (n+1):1, 16: 24:1, 17: 32:1, 18: 48:1, 19: 64:1, 20: 128:1) - Default 4:1=00011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_WAIT_CYCLES: old PAD value, delay at the begin and end of the OPCG run, to allow DC signals to be there at the right time (0 4095), needs to be higher than plat depth ! Default=0x020</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030002"</A>0000000002030002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_REG0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_MODE: 0=BIST-mode used for LBIST / 1=RUNN-mode used for ABIST/IOBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO: opcg go (start OPCG) - bit will b cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_SCAN0: run scan0 (will override all BIST mode settings but the scan_ratio) - will start a scan0 run, bit gets cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN0_MODE: set PRPGs in scan0_mode but do not run automatic scan0 sequence</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_SLAVE_MODE: when selected, OPCG will wait for Master chiplet to get started. When Keep_MS_Mode is 0, SLAVE_MODE will be cleared after incoming trigger.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_MASTER_MODE: when selected, OPCG will send out trigger to all Slave chiplets - When Keep_MS_MODE=0, MASTER_MODE gets cleared after sending out one Master trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEEP_MS_MODE: when set to 1, OPCG in M/S mode bits will not be cleared after one incoming OPCG trigger. Default is clear M/S mode bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT0_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit0_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT1_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit1_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED910: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_UPDATE_DR: start opcg engine when scan updated (update_dr) received (set pulse) Cronus requires this bit=1 for a setpulse WRITE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_CAPTURE_DR: start opcg engine when scan updated (capture_dr) received (set pulse) Cronus requires this bit=1 for a setpulse READ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_RUNN_ON_XSTOP: runn-mode: stop run-n on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STARTS_BIST: runn-mode: OPCG engine controls start_bist for ABIST or IOBIST (see BIST register)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_HLD_DLY_EN: runn-mode: Enable of the HLD Delay function - programming in OPCG_CAPT1,2,3 to allow staggered stop of Cores during Cache-Contained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED1620: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOOP_COUNT: Loop counter for LBIST and RUNN - write: target value - read: current counter value - will count from 0 to target value</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030003"</A>0000000002030003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_REG1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COUNT: BIST mode: Channel scan count (s = 0-4095) runn-mode: start_bist match value(0:11)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_A_VAL: BIST mode: a value for MISR aperture, runn-mode: start_bist match value(12:23)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_B_VAL: BIST mode: b value for MISR aperture, runn-mode: start_bist match value(24:35)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_INIT_WAIT: BIST mode: delay MISR aperture, MISRs get active after this number of loops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED48: Unused to suppress the last RUNN clock please look at CLK_REGION register bit 54</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_CLK_USE_EVEN: Generate scan clock in even cycle instead of odd. Default is 0 = odd for scan</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FCE_DURING_FILL: Scan0 and LBIST - disable FCE during NSL Fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RTIM_THOLD_FORCE: force rtim_thold low when not in test_dc mode (must be 0 at all time)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_ARY_CLK_DURING_FILL: LBIST and SCAN0: prevent fire of ARY HLD during NSL-fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SG_HIGH_DURING_FILL: LBIST and SCAN0: Hold SG high during NSL-fill</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LBIST_SKITTER_CTL: BIST mode: 00: enable skitter during lbist_ip, 01: enable skitter when misr_active - see misr_init_wait 10: skitter OPCG_GO mode - falling edge=start, rising edge=stop 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_MODE: BIST mode: MISR aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INFINITE_MODE: infinite mode - RUNN and LBIST will run forever and ignore the loop count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSL_FILL_COUNT: BIST mode: NSL-fill count (0-31)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030004"</A>0000000002030004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_REG2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO2: opcg go for broadcast sequences (start sequence)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_WEIGHTING: prpg_activate: 1/2, 1/4, 1/8, 1/16, 1/2, 3/4, 7/8, 15/16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_SEED: set to 0 for prpg always on, else seed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_A_VAL: a value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_B_VAL: b value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_MODE: PRPG aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED41_47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_PRIM: Stumpmux LBIST Control - weight select primary</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK: Stumpmux LBIST Control - weight select secondary (when mode_select=0) or aperture_mask (when mode_select=1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_MODE_SELECT: Stumpmux LBIST Control - mode select - 0=secondary weight 1=aperture_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_PRPG_HOLD_MODE: Stumpmux LBIST Control - PRPG hold mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOCAL_OVERRIDE: Stumpmux LBIST Control - Local Override</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_VALUE: Stumpmux LBIST Control - Aperture Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_SELECT: Stumpmux LBIST Control - Aperture Select</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan Region and Type</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030005"</A>0000000002030005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_REGION_TYPE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.SYSTEM_FAST_INIT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_AND_NOTOR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CCFG.SCAN_REGION_VITL_INST.CCFG_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CCFG.SCAN_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CCFG.SCAN_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_FAST_INIT: Default is 0, when its set to 1, the MASK bits in the CMSK chain decide, which part will be scanned or scan0. MASK=1=scan0, MASK=0-part or scan chain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN: Enable Parallel Scan of several regions with the same data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN_AND_NOTOR: Default is 0, return data will be OR-ed. When set to 1, the return data will be AND-ed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_VITL: scan clock region vitl (Vital = Clock)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_PERV: scan clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT1: scan clock region 1 - int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT2: scan clock region 2 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT3: scan clock region 3 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT4: scan clock region 4 - pe</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT5: scan clock region 5 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT6: scan clock region 6 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT7: scan clock region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT8: scan clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT9: scan clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT10: scan clock region 10 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT11: scan clock region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT12: scan clock region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT13: scan clock region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT14: scan clock region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FUNC: scan chain func (functional)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CFG: scan chain mode (boot config and debug config)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CCFG_GPTR: scan chain ccfg / gptr (Pervasive: CC config, Others: GPTR)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REGF: scan chain regf (register files)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_LBIST: scan chain lbst (LBIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_ABIST: scan chain abst (ABIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REPR: scan chain repr (Array Repair)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_TIME: scan chain time (Array Timing)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_BNDY: scan chain bndy (Boundary IO's)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FARR: scan chain farr (fast array unload)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CMSK: scan chain cmsk (lbist channel mask)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_INEX: scan chain idex (c14 asic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>start/stop of Clocks</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030006"</A>0000000002030006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CLK_REGION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_CMD_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CCFG.CLOCK_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CCFG.CLOCK_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_PULSE_USE_EVEN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_START_RUNN_SUPPR_FIRST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_STOP_RUNN_SUPPR_LAST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD: command for clock control: 00 NOP 01 START 10 STOP 11 PULSE (one pulse)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLAVE_MODE: when selected, Clock Command will wait for Master chiplet to get started. Bit gets cleared after incoming Slave trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_MODE: when selected, Clock Command will send out trigger to all Slave chiplets - Bit gets cleared after sending out one Master trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_PERV: for clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT1: for clock region 1 - int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT2: for clock region 2 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT3: for clock region 3 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT4: for clock region 4 - pe</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT5: for clock region 5 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT6: for clock region 6 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT7: for clock region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT8: for clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT9: for clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT10: for clock region 10 - reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT11: for clock region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT12: for clock region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT13: for clock region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT14: for clock region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_SL: select sl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_NSL: select nsl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_ARY: select array thold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_PULSE_USE_EVEN: For dual mesh support: default for pulse is ODD phase, when this bit is set, pulse will by applied on EVEN phase</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_START_RUNN_SUPPR_FIRST_CLK: For dual mesh support or 2:1 CC : A clock start or a RUNN will skip the first clock (EVEN) and starts with the ODD clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STOP_RUNN_SUPPR_LAST_CLK: For dual mesh support or 2:1 CC : A clock stop or a RUNN will skip the last clock (ODD) and stops earlier with an EVEN clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running sl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030008"</A>0000000002030008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CLOCK_STAT_SL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_STATUS_SL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_SL: status of perv sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_SL: status of region 1 - int sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_SL: status of region 2 - reserved sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_SL: status of region 3 - reserved sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_SL: status of region 4 - pe sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_SL: status of region 5 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_SL: status of region 6 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_SL: status of region 7 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_SL: status of region 8 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_SL: status of region 9 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_SL: status of region 10 - reserved sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_SL: status of region 11 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_SL: status of region 12 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_SL: status of region 13 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_SL: status of region 14 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running nsl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030009"</A>0000000002030009 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CLOCK_STAT_NSL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_STATUS_NSL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_NSL: status of perv nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_NSL: status of region 1 - int nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_NSL: status of region 2 - reserved nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_NSL: status of region 3 - reserved nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_NSL: status of region 4 - pe nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_NSL: status of region 5 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_NSL: status of region 6 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_NSL: status of region 7 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_NSL: status of region 8 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_NSL: status of region 9 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_NSL: status of region 10 - reserved nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_NSL: status of region 11 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_NSL: status of region 12 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_NSL: status of region 13 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_NSL: status of region 14 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running ary</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000A"</A>000000000203000A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CLOCK_STAT_ARY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.CLOCK_STATUS_ARY_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_ARY: status of perv ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_ARY: status of region 1 - int ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_ARY: status of region 2 - reserved ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_ARY: status of region 3 - reserved ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_ARY: status of region 4 - pe ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_ARY: status of region 5 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_ARY: status of region 6 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_ARY: status of region 7 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_ARY: status of region 8 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_ARY: status of region 9 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_ARY: status of region 10 - reserved ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_ARY: status of region 11 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_ARY: status of region 12 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_ARY: status of region 13 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_ARY: status of region 14 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ABIST and IOBIST per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000B"</A>000000000203000B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.BIST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.BIST.BIST_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.BIST.BIST_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.BIST.BIST_SETUP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BIST_START_TEST_DC: keep this 0 during ABIST/IOBIST. It could be used to bypass the RUNN start. When this bit is set, the BIST_START_TEST will go high immediately without waiting for RUNN. BIST will start with the first hld clock cycle.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SRAM_ABIST_MODE_DC: select the ABIST engines for SRAMs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_BC2: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_IOBIST_MODE_DC: select the IOBIST engines</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_PERV: region perv: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT1: region 1 - int: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT2: region 2 - reserved: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT3: region 3 - reserved: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT4: region 4 - pe: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT5: region 5 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT6: region 6 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT7: region 7 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT8: region 8 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT9: region 9 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT10: region 10 - reserved: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT11: region 11 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT12: region 12 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT13: region 13 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT14: region 14 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_STROBE_WINDOW_EN: Enable Strobe window only in TE=1 mode OPCGGO tester pin is enabling ABIST compare, once ABIST has been started. Special setup in ABIST engine is required. default is 0. System mode can not enable this feature</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000C"</A>000000000203000C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP1.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP1.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP1.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT1: region 1 - int: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT2: region 2 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT3: region 3 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT4: region 4 - pe: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT5: region 5 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT6: region 6 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT10: region 10 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000D"</A>000000000203000D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP2.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP2.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP2.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT1: region 1 - int: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT2: region 2 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT3: region 3 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT4: region 4 - pe: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT5: region 5 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT6: region 6 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT10: region 10 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000E"</A>000000000203000E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP3.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP3.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP3.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT1: region 1 - int: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT2: region 2 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT3: region 3 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT4: region 4 - pe: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT5: region 5 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT6: region 6 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT10: region 10 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Status of CC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203000F"</A>000000000203000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.ERROR_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_3_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_5_INST.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_6_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_7_INST.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_8_INST.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_9_INST.LATC.L2(9) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_10_INST.LATC.L2(10) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_12_INST.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_13_INST.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_14_INST.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_15_INST.LATC.L2(15) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_16_INST.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_17_INST.LATC.L2(17) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_18_INST.LATC.L2(18) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_19_INST.LATC.L2(19) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.ERROR.ERROR_REG_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_NOT_ALLOWED_ERR: write on read only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOT_ALLOWED_ERR: read not allowed, maybe write only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_CMD_ERR: parity error on cmd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_NOT_VALID_ERR: invalid address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_ADDR_ERR: parity error on addr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_DATA_ERR: parity error on data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PROTECTED_ACCESS_INVALID_ERR: protection violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_SPCIF_ERR: parity error on spcif</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_AND_OPCG_IP_ERR: pcb write while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_READ_AND_OPCG_IP_ERR: scan read when opcg is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_CONFLICT_ERR: clock cmd in progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COLLISION_ERR: scan region selected of running region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PREVENTED_SCAN_COLLISION_ERR: PCB request to set scan region which is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_TRIGGER_ERR: OPCG gets triggered while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_CNT_CORRUPTION_ERR: phase counters inside chiplet out of sync</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_PREVENTED_ERR: security or scan collision prevented a clock start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_SM_ERR: parity error on OPCG state machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_CLOCK_MUX_REG_ERR: parity error on scan/clock region/type or clock status reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_REG_ERR: parity error on OPCG regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SYNC_CONFIG_REG_ERR: parity error on sync config reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_XSTOP_REG_ERR: parity error on xstop reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_GPIO_REG_ERR: parity error on GP0,4,5,6 regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKCMD_REQUEST_ERR: region clkcmd has two requests start and stop at the same time start clkcmd will win, but this still causes this error bit go high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CBS_PROTOCOL_ERR: CBS protocol error - REQ / ACK sequence wrong ERROR is when REQ goes low before ACK goes high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VITL_ALIGN_ERR: VITL alignment is out of sync to sync pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNIT_SYNC_LVL_ERR: Unit0 and Unit1 sync lvl pulse are not in sync - AVP broken</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SELFBOOT_CMD_STATE_ERR: Parity error on selfboot cmd state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STOPPED_BY_PCB_ERR: OPCG has been stopped by write on a new register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR31: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030010"</A>0000000002030010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_CAPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_CAPT1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COUNT: 0000=12 cycle 0001 - 1100= cycle 1-12 1101-1111=24 normal, no fast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_01: sequence cycle 1 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_02: sequence cycle 2 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_03: sequence cycle 3 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_04: sequence cycle 4 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_05: sequence cycle 5 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_06: sequence cycle 6 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07: sequence cycle 7 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08: sequence cycle 8 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09: sequence cycle 9 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10: sequence cycle 10 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11: sequence cycle 11 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12: sequence cycle 12 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030011"</A>0000000002030011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_CAPT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_CAPT2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT2:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_13_01EVEN: sequence cycle 1 - even - for fast region or cycle 13 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_14_01ODD: sequence cycle 1 - odd - for fast region or cycle 14 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_15_02EVEN: sequence cycle 2 - even - for fast region or cycle 15 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_16_02ODD: sequence cycle 2 - odd - for fast region or cycle 16 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_17_03EVEN: sequence cycle 3 - even - for fast region or cycle 17 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_18_03ODD: sequence cycle 3 - odd - for fast region or cycle 18 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_19_04EVEN: sequence cycle 4 - even - for fast region or cycle 19 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_20_04ODD: sequence cycle 4 - odd - for fast region or cycle 20 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_21_05EVEN: sequence cycle 5 - even - for fast region or cycle 21 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_22_05ODD: sequence cycle 5 - odd - for fast region or cycle 22 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_23_06EVEN: sequence cycle 6 - even - for fast region or cycle 23 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_24_06ODD: sequence cycle 6 - odd - for fast region or cycle 24 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030012"</A>0000000002030012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.OPCG_CAPT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.OPCG_CAPT3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT3:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07EVEN: sequence cycle 7 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07ODD: sequence cycle 7 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08EVEN: sequence cycle 8 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08ODD: sequence cycle 8 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09EVEN: sequence cycle 9 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09ODD: sequence cycle 9 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10EVEN: sequence cycle 10 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10ODD: sequence cycle 10 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11EVEN: sequence cycle 11 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11ODD: sequence cycle 11 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12EVEN: sequence cycle 12 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12ODD: sequence cycle 12 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug CBS CC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030013"</A>0000000002030013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.DBG_CBS_CC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SELFBOOT.DBG_CBS_CC_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_RESET_EP: Reset Endpoint - Is the CC and CTRL in reset state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_OPCG_IP: OPCG in progress, not in idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_VITL_CLKOFF: VITL HLD stopped, when enabled, need plat-depth cycles to switch this latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_TEST_ENABLE: Test Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_REQ: CBS Interface - Request (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_CMD: CBS Interface - Command (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_STATE: CBS Command State Machine 00000=Idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SECURITY_DEBUG_MODE: status of the security mode bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_PROTOCOL_ERROR: CBS Protocol Error - REQ raised, although state machine is not in IDLE - need reset_ep to clear this bit. No impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_IDLE: PCB Interface in IDLE state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CURRENT_OPCG_MODE: current / latest OPCG MODE - 0=NOP, 1=LBIST, 2=ABIST, 3=RUNN, 4=SCAN0, 5=SCAN, 6=SCAN rotate, 7=SCAN w UpdateDR, 8=SCAN w CaptureDR, 9=nonblocking SCAN, 10=CLK Change Request, 11-15=unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_LAST_OPCG_MODE: previous OPCG MODE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_ERROR: PCB Interface Error, read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARITY_ERROR: Any Parity Error, non PCB Parity - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CC_ERROR: Any other CC Error - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CHIPLET_IS_ALIGNED: Is 1 when the a valid align pulse ws send out.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_REQUEST_SINCE_RESET: RESET will clear that bit, the first PCB request will set it.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_TEST_ENABLE_CHANGE: rising or falling edge on test enable, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_VITL_CLKOFF_CHANGE: rising or falling edge on vitl_clkoff, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TP_TPFSI_CBS_ACK: only represenation of CC ack signal going to FSI</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030014"</A>0000000002030014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP4.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP4.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP4.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT1: region 1 - int: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT2: region 2 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT3: region 3 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT4: region 4 - pe: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT5: region 5 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT6: region 6 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT10: region 10 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030015"</A>0000000002030015 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP5.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP5.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.XSTOP5.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT1: region 1 - int: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT2: region 2 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT3: region 3 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT4: region 4 - pe: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT5: region 5 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT6: region 6 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT10: region 10 - reserved: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Region CCFLUSH Status</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030016"</A>0000000002030016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.REGION_CCFLUSH_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.CLOCK_MUX.REGION_FLUSHMODE_INH_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_CCFLUSH: Region CCFLUSH status - 0=region not in flush, 1= region in flush state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG GO - Start OPCG on WRITE to this register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030020"</A>0000000002030020 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.PCB_OPCG_GO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.PCB_WRITE_OPCG_GO_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGGO: opcg go (start OPCG) - write this register to start OPCG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030028"</A>0000000002030028 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.PHASE_COUNTER_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_WRITE_RESET_PHASE_COUNTER_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASECOUNTER_RESET: Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG STOP - Stop OPCG when in RUNN or LBIST</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002030030"</A>0000000002030030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.PCB_OPCG_STOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.OPCG.PCB_WRITE_OPCG_LOOP_STOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGSTOP: opcg stop (stop OPCG) - write this register to stop OPCG during RUNN or LBIST</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CC Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020303FE"</A>00000000020303FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CC_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000020303FF"</A>00000000020303FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.CC_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002038000"</A>0000000002038000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN32</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn38000 - write 32 bit and/or read 64 bit of the scan buffer - no scan cycles will be shifted <BR>nn38001 - nn3801F - write of 01 - 31 bits left aligned into the scan buffer(masking), shifting  01-31 cycles and read 64 bit <BR>nn38020 - write 32 bit, shift 32 bit, read 64 bit scan buffer <BR>nn38nnn - write max 32 bits, rotate nnn cycles,  read of the 64bit scan buffer <BR>Order: WRITE - Shift - READ  <BR>PCB Timout possible, if scan count is too high or scan ratio to slow  <BR>Write max 32 bits (left aligned) - read will respond full 64 bit scan buffer  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan32_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Long rotate scan - Only rotate the ring</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002039000"</A>0000000002039000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_LONG_ROTATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used to rotate the ring only, the cycle number is programmmed in the scom data, not in the address <BR>example putscom nn39000 0000123400000000   - will rotate x1234 cycles  <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.BIT_COUNT_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203A000"</A>000000000203A000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_UPDATEDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203B000"</A>000000000203B000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_UPDATEDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203C000"</A>000000000203C000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_CAPTUREDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203D000"</A>000000000203D000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN_CAPTUREDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203E000"</A>000000000203E000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN64</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3E000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3E001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3E040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Ennn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode - Continues Scanning - non-blocking scan</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000203F000"</A>000000000203F000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SCAN64CONTSCAN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3F000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3F001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3F040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Fnnn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64contscan_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - after masking - OLD XFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040000"</A>0000000002040000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.XSTOP_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_XSTOP: any xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_XSTOP: system_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_FIR_XSTOP_ON_TRIG: dbg_fir_xstop_on_trig</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN05: mm_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN06: mm_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN07: int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN08: va</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN09: nx_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN10: nx_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN13: pe_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN14: pe_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN15: pe_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - after masking - OLD RFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040001"</A>0000000002040001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.RECOV_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_RECOV: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN05: mm_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN06: mm_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN07: int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN08: va</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN09: nx_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN10: nx_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN13: pe_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN14: pe_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN15: pe_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040002"</A>0000000002040002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SPATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.SPATTN_MASKED_REG_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN07: int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN35: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040003"</A>0000000002040003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.LOCAL_XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.LXSTOP_MASKED_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_LOCAL_XSTOP: any local xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN05: mm_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN06: mm_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN08: va</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN09: nx_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN10: nx_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040004"</A>0000000002040004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.HOSTATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.HOSTATTN_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_HOSTATTN: any host attn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040010"</A>0000000002040010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.XSTOP_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040011"</A>0000000002040011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.RECOV_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.RECOV_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040012"</A>0000000002040012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SPATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.SPATTN_REG_Q_INST.LATC.L2(1:35) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040013"</A>0000000002040013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.LOCAL_XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.LXSTOP_REG_Q_INST.LATC.L2(1:15) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040014"</A>0000000002040014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.HOSTATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.HOSTATTN_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WOF Who is on First of the Recovable Errors Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040021"</A>0000000002040021 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.WOF_YES.RECOV_WOF_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_WOF: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN05: mm_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN06: mm_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN07: int</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN08: va</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN09: nx_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN010: nx_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN011: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN012: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN013: pe_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN014: pe_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN015: pe_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN016: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN017: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN018: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN019: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN020: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN021: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN022: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN023: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN024: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN025: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN026: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN027: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN028: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN029: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN030: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN031: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN032: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN033: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN034: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN035: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN036: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN037: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN038: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN039: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN040: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN041: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN042: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN043: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN044: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN045: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN046: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN047: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN048: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN049: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN050: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN051: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN052: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN053: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040040"</A>0000000002040040 (SCOM)<BR>
<A NAME="0000000002040050"</A>0000000002040050 (SCOM1)<BR>
<A NAME="0000000002040060"</A>0000000002040060 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.XSTOP_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK_UNUSED: Unused XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK01: XSTOP Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK02: XSTOP Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK03: XSTOP Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK04: XSTOP Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK05: XSTOP Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK06: XSTOP Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK07: XSTOP Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK08: XSTOP Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK09: XSTOP Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK10: XSTOP Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK11: XSTOP Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK12: XSTOP Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK13: XSTOP Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK14: XSTOP Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK15: XSTOP Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK16: XSTOP Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK17: XSTOP Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK18: XSTOP Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK19: XSTOP Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK20: XSTOP Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK21: XSTOP Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK22: XSTOP Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK23: XSTOP Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK24: XSTOP Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK25: XSTOP Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK26: XSTOP Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK27: XSTOP Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK28: XSTOP Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK29: XSTOP Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK30: XSTOP Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK31: XSTOP Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK32: XSTOP Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK33: XSTOP Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK34: XSTOP Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK35: XSTOP Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK36: XSTOP Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK37: XSTOP Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK38: XSTOP Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK39: XSTOP Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK40: XSTOP Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK41: XSTOP Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK42: XSTOP Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK43: XSTOP Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK44: XSTOP Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK45: XSTOP Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK46: XSTOP Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK47: XSTOP Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK48: XSTOP Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK49: XSTOP Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK50: XSTOP Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK51: XSTOP Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK52: XSTOP Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK53: XSTOP Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040041"</A>0000000002040041 (SCOM)<BR>
<A NAME="0000000002040051"</A>0000000002040051 (SCOM1)<BR>
<A NAME="0000000002040061"</A>0000000002040061 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.RECOV_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.RECOV_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK_UNUSED: Unused RECOV Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK01: RECOV Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK02: RECOV Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK03: RECOV Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK04: RECOV Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK05: RECOV Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK06: RECOV Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK07: RECOV Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK08: RECOV Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK09: RECOV Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK010: RECOV Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK011: RECOV Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK012: RECOV Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK013: RECOV Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK014: RECOV Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK015: RECOV Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK016: RECOV Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK017: RECOV Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK018: RECOV Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK019: RECOV Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK020: RECOV Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK021: RECOV Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK022: RECOV Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK023: RECOV Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK024: RECOV Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK025: RECOV Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK026: RECOV Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK027: RECOV Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK028: RECOV Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK029: RECOV Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK030: RECOV Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK031: RECOV Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK032: RECOV Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK033: RECOV Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK034: RECOV Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK035: RECOV Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK036: RECOV Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK037: RECOV Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK038: RECOV Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK039: RECOV Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK040: RECOV Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK041: RECOV Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK042: RECOV Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK043: RECOV Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK044: RECOV Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK045: RECOV Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK046: RECOV Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK047: RECOV Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK048: RECOV Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK049: RECOV Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK050: RECOV Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK051: RECOV Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK052: RECOV Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK053: RECOV Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040042"</A>0000000002040042 (SCOM)<BR>
<A NAME="0000000002040052"</A>0000000002040052 (SCOM1)<BR>
<A NAME="0000000002040062"</A>0000000002040062 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.SPATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.SPATTN_MASK_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK_UNUSED: Unused SPATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK01: SPATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK02: SPATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK03: SPATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK04: SPATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK05: SPATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK06: SPATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK07: SPATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK08: SPATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK09: SPATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK10: SPATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK11: SPATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK12: SPATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK13: SPATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK14: SPATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK15: SPATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK16: SPATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK17: SPATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK18: SPATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK19: SPATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK20: SPATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK21: SPATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK22: SPATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK23: SPATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK24: SPATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK25: SPATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK26: SPATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK27: SPATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK28: SPATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK29: SPATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK30: SPATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK31: SPATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK32: SPATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK33: SPATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK34: SPATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK35: SPATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040043"</A>0000000002040043 (SCOM)<BR>
<A NAME="0000000002040053"</A>0000000002040053 (SCOM1)<BR>
<A NAME="0000000002040063"</A>0000000002040063 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.LOCAL_XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.LXSTOP_MASK_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK_UNUSED: Unused Local XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK01: Local XSTOP Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK02: Local XSTOP Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK03: Local XSTOP Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK04: Local XSTOP Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK05: Local XSTOP Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK06: Local XSTOP Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK07: Local XSTOP Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK08: Local XSTOP Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK09: Local XSTOP Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK10: Local XSTOP Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK11: Local XSTOP Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK12: Local XSTOP Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK13: Local XSTOP Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK14: Local XSTOP Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK15: Local XSTOP Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040044"</A>0000000002040044 (SCOM)<BR>
<A NAME="0000000002040054"</A>0000000002040054 (SCOM1)<BR>
<A NAME="0000000002040064"</A>0000000002040064 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.HOSTATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.HOSTATTN_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK_UNUSED: Unused HOSTATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK01: HOSTATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK02: HOSTATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK03: HOSTATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK04: HOSTATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK05: HOSTATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK06: HOSTATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK07: HOSTATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK08: HOSTATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK09: HOSTATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK10: HOSTATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK11: HOSTATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK12: HOSTATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK13: HOSTATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK14: HOSTATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK15: HOSTATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK16: HOSTATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK17: HOSTATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK18: HOSTATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK19: HOSTATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK20: HOSTATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK21: HOSTATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK22: HOSTATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK23: HOSTATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK24: HOSTATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK25: HOSTATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK26: HOSTATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK27: HOSTATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK28: HOSTATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK29: HOSTATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK30: HOSTATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK31: HOSTATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK32: HOSTATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK33: HOSTATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK34: HOSTATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK35: HOSTATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK36: HOSTATTN Mask for bit36 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK37: HOSTATTN Mask for bit37 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK38: HOSTATTN Mask for bit38 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK39: HOSTATTN Mask for bit39 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK40: HOSTATTN Mask for bit40 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK41: HOSTATTN Mask for bit41 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK42: HOSTATTN Mask for bit42 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK43: HOSTATTN Mask for bit43 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK44: HOSTATTN Mask for bit44 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK45: HOSTATTN Mask for bit45 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK46: HOSTATTN Mask for bit46 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK47: HOSTATTN Mask for bit47 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK48: HOSTATTN Mask for bit48 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK49: HOSTATTN Mask for bit49 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK50: HOSTATTN Mask for bit50 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK51: HOSTATTN Mask for bit51 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK52: HOSTATTN Mask for bit52 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK53: HOSTATTN Mask for bit53 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Any Local Error Mask - to PCB (old SUMMARY MASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040080"</A>0000000002040080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.ANY_LOCAL_ERR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.ANY_LOCAL_ERR_MASK_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_XSTOP_TO_PCB: mask XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_RECOV_TO_PCB: mask RECOV to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SPATTN_TO_PCB: mask SPATTN to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LOCAL_XSTOP_TO_PCB: mask LOCAL XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_HOSTATTN_TO_PCB: mask HOSTATTN to pcb - 1=blocking</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask1 Reg - to CC XSTOP1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040081"</A>0000000002040081 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK1_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask2 Reg - to CC XSTOP2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040082"</A>0000000002040082 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK2_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED20: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED22: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask3 Reg - to CC XSTOP3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040083"</A>0000000002040083 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK3_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask4 Reg - to CC XSTOP4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040084"</A>0000000002040084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK4_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask5 Reg - to CC XSTOP5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040085"</A>0000000002040085 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK5_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040088"</A>0000000002040088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.COMP.MODE_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_XSTOP: XSTOP will lock XSTOP register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_RECOV: XSTOP will lock RECOV register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_SPATTN: XSTOP will lock SPATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_LXSTOP: XSTOP will lock LXSTOP register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_HOSTATTN: XSTOP will lock HOSTATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_IOPB_ERR: disable_iopb_err XSTOP trigger to IO/PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DIRECT_ERROR: mask direct error XSTOP trigger to Core</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040100"</A>0000000002040100 (SCOM)<BR>
<A NAME="0000000002040101"</A>0000000002040101 (SCOM1)<BR>
<A NAME="0000000002040102"</A>0000000002040102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.LOCAL_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CFIR: CFIR - Parity or PCB access error <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CPLT_CTRL: CPLT_CTRL - PCB access error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_PCB: CC - PCB access error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_OTHERS: CC - Clock Control Error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN04: PSC - PSCOM access error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN05: PSC - internal or ring interface error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN06: THERM - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out <BR>TYPE:RECOV - MASK afterwards READ STATUS:nn050013 CLEAR:only scan0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN07: THERM - pcb error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN08: THERMTRIP - Critical temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN09: THERMTRIP - Fatal temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN10: VOLTTRIP - Voltage sense error <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN11: DBG - scom parity fail <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN12: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN13: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN14: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN15: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN16: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN17: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN18: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN19: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN20: Trace00 - scom parity err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN21: Trace01 - scom parity err - Unused in Axon,PCI <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN22: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN23: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN24: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN25: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN26: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN27: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN28: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN29: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN30: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN31: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN32: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN33: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN34: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN35: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN36: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN37: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN38: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN39: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN40: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN41: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN42: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN43: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN44: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN45: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN46: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN47: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN48: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN49: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN50: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN51: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN52: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN53: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN54: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN55: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN56: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN57: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN58: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN59: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN60: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN61: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN62: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_EXT_LOCAL_XSTOP: ext_local_xstop <BR>TYPE:MASKED (unused) CLEAR: <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040103"</A>0000000002040103 (SCOM)<BR>
<A NAME="0000000002040104"</A>0000000002040104 (SCOM1)<BR>
<A NAME="0000000002040105"</A>0000000002040105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.LOCAL_FIR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK00: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK01: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK02: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK03: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK04: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK05: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK06: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK07: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK08: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK09: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK10: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK11: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK12: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK13: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK14: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK15: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK16: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK17: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK18: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK19: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK20: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK21: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK22: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK23: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK24: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK25: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK26: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK27: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK28: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK29: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK30: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK31: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK32: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK33: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK34: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK35: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK36: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK37: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK38: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK39: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK40: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK41: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK42: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK43: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK44: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK45: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK46: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK47: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK48: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK49: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK50: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK51: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK52: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK53: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK54: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK55: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK56: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK57: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK58: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK59: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK60: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK61: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK62: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK63: MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040106"</A>0000000002040106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN00: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN01: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN02: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN03: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN04: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN05: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN06: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN07: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN08: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN09: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN10: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN11: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN12: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN13: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN14: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN15: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN16: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN17: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN18: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN19: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN20: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN21: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN22: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN23: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN24: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN25: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN26: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN27: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN28: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN29: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN30: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN31: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN32: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN33: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN34: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN35: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN36: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN37: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN38: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN39: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN40: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN41: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN42: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN43: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN44: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN45: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN46: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN47: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN48: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN49: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN50: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN51: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN52: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN53: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN54: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN55: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN56: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN57: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN58: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN59: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN60: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN61: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN62: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN63: ACTION0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040107"</A>0000000002040107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN00: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN01: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN02: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN03: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN04: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN05: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN06: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN07: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN08: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN09: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN10: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN11: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN12: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN13: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN14: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN15: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN16: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN17: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN18: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN19: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN20: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN21: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN22: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN23: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN24: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN25: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN26: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN27: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN28: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN29: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN30: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN31: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN32: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN33: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN34: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN35: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN36: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN37: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN38: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN39: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN40: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN41: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN42: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN43: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN44: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN45: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN46: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN47: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN48: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN49: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN50: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN51: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN52: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN53: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN54: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN55: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN56: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN57: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN58: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN59: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN60: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN61: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN62: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN63: ACTION1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR WOF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040108"</A>0000000002040108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.LOCAL_FIR_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN00: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN01: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN02: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN03: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN04: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN05: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN06: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN07: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN08: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN09: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN10: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN11: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN12: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN13: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN14: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN15: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN16: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN17: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN18: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN19: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN20: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN21: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN22: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN23: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN24: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN25: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN26: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN27: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN28: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN29: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN30: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN31: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN32: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN33: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN34: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN35: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN36: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN37: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN38: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN39: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN40: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN41: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN42: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN43: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN44: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN45: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN46: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN47: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN48: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN49: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN50: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN51: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN52: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN53: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN54: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN55: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN56: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN57: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN58: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN59: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN60: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN61: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN62: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN63: WOF</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002040109"</A>0000000002040109 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN00: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN01: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN02: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN03: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN04: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN05: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN06: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN07: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN08: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN09: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN10: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN11: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN12: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN13: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN14: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN15: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN16: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN17: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN18: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN19: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN20: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN21: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN22: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN23: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN24: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN25: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN26: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN27: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN28: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN29: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN30: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN31: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN32: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN33: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN34: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN35: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN36: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN37: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN38: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN39: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN40: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN41: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN42: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN43: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN44: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN45: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN46: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN47: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN48: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN49: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN50: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN51: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN52: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN53: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN54: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN55: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN56: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN57: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN58: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN59: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN60: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN61: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN62: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN63: ACTION2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop1 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050000"</A>0000000002050000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_0_RESULT: Calibrated DTS Result of sensor with id 0. <BR> EQ x50000: CORE0 ISU <BR> EQ x50020: CORE2 ISU <BR> N0,N1,PAUE,PAUW: DTS0 <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_2_RESULT: Calibrated DTS Result of sensor with id 2. <BR> EQ x50000: CORE0 L3 <BR> EQ x50020: CORE2 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop2 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050001"</A>0000000002050001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(48:95) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_4_RESULT: Calibrated DTS Result of sensor with id 4. <BR> EQ x50001: CORE1 ISU <BR> EQ x50021: CORE3 ISU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_5_RESULT: Calibrated DTS Result of sensor with id 5. <BR> EQ x50001: CORE1 VSU <BR> EQ x50021: CORE3 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_6_RESULT: Calibrated DTS Result of sensor with id 6. <BR> EQ x50001: CORE1 L3 <BR> EQ x50021: CORE3 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop3 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050002"</A>0000000002050002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(96:111) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_8_RESULT: Calibrated DTS Result of sensor with id 8. <BR> EQ x50002: Racetrack <BR> EQ x50022: n/a <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Trace Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050003"</A>0000000002050003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.DTS_TRC_RESULT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPM & DTS enables and cntl's</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000205000F"</A>000000000205000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.THERM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.THERM_MODEREG_LT_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(3:5) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DIS_CPM_BUBBLE_CORR: critical path result bubble correction active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_FORCE_THRES_ACT: force tpc_therm_thres_mac clock gating off and activates clocks</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_TRIP_ENA: therm_thres_trip compare enables <BR> 1xx: trip0 - warning <BR> x1x: trip1 - critical <BR> xx1: trip2 - fatal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_SAMPLE_ENA: 0: no dts sampling, 1: dts sampling is enabled and below counter compare match can occur.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_SAMPLE_PULSE_CNT: A 16 MHz sample pulse is feed into an 18 Bit counter, <BR> with the therm_sample_pulse_cnt it is possible to select a highorder bit of the counter <BR> to enable a resolutions of sampling dtss between 2.5 us and 80 ms. <BR> An edge detection circuit detects the rising edge of the selected counter bit and this triggers a dts sample <BR> 0000: 16 ms <BR> 0001: 8 ms <BR> 0010: 4 ms <BR> 0011: 2 ms <BR> 0100: 1 ms <BR> 0101: 0.5 ms <BR> 0110: 250 us <BR> 0111: 125 us <BR> 1000: 62 .5us <BR> 1001: 31.3 us <BR> 1010: 15.6 us <BR> 1011: 7.8 us <BR> 1100: 3.9 us <BR> 1101: 2 us <BR> 1110: 1 us <BR> 1111: 0.5 us <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_MODE_ENA: forces max or min mode in threshold unit: <BR> 00: is off <BR> 11: is ilegal <BR> 10: max mode <BR> 01: min mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_MODE: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_SEL: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_OVERFLOW_MASK: 0 - therm_overflow_err will be enabled <BR> 1 - therm_overflow_err will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_MODE_UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_READ_SEL: selects which dts result will be provided with pcb read addr_v(3): <BR> 0000: DTS 0 <BR> 0001: DTS 1 <BR> 0010: DTS 2 <BR> 0100: DTS 4 <BR> 0101: DTS 5 <BR> 0110: DTS 6 <BR> 1000: DTS 8 <BR> 1111: Worst Case Sensor <BR> <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L1: loop1 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 0 <BR> 1xxx: DTS 0 available <BR> x1xx: DTS 1 available <BR> xx1x: DTS 2 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L2: loop2 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 4 <BR> 1xxx: DTS 4 available <BR> x1xx: DTS 5 available <BR> xx1x: DTS 6 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L3: dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 8 <BR> 1xxx: DTS 8 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050010"</A>0000000002050010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_8_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_HOLD_SAMPLE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_V_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE: forces skitter to hold current sample</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SKITTER_STICKINESS: if '0' accumulation mode, '1' samples new value each cycle and resets sticky value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_MODE_UNUSED1: unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_DBGTRIG_SEL: bit0: hold_on_trigger0 <BR> bit1: _on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_RESET_TRIG_SEL: bit0: reset_sticky_on_trigger0 <BR> bit1: reset_sticky_on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_SAMPLE_GUTS: selects guts to measure: <BR> 00: guts1 <BR> 01: guts2 <BR> 10: guts3 <BR> 11: guts4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE_WITH_TRIGGER: forces skitter to hold current sample on dbg trigger, this has highest priority</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_DATA_V_LT: if '1' the data requested by a skitter force read register has finished and data is present in skitter data register in the collector macro. The data be read by any combination of V25/V26/V27 pcb reads</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050011"</A>0000000002050011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.INJECT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.INJECT_REG_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_TRIP: 00: no injection <BR> 01: warning trip level injection <BR> 10: crtical trip level injection <BR> 11: fatal trip level injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_MODE: 00: no injection <BR> 01: injection on the next dts sample <BR> 10: solid injection for the next dts samples till bit setting changes <BR> 11: not used <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control / Force Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050012"</A>0000000002050012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.F_SHIFT_SENSOR [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_trip_history</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_pulse_cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_rd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_wr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l1results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l2results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l3results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_measure_volt_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_measure_volt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_shift_sensor</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thermal Error Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050013"</A>0000000002050013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.ERR_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(8:10) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.COUNT_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.RUN_STATE_LT_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.SHIFT_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.SHIFT_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.READ_STATE_LT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.WRITE_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.SAMPLE_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.MEASURE_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.READ_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.COMP.WRITE_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PWR_STATUS(15) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>serial_shiftcnt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>therm_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_forcereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_init_version_reg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>volt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_clksrcreg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_overflow_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_valid_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>timeout_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_skitter_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pcb_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sample_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>measure_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Force Read Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050014"</A>0000000002050014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_FORCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_FORCEREG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>F_SKITTER_READ: Forces the read of that particular skitter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Clock src control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050016"</A>0000000002050016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_36_INST.LATC.L2(36:37) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_CLKSRC: selects clock to measure: <BR> 000: local mesh clock <BR> 001: external pin skitter_c1_1_in <BR> 010: local d1clk only if d_mode = 1 <BR> 011: external pin skitter_c1_2_in <BR> 100: local lclk only if d_mode = 1 <BR> 101: external pin skitter_c1_3_in <BR> 110: unused <BR> 111: external pin skitter_c1_4_in <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_DELAY_SELECT: To select delay to be added <BR> between clock source mux <BR> and inverter chain(base line <BR> delay is 12.2psec) of skitter0. <BR> 00 - No delay <BR> 01 - 0.6psec <BR> 10 - 1.8psec <BR> 11 - 5 psec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit0:63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000002050019"</A>0000000002050019 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit32:95</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000205001A"</A>000000000205001A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(32:95) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit64:127</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000205001B"</A>000000000205001B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(64:127) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timestamp Counter Read</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000205001C"</A>000000000205001C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TP.TCN0.N0.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TP.TCN0.N0.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
</TABLE>
<BR>




<A NAME="listing"><strong>Address listing</strong></A><BR>
Back to <A HREF="#top">top</A><BR>
<A HREF="#0000000002000000">0000000002000000 TP.TCN0.N0.CPLT_CTRL0</A><BR>
<A HREF="#0000000002000010">0000000002000010 TP.TCN0.N0.CPLT_CTRL0</A><BR>
<A HREF="#0000000002000020">0000000002000020 TP.TCN0.N0.CPLT_CTRL0</A><BR>
<A HREF="#0000000002000001">0000000002000001 TP.TCN0.N0.CPLT_CTRL1</A><BR>
<A HREF="#0000000002000011">0000000002000011 TP.TCN0.N0.CPLT_CTRL1</A><BR>
<A HREF="#0000000002000021">0000000002000021 TP.TCN0.N0.CPLT_CTRL1</A><BR>
<A HREF="#0000000002000002">0000000002000002 TP.TCN0.N0.CPLT_CTRL2</A><BR>
<A HREF="#0000000002000012">0000000002000012 TP.TCN0.N0.CPLT_CTRL2</A><BR>
<A HREF="#0000000002000022">0000000002000022 TP.TCN0.N0.CPLT_CTRL2</A><BR>
<A HREF="#0000000002000003">0000000002000003 TP.TCN0.N0.CPLT_CTRL3</A><BR>
<A HREF="#0000000002000013">0000000002000013 TP.TCN0.N0.CPLT_CTRL3</A><BR>
<A HREF="#0000000002000023">0000000002000023 TP.TCN0.N0.CPLT_CTRL3</A><BR>
<A HREF="#0000000002000004">0000000002000004 TP.TCN0.N0.CPLT_CTRL4</A><BR>
<A HREF="#0000000002000014">0000000002000014 TP.TCN0.N0.CPLT_CTRL4</A><BR>
<A HREF="#0000000002000024">0000000002000024 TP.TCN0.N0.CPLT_CTRL4</A><BR>
<A HREF="#0000000002000005">0000000002000005 TP.TCN0.N0.CPLT_CTRL5</A><BR>
<A HREF="#0000000002000015">0000000002000015 TP.TCN0.N0.CPLT_CTRL5</A><BR>
<A HREF="#0000000002000025">0000000002000025 TP.TCN0.N0.CPLT_CTRL5</A><BR>
<A HREF="#0000000002000008">0000000002000008 TP.TCN0.N0.CPLT_CONF0</A><BR>
<A HREF="#0000000002000018">0000000002000018 TP.TCN0.N0.CPLT_CONF0</A><BR>
<A HREF="#0000000002000028">0000000002000028 TP.TCN0.N0.CPLT_CONF0</A><BR>
<A HREF="#0000000002000009">0000000002000009 TP.TCN0.N0.CPLT_CONF1</A><BR>
<A HREF="#0000000002000019">0000000002000019 TP.TCN0.N0.CPLT_CONF1</A><BR>
<A HREF="#0000000002000029">0000000002000029 TP.TCN0.N0.CPLT_CONF1</A><BR>
<A HREF="#0000000002000100">0000000002000100 TP.TCN0.N0.CPLT_STAT0</A><BR>
<A HREF="#0000000002000101">0000000002000101 TP.TCN0.N0.CPLT_MASK0</A><BR>
<A HREF="#00000000020003FE">00000000020003FE TP.TCN0.N0.CTRL_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000020003FF">00000000020003FF TP.TCN0.N0.CTRL_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000002010000">0000000002010000 TP.TCN0.N0.EPS.PSC.PSC.PSCOM_MODE_REG</A><BR>
<A HREF="#0000000002010001">0000000002010001 TP.TCN0.N0.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</A><BR>
<A HREF="#0000000002010002">0000000002010002 TP.TCN0.N0.EPS.PSC.PSC.PSCOM_ERROR_MASK</A><BR>
<A HREF="#0000000002010003">0000000002010003 TP.TCN0.N0.EPS.PSC.PSC.ADDR_TRAP_REG</A><BR>
<A HREF="#0000000002010005">0000000002010005 TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</A><BR>
<A HREF="#0000000002010006">0000000002010006 TP.TCN0.N0.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</A><BR>
<A HREF="#0000000002010007">0000000002010007 TP.TCN0.N0.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</A><BR>
<A HREF="#0000000002010008">0000000002010008 TP.TCN0.N0.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</A><BR>
<A HREF="#0000000002010400">0000000002010400 TP.TCN0.N0.TRA0.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000002010401">0000000002010401 TP.TCN0.N0.TRA0.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000002010402">0000000002010402 TP.TCN0.N0.TRA0.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000002010403">0000000002010403 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000002010404">0000000002010404 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000002010405">0000000002010405 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000002010406">0000000002010406 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000002010407">0000000002010407 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000002010408">0000000002010408 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000002010409">0000000002010409 TP.TCN0.N0.TRA0.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000002010440">0000000002010440 TP.TCN0.N0.TRA0.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000002010441">0000000002010441 TP.TCN0.N0.TRA0.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000002010442">0000000002010442 TP.TCN0.N0.TRA0.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000002010443">0000000002010443 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000002010444">0000000002010444 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000002010445">0000000002010445 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000002010446">0000000002010446 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000002010447">0000000002010447 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000002010448">0000000002010448 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000002010449">0000000002010449 TP.TCN0.N0.TRA0.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000002010480">0000000002010480 TP.TCN0.N0.TRA1.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000002010481">0000000002010481 TP.TCN0.N0.TRA1.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000002010482">0000000002010482 TP.TCN0.N0.TRA1.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000002010483">0000000002010483 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000002010484">0000000002010484 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000002010485">0000000002010485 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000002010486">0000000002010486 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000002010487">0000000002010487 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000002010488">0000000002010488 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000002010489">0000000002010489 TP.TCN0.N0.TRA1.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#00000000020107C0">00000000020107C0 TP.TCN0.N0.EPS.DBG.DBG_MODE_REG</A><BR>
<A HREF="#00000000020107C1">00000000020107C1 TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_1</A><BR>
<A HREF="#00000000020107C2">00000000020107C2 TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_2</A><BR>
<A HREF="#00000000020107C3">00000000020107C3 TP.TCN0.N0.EPS.DBG.DBG_INST1_COND_REG_3</A><BR>
<A HREF="#00000000020107C4">00000000020107C4 TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_1</A><BR>
<A HREF="#00000000020107C5">00000000020107C5 TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_2</A><BR>
<A HREF="#00000000020107C6">00000000020107C6 TP.TCN0.N0.EPS.DBG.DBG_INST2_COND_REG_3</A><BR>
<A HREF="#00000000020107CD">00000000020107CD TP.TCN0.N0.EPS.DBG.DBG_TRACE_REG_0</A><BR>
<A HREF="#00000000020107CE">00000000020107CE TP.TCN0.N0.EPS.DBG.DBG_TRACE_REG_1</A><BR>
<A HREF="#00000000020107CF">00000000020107CF TP.TCN0.N0.EPS.DBG.DBG_TRACE_MODE_REG_2</A><BR>
<A HREF="#00000000020107D0">00000000020107D0 TP.TCN0.N0.EPS.DBG.DEBUG_TRACE_CONTROL</A><BR>
<A HREF="#00000000020107D1">00000000020107D1 TP.TCN0.N0.EPS.DBG.XTRA_TRACE_MODE</A><BR>
<A HREF="#0000000002010800">0000000002010800 INT.INT_CQ.INT_CQ_PGM_DBG0</A><BR>
<A HREF="#0000000002010801">0000000002010801 INT.INT_CQ.INT_CQ_PGM_DBG1</A><BR>
<A HREF="#0000000002010802">0000000002010802 INT.INT_CQ.INT_CQ_XIVE_CAP</A><BR>
<A HREF="#0000000002010803">0000000002010803 INT.INT_CQ.INT_CQ_XIVE_CFG</A><BR>
<A HREF="#0000000002010804">0000000002010804 INT.INT_CQ.INT_CQ_TTT_0</A><BR>
<A HREF="#0000000002010805">0000000002010805 INT.INT_CQ.INT_CQ_TTT_1</A><BR>
<A HREF="#0000000002010806">0000000002010806 INT.INT_CQ.INT_CQ_TTT_2</A><BR>
<A HREF="#0000000002010807">0000000002010807 INT.INT_CQ.INT_CQ_TTT_3</A><BR>
<A HREF="#0000000002010808">0000000002010808 INT.INT_CQ.INT_CQ_IC_BAR</A><BR>
<A HREF="#0000000002010809">0000000002010809 INT.INT_CQ.INT_CQ_TM_BAR</A><BR>
<A HREF="#000000000201080A">000000000201080A INT.INT_CQ.INT_CQ_ESB_BAR</A><BR>
<A HREF="#000000000201080B">000000000201080B INT.INT_CQ.INT_CQ_END_BAR</A><BR>
<A HREF="#000000000201080C">000000000201080C INT.INT_CQ.INT_CQ_NVPG_BAR</A><BR>
<A HREF="#000000000201080D">000000000201080D INT.INT_CQ.INT_CQ_NVC_BAR</A><BR>
<A HREF="#000000000201080E">000000000201080E INT.INT_CQ.INT_CQ_TAR</A><BR>
<A HREF="#000000000201080F">000000000201080F INT.INT_CQ.INT_CQ_TDR</A><BR>
<A HREF="#0000000002010810">0000000002010810 INT.INT_CQ.INT_CQ_MSGSND</A><BR>
<A HREF="#0000000002010811">0000000002010811 INT.INT_CQ.INT_CQ_MC_INT</A><BR>
<A HREF="#0000000002010812">0000000002010812 INT.INT_CQ.INT_CQ_RST_CTL</A><BR>
<A HREF="#0000000002010814">0000000002010814 INT.INT_CQ.INT_CQ_CFG_PB_GEN</A><BR>
<A HREF="#0000000002010815">0000000002010815 INT.INT_CQ.INT_CQ_PBI_CTL</A><BR>
<A HREF="#0000000002010816">0000000002010816 INT.INT_CQ.INT_CQ_PBO_CTL</A><BR>
<A HREF="#0000000002010817">0000000002010817 INT.INT_CQ.INT_CQ_AIB_CTL</A><BR>
<A HREF="#0000000002010818">0000000002010818 INT.INT_CQ.INT_CQ_CFG_STQ1</A><BR>
<A HREF="#0000000002010819">0000000002010819 INT.INT_CQ.INT_CQ_CFG_STQ2</A><BR>
<A HREF="#000000000201081A">000000000201081A INT.INT_CQ.INT_CQ_CFG_LDQ1</A><BR>
<A HREF="#000000000201081B">000000000201081B INT.INT_CQ.INT_CQ_CFG_LDQ2</A><BR>
<A HREF="#000000000201081C">000000000201081C INT.INT_CQ.INT_CQ_EQP_SPACE</A><BR>
<A HREF="#000000000201081D">000000000201081D INT.INT_CQ.INT_CQ_PBC_LIMIT</A><BR>
<A HREF="#0000000002010820">0000000002010820 INT.INT_CQ.INT_CQ_SWI_CMD1</A><BR>
<A HREF="#0000000002010821">0000000002010821 INT.INT_CQ.INT_CQ_SWI_CMD2</A><BR>
<A HREF="#0000000002010822">0000000002010822 INT.INT_CQ.INT_CQ_SWI_CMD3</A><BR>
<A HREF="#0000000002010823">0000000002010823 INT.INT_CQ.INT_CQ_SWI_CMD4</A><BR>
<A HREF="#0000000002010824">0000000002010824 INT.INT_CQ.INT_CQ_SWI_CMD5</A><BR>
<A HREF="#0000000002010825">0000000002010825 INT.INT_CQ.INT_CQ_SWI_RSP</A><BR>
<A HREF="#0000000002010826">0000000002010826 INT.INT_CQ.INT_CQ_CNPM_SEL</A><BR>
<A HREF="#0000000002010827">0000000002010827 INT.INT_CQ.INT_CQ_PM_CTL</A><BR>
<A HREF="#0000000002010828">0000000002010828 INT.INT_CQ.INT_CQ_PMC_0</A><BR>
<A HREF="#0000000002010829">0000000002010829 INT.INT_CQ.INT_CQ_PMC_1</A><BR>
<A HREF="#000000000201082A">000000000201082A INT.INT_CQ.INT_CQ_PMC_2</A><BR>
<A HREF="#000000000201082B">000000000201082B INT.INT_CQ.INT_CQ_PMC_3</A><BR>
<A HREF="#000000000201082C">000000000201082C INT.INT_CQ.INT_CQ_PMC_4</A><BR>
<A HREF="#000000000201082D">000000000201082D INT.INT_CQ.INT_CQ_PMC_5</A><BR>
<A HREF="#000000000201082E">000000000201082E INT.INT_CQ.INT_CQ_PMC_6</A><BR>
<A HREF="#000000000201082F">000000000201082F INT.INT_CQ.INT_CQ_PMC_7</A><BR>
<A HREF="#0000000002010830">0000000002010830 INT.INT_CQ.INT_CQ_FIR</A><BR>
<A HREF="#0000000002010831">0000000002010831 INT.INT_CQ.INT_CQ_FIR</A><BR>
<A HREF="#0000000002010832">0000000002010832 INT.INT_CQ.INT_CQ_FIR</A><BR>
<A HREF="#0000000002010833">0000000002010833 INT.INT_CQ.INT_CQ_FIRMASK</A><BR>
<A HREF="#0000000002010834">0000000002010834 INT.INT_CQ.INT_CQ_FIRMASK</A><BR>
<A HREF="#0000000002010835">0000000002010835 INT.INT_CQ.INT_CQ_FIRMASK</A><BR>
<A HREF="#0000000002010836">0000000002010836 INT.INT_CQ.INT_CQ_ACTION0</A><BR>
<A HREF="#0000000002010837">0000000002010837 INT.INT_CQ.INT_CQ_ACTION1</A><BR>
<A HREF="#0000000002010838">0000000002010838 INT.INT_CQ.INT_CQ_WOF</A><BR>
<A HREF="#0000000002010839">0000000002010839 INT.INT_CQ.INT_CQ_ERR_RPT_HOLD</A><BR>
<A HREF="#000000000201083A">000000000201083A INT.INT_CQ.INT_CQ_ERR_INFO0</A><BR>
<A HREF="#000000000201083B">000000000201083B INT.INT_CQ.INT_CQ_ERR_INFO1</A><BR>
<A HREF="#000000000201083C">000000000201083C INT.INT_CQ.INT_CQ_ERR_INFO2</A><BR>
<A HREF="#000000000201083D">000000000201083D INT.INT_CQ.INT_CQ_ERR_INFO3</A><BR>
<A HREF="#0000000002010900">0000000002010900 INT.INT_VC.INT_VC_VSD_TABLE_ADDR</A><BR>
<A HREF="#0000000002010901">0000000002010901 INT.INT_VC.INT_VC_VSD_TABLE_DATA</A><BR>
<A HREF="#0000000002010902">0000000002010902 INT.INT_VC.INT_VC_AT_MACRO_KILL</A><BR>
<A HREF="#0000000002010903">0000000002010903 INT.INT_VC.INT_VC_AT_MACRO_KILL_MASK</A><BR>
<A HREF="#0000000002010908">0000000002010908 INT.INT_VC.INT_VC_ESB_BLOCK_MODE</A><BR>
<A HREF="#0000000002010909">0000000002010909 INT.INT_VC.INT_VC_EAS_BLOCK_MODE</A><BR>
<A HREF="#000000000201090A">000000000201090A INT.INT_VC.INT_VC_END_BLOCK_MODE</A><BR>
<A HREF="#000000000201090C">000000000201090C INT.INT_VC.INT_VC_NVPG_BLOCK_MODE</A><BR>
<A HREF="#000000000201090E">000000000201090E INT.INT_VC.INT_VC_NVC_BLOCK_MODE</A><BR>
<A HREF="#0000000002010914">0000000002010914 INT.INT_VC.INT_VC_ATX_INIT_CREDIT_COUNT</A><BR>
<A HREF="#0000000002010915">0000000002010915 INT.INT_VC.INT_VC_AIB_TX_CMD_PRIORITY</A><BR>
<A HREF="#0000000002010916">0000000002010916 INT.INT_VC.INT_VC_AIB_TX_ORDERING_TAG</A><BR>
<A HREF="#0000000002010917">0000000002010917 INT.INT_VC.INT_VC_QUEUES_CFG_REM_0</A><BR>
<A HREF="#0000000002010918">0000000002010918 INT.INT_VC.INT_VC_QUEUES_CFG_REM_1</A><BR>
<A HREF="#0000000002010919">0000000002010919 INT.INT_VC.INT_VC_QUEUES_CFG_REM_2</A><BR>
<A HREF="#000000000201091A">000000000201091A INT.INT_VC.INT_VC_QUEUES_CFG_REM_3</A><BR>
<A HREF="#000000000201091B">000000000201091B INT.INT_VC.INT_VC_QUEUES_CFG_REM_4</A><BR>
<A HREF="#000000000201091C">000000000201091C INT.INT_VC.INT_VC_QUEUES_CFG_REM_5</A><BR>
<A HREF="#000000000201091D">000000000201091D INT.INT_VC.INT_VC_QUEUES_CFG_REM_6</A><BR>
<A HREF="#000000000201091E">000000000201091E INT.INT_VC.INT_VC_QUEUES_CFG_LOC</A><BR>
<A HREF="#000000000201091F">000000000201091F INT.INT_VC.INT_VC_IQA_CFG</A><BR>
<A HREF="#0000000002010920">0000000002010920 INT.INT_VC.INT_VC_IQS_CFG</A><BR>
<A HREF="#0000000002010921">0000000002010921 INT.INT_VC.INT_VC_EQA_CFG</A><BR>
<A HREF="#0000000002010922">0000000002010922 INT.INT_VC.INT_VC_ERQ_CFG_CMD_LIMIT</A><BR>
<A HREF="#0000000002010923">0000000002010923 INT.INT_VC.INT_VC_AIB_TIMEOUT</A><BR>
<A HREF="#0000000002010924">0000000002010924 INT.INT_VC.INT_VC_MAIN_DBG</A><BR>
<A HREF="#0000000002010925">0000000002010925 INT.INT_VC.INT_VC_EQA_TO_ENDC_CREDITS</A><BR>
<A HREF="#0000000002010926">0000000002010926 INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_0</A><BR>
<A HREF="#0000000002010927">0000000002010927 INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010928">0000000002010928 INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_2</A><BR>
<A HREF="#0000000002010929">0000000002010929 INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_3</A><BR>
<A HREF="#000000000201092A">000000000201092A INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_4</A><BR>
<A HREF="#000000000201092B">000000000201092B INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_5</A><BR>
<A HREF="#000000000201092C">000000000201092C INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_6</A><BR>
<A HREF="#000000000201092D">000000000201092D INT.INT_VC.INT_VC_QUEUES_PERF_EVENT_SEL_7</A><BR>
<A HREF="#0000000002010932">0000000002010932 INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010933">0000000002010933 INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_2</A><BR>
<A HREF="#0000000002010934">0000000002010934 INT.INT_VC.INT_VC_ATX_PERF_EVENT_SEL_3</A><BR>
<A HREF="#0000000002010938">0000000002010938 INT.INT_VC.INT_VC_DBG_ATX_ORDER_1</A><BR>
<A HREF="#0000000002010939">0000000002010939 INT.INT_VC.INT_VC_DBG_ATX_ORDER_2</A><BR>
<A HREF="#000000000201093A">000000000201093A INT.INT_VC.INT_VC_DBG_ATX_ORDER_ENDC</A><BR>
<A HREF="#000000000201093B">000000000201093B INT.INT_VC.INT_VC_DBG_ATX_ORDER_FULL</A><BR>
<A HREF="#0000000002010940">0000000002010940 INT.INT_VC.INT_VC_ESBC_FLUSH_CTRL</A><BR>
<A HREF="#0000000002010941">0000000002010941 INT.INT_VC.INT_VC_ESBC_FLUSH_POLL</A><BR>
<A HREF="#0000000002010942">0000000002010942 INT.INT_VC.INT_VC_ESBC_FLUSH_INJECT</A><BR>
<A HREF="#0000000002010948">0000000002010948 INT.INT_VC.INT_VC_ESBC_CFG</A><BR>
<A HREF="#0000000002010949">0000000002010949 INT.INT_VC.INT_VC_DPS_CFG</A><BR>
<A HREF="#0000000002010950">0000000002010950 INT.INT_VC.INT_VC_ESBC_SOFTWR_ADDR</A><BR>
<A HREF="#0000000002010951">0000000002010951 INT.INT_VC.INT_VC_ESBC_SOFTWR_MASK</A><BR>
<A HREF="#0000000002010952">0000000002010952 INT.INT_VC.INT_VC_ESBC_SOFTWR_DATA</A><BR>
<A HREF="#0000000002010954">0000000002010954 INT.INT_VC.INT_VC_ESBC_DBG</A><BR>
<A HREF="#0000000002010955">0000000002010955 INT.INT_VC.INT_VC_ESBC_DBG_CACHE_EN</A><BR>
<A HREF="#0000000002010958">0000000002010958 INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010959">0000000002010959 INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_2</A><BR>
<A HREF="#000000000201095A">000000000201095A INT.INT_VC.INT_VC_ESBC_PERF_EVENT_SEL_3</A><BR>
<A HREF="#000000000201095B">000000000201095B INT.INT_VC.INT_VC_ESBC_ADDITIONAL_PERF</A><BR>
<A HREF="#0000000002010960">0000000002010960 INT.INT_VC.INT_VC_EASC_FLUSH_CTRL</A><BR>
<A HREF="#0000000002010961">0000000002010961 INT.INT_VC.INT_VC_EASC_FLUSH_POLL</A><BR>
<A HREF="#0000000002010962">0000000002010962 INT.INT_VC.INT_VC_EASC_FLUSH_INJECT</A><BR>
<A HREF="#0000000002010968">0000000002010968 INT.INT_VC.INT_VC_EASC_CFG</A><BR>
<A HREF="#0000000002010969">0000000002010969 INT.INT_VC.INT_VC_EASC_HASH_1</A><BR>
<A HREF="#000000000201096A">000000000201096A INT.INT_VC.INT_VC_EASC_HASH_2</A><BR>
<A HREF="#000000000201096B">000000000201096B INT.INT_VC.INT_VC_EASC_HASH_3</A><BR>
<A HREF="#0000000002010974">0000000002010974 INT.INT_VC.INT_VC_EASC_DBG</A><BR>
<A HREF="#0000000002010975">0000000002010975 INT.INT_VC.INT_VC_EASC_DBG_CACHE_EN</A><BR>
<A HREF="#0000000002010978">0000000002010978 INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010979">0000000002010979 INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_2</A><BR>
<A HREF="#000000000201097A">000000000201097A INT.INT_VC.INT_VC_EASC_PERF_EVENT_SEL_3</A><BR>
<A HREF="#000000000201097B">000000000201097B INT.INT_VC.INT_VC_EASC_ADDITIONAL_PERF</A><BR>
<A HREF="#0000000002010980">0000000002010980 INT.INT_VC.INT_VC_ENDC_FLUSH_CTRL</A><BR>
<A HREF="#0000000002010981">0000000002010981 INT.INT_VC.INT_VC_ENDC_FLUSH_POLL</A><BR>
<A HREF="#0000000002010982">0000000002010982 INT.INT_VC.INT_VC_ENDC_FLUSH_INJECT</A><BR>
<A HREF="#0000000002010984">0000000002010984 INT.INT_VC.INT_VC_ENDC_SYNC_DONE</A><BR>
<A HREF="#0000000002010986">0000000002010986 INT.INT_VC.INT_VC_ENDC_WATCH_ASSIGN</A><BR>
<A HREF="#0000000002010988">0000000002010988 INT.INT_VC.INT_VC_ENDC_CFG</A><BR>
<A HREF="#0000000002010989">0000000002010989 INT.INT_VC.INT_VC_ENDC_CFG_CMD_LIMIT</A><BR>
<A HREF="#000000000201098A">000000000201098A INT.INT_VC.INT_VC_ENDC_CFG_LD_ENG</A><BR>
<A HREF="#0000000002010994">0000000002010994 INT.INT_VC.INT_VC_ENDC_DBG</A><BR>
<A HREF="#0000000002010995">0000000002010995 INT.INT_VC.INT_VC_ENDC_DBG_CACHE_EN</A><BR>
<A HREF="#0000000002010998">0000000002010998 INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010999">0000000002010999 INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_2</A><BR>
<A HREF="#000000000201099A">000000000201099A INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_3</A><BR>
<A HREF="#000000000201099B">000000000201099B INT.INT_VC.INT_VC_ENDC_PERF_EVENT_SEL_4</A><BR>
<A HREF="#000000000201099C">000000000201099C INT.INT_VC.INT_VC_ENDC_ADDITIONAL_PERF_1</A><BR>
<A HREF="#000000000201099D">000000000201099D INT.INT_VC.INT_VC_ENDC_ADDITIONAL_PERF_2</A><BR>
<A HREF="#00000000020109A0">00000000020109A0 INT.INT_VC.INT_VC_ENDC_WATCH0_SPEC</A><BR>
<A HREF="#00000000020109A4">00000000020109A4 INT.INT_VC.INT_VC_ENDC_WATCH0_DATA0</A><BR>
<A HREF="#00000000020109A5">00000000020109A5 INT.INT_VC.INT_VC_ENDC_WATCH0_DATA1</A><BR>
<A HREF="#00000000020109A6">00000000020109A6 INT.INT_VC.INT_VC_ENDC_WATCH0_DATA2</A><BR>
<A HREF="#00000000020109A7">00000000020109A7 INT.INT_VC.INT_VC_ENDC_WATCH0_DATA3</A><BR>
<A HREF="#00000000020109A8">00000000020109A8 INT.INT_VC.INT_VC_ENDC_WATCH1_SPEC</A><BR>
<A HREF="#00000000020109AC">00000000020109AC INT.INT_VC.INT_VC_ENDC_WATCH1_DATA0</A><BR>
<A HREF="#00000000020109AD">00000000020109AD INT.INT_VC.INT_VC_ENDC_WATCH1_DATA1</A><BR>
<A HREF="#00000000020109AE">00000000020109AE INT.INT_VC.INT_VC_ENDC_WATCH1_DATA2</A><BR>
<A HREF="#00000000020109AF">00000000020109AF INT.INT_VC.INT_VC_ENDC_WATCH1_DATA3</A><BR>
<A HREF="#00000000020109B0">00000000020109B0 INT.INT_VC.INT_VC_ENDC_WATCH2_SPEC</A><BR>
<A HREF="#00000000020109B4">00000000020109B4 INT.INT_VC.INT_VC_ENDC_WATCH2_DATA0</A><BR>
<A HREF="#00000000020109B5">00000000020109B5 INT.INT_VC.INT_VC_ENDC_WATCH2_DATA1</A><BR>
<A HREF="#00000000020109B6">00000000020109B6 INT.INT_VC.INT_VC_ENDC_WATCH2_DATA2</A><BR>
<A HREF="#00000000020109B7">00000000020109B7 INT.INT_VC.INT_VC_ENDC_WATCH2_DATA3</A><BR>
<A HREF="#00000000020109B8">00000000020109B8 INT.INT_VC.INT_VC_ENDC_WATCH3_SPEC</A><BR>
<A HREF="#00000000020109BC">00000000020109BC INT.INT_VC.INT_VC_ENDC_WATCH3_DATA0</A><BR>
<A HREF="#00000000020109BD">00000000020109BD INT.INT_VC.INT_VC_ENDC_WATCH3_DATA1</A><BR>
<A HREF="#00000000020109BE">00000000020109BE INT.INT_VC.INT_VC_ENDC_WATCH3_DATA2</A><BR>
<A HREF="#00000000020109BF">00000000020109BF INT.INT_VC.INT_VC_ENDC_WATCH3_DATA3</A><BR>
<A HREF="#00000000020109C0">00000000020109C0 INT.INT_VC.INT_VC_ERR_CFG_G0R0</A><BR>
<A HREF="#00000000020109C1">00000000020109C1 INT.INT_VC.INT_VC_ERR_CFG_G0R1</A><BR>
<A HREF="#00000000020109C2">00000000020109C2 INT.INT_VC.INT_VC_WOF_ERR_G0</A><BR>
<A HREF="#00000000020109C3">00000000020109C3 INT.INT_VC.INT_VC_WOF_ERR_G0_DETAIL</A><BR>
<A HREF="#00000000020109C4">00000000020109C4 INT.INT_VC.INT_VC_FATAL_ERR_G0</A><BR>
<A HREF="#00000000020109C5">00000000020109C5 INT.INT_VC.INT_VC_RECOV_ERR_G0</A><BR>
<A HREF="#00000000020109C6">00000000020109C6 INT.INT_VC.INT_VC_INFO_ERR_G0</A><BR>
<A HREF="#00000000020109C8">00000000020109C8 INT.INT_VC.INT_VC_ERR_CFG_G1R0</A><BR>
<A HREF="#00000000020109C9">00000000020109C9 INT.INT_VC.INT_VC_ERR_CFG_G1R1</A><BR>
<A HREF="#00000000020109CA">00000000020109CA INT.INT_VC.INT_VC_WOF_ERR_G1</A><BR>
<A HREF="#00000000020109CB">00000000020109CB INT.INT_VC.INT_VC_WOF_ERR_G1_DETAIL</A><BR>
<A HREF="#00000000020109CC">00000000020109CC INT.INT_VC.INT_VC_FATAL_ERR_G1</A><BR>
<A HREF="#00000000020109CD">00000000020109CD INT.INT_VC.INT_VC_RECOV_ERR_G1</A><BR>
<A HREF="#00000000020109CE">00000000020109CE INT.INT_VC.INT_VC_INFO_ERR_G1</A><BR>
<A HREF="#00000000020109D0">00000000020109D0 INT.INT_VC.INT_VC_ERR_CFG_G2R0</A><BR>
<A HREF="#00000000020109D1">00000000020109D1 INT.INT_VC.INT_VC_ERR_CFG_G2R1</A><BR>
<A HREF="#00000000020109D2">00000000020109D2 INT.INT_VC.INT_VC_WOF_ERR_G2</A><BR>
<A HREF="#00000000020109D3">00000000020109D3 INT.INT_VC.INT_VC_WOF_ERR_G2_DETAIL</A><BR>
<A HREF="#00000000020109D4">00000000020109D4 INT.INT_VC.INT_VC_FATAL_ERR_G2</A><BR>
<A HREF="#00000000020109D5">00000000020109D5 INT.INT_VC.INT_VC_RECOV_ERR_G2</A><BR>
<A HREF="#00000000020109D6">00000000020109D6 INT.INT_VC.INT_VC_INFO_ERR_G2</A><BR>
<A HREF="#0000000002010A00">0000000002010A00 INT.INT_PC.REGS.INT_PC_VSD_TABLE_ADDR</A><BR>
<A HREF="#0000000002010A01">0000000002010A01 INT.INT_PC.REGS.INT_PC_VSD_TABLE_DATA</A><BR>
<A HREF="#0000000002010A02">0000000002010A02 INT.INT_PC.REGS.INT_PC_AT_KILL</A><BR>
<A HREF="#0000000002010A03">0000000002010A03 INT.INT_PC.REGS.INT_PC_AT_KILL_MASK</A><BR>
<A HREF="#0000000002010A08">0000000002010A08 INT.INT_PC.REGS.INT_PC_ESB_BLOCK_MODE</A><BR>
<A HREF="#0000000002010A0A">0000000002010A0A INT.INT_PC.REGS.INT_PC_END_BLOCK_MODE</A><BR>
<A HREF="#0000000002010A0C">0000000002010A0C INT.INT_PC.REGS.INT_PC_NVP_BLOCK_MODE</A><BR>
<A HREF="#0000000002010A0D">0000000002010A0D INT.INT_PC.REGS.INT_PC_NVG_BLOCK_MODE</A><BR>
<A HREF="#0000000002010A0E">0000000002010A0E INT.INT_PC.REGS.INT_PC_NVC_BLOCK_MODE</A><BR>
<A HREF="#0000000002010A10">0000000002010A10 INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_INIT</A><BR>
<A HREF="#0000000002010A11">0000000002010A11 INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_CMD</A><BR>
<A HREF="#0000000002010A12">0000000002010A12 INT.INT_PC.REGS.INT_PC_AIB_RX_CRD_DAT</A><BR>
<A HREF="#0000000002010A14">0000000002010A14 INT.INT_PC.REGS.INT_PC_AIB_TX_CRD</A><BR>
<A HREF="#0000000002010A15">0000000002010A15 INT.INT_PC.REGS.INT_PC_AIB_TX_PRIO</A><BR>
<A HREF="#0000000002010A16">0000000002010A16 INT.INT_PC.REGS.INT_PC_AIB_TX_ORDER</A><BR>
<A HREF="#0000000002010A18">0000000002010A18 INT.INT_PC.REGS.INT_PC_PCMD_ARB</A><BR>
<A HREF="#0000000002010A1A">0000000002010A1A INT.INT_PC.REGS.INT_PC_MMIO_ARB</A><BR>
<A HREF="#0000000002010A1C">0000000002010A1C INT.INT_PC.REGS.INT_PC_NRQ_CFG</A><BR>
<A HREF="#0000000002010A1D">0000000002010A1D INT.INT_PC.REGS.INT_PC_NRQ_PEND_ARB</A><BR>
<A HREF="#0000000002010A1E">0000000002010A1E INT.INT_PC.REGS.INT_PC_NRQ_NXC_CRD</A><BR>
<A HREF="#0000000002010A1F">0000000002010A1F INT.INT_PC.REGS.INT_PC_NRQ_NXC_ARB</A><BR>
<A HREF="#0000000002010A30">0000000002010A30 INT.INT_PC.REGS.INT_PC_DBG_TMOT</A><BR>
<A HREF="#0000000002010A31">0000000002010A31 INT.INT_PC.REGS.INT_PC_DBG_ECC</A><BR>
<A HREF="#0000000002010A32">0000000002010A32 INT.INT_PC.REGS.INT_PC_DBG_INT</A><BR>
<A HREF="#0000000002010A33">0000000002010A33 INT.INT_PC.REGS.INT_PC_DBG_TRACE</A><BR>
<A HREF="#0000000002010A34">0000000002010A34 INT.INT_PC.REGS.INT_PC_DBG_PMC</A><BR>
<A HREF="#0000000002010A35">0000000002010A35 INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX0</A><BR>
<A HREF="#0000000002010A36">0000000002010A36 INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX1</A><BR>
<A HREF="#0000000002010A37">0000000002010A37 INT.INT_PC.REGS.INT_PC_DBG_PMC_ATX2</A><BR>
<A HREF="#0000000002010A38">0000000002010A38 INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_1</A><BR>
<A HREF="#0000000002010A39">0000000002010A39 INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_2</A><BR>
<A HREF="#0000000002010A3B">0000000002010A3B INT.INT_PC.REGS.INT_PC_DBG_ATX_ORDER_FULL</A><BR>
<A HREF="#0000000002010A80">0000000002010A80 INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_CTRL</A><BR>
<A HREF="#0000000002010A81">0000000002010A81 INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_POLL</A><BR>
<A HREF="#0000000002010A82">0000000002010A82 INT.INT_PC.NXC_REGS.INT_PC_NXC_FLUSH_INJECT</A><BR>
<A HREF="#0000000002010A84">0000000002010A84 INT.INT_PC.NXC_REGS.INT_PC_NXC_SYNC_DONE</A><BR>
<A HREF="#0000000002010A86">0000000002010A86 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH_ASSIGN</A><BR>
<A HREF="#0000000002010A88">0000000002010A88 INT.INT_PC.NXC_REGS.INT_PC_NXC_CONFIG</A><BR>
<A HREF="#0000000002010A89">0000000002010A89 INT.INT_PC.NXC_REGS.INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD</A><BR>
<A HREF="#0000000002010A8A">0000000002010A8A INT.INT_PC.NXC_REGS.INT_PC_NXC_PROC_CONFIG</A><BR>
<A HREF="#0000000002010A8B">0000000002010A8B INT.INT_PC.NXC_REGS.INT_PC_NXC_LOAD_CONFIG</A><BR>
<A HREF="#0000000002010A8C">0000000002010A8C INT.INT_PC.NXC_REGS.INT_PC_NXC_MAX_OUTSTANDING_OUTB_CMD2</A><BR>
<A HREF="#0000000002010A94">0000000002010A94 INT.INT_PC.NXC_REGS.INT_PC_NXC_DEBUG</A><BR>
<A HREF="#0000000002010A95">0000000002010A95 INT.INT_PC.NXC_REGS.INT_PC_NXC_CACHE_EN</A><BR>
<A HREF="#0000000002010A98">0000000002010A98 INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_1</A><BR>
<A HREF="#0000000002010A99">0000000002010A99 INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_2</A><BR>
<A HREF="#0000000002010A9A">0000000002010A9A INT.INT_PC.NXC_REGS.INT_PC_NXC_PERF_EVENT_SEL_3</A><BR>
<A HREF="#0000000002010A9B">0000000002010A9B INT.INT_PC.NXC_REGS.INT_PC_NXC_ADDITIONAL_PERF_1</A><BR>
<A HREF="#0000000002010A9C">0000000002010A9C INT.INT_PC.NXC_REGS.INT_PC_NXC_ADDITIONAL_PERF_2</A><BR>
<A HREF="#0000000002010AA0">0000000002010AA0 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_SPEC</A><BR>
<A HREF="#0000000002010AA4">0000000002010AA4 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA0</A><BR>
<A HREF="#0000000002010AA5">0000000002010AA5 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA1</A><BR>
<A HREF="#0000000002010AA6">0000000002010AA6 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA2</A><BR>
<A HREF="#0000000002010AA7">0000000002010AA7 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH0_DATA3</A><BR>
<A HREF="#0000000002010AA8">0000000002010AA8 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_SPEC</A><BR>
<A HREF="#0000000002010AAC">0000000002010AAC INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA0</A><BR>
<A HREF="#0000000002010AAD">0000000002010AAD INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA1</A><BR>
<A HREF="#0000000002010AAE">0000000002010AAE INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA2</A><BR>
<A HREF="#0000000002010AAF">0000000002010AAF INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH1_DATA3</A><BR>
<A HREF="#0000000002010AB0">0000000002010AB0 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_SPEC</A><BR>
<A HREF="#0000000002010AB4">0000000002010AB4 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA0</A><BR>
<A HREF="#0000000002010AB5">0000000002010AB5 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA1</A><BR>
<A HREF="#0000000002010AB6">0000000002010AB6 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA2</A><BR>
<A HREF="#0000000002010AB7">0000000002010AB7 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH2_DATA3</A><BR>
<A HREF="#0000000002010AB8">0000000002010AB8 INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_SPEC</A><BR>
<A HREF="#0000000002010ABC">0000000002010ABC INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA0</A><BR>
<A HREF="#0000000002010ABD">0000000002010ABD INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA1</A><BR>
<A HREF="#0000000002010ABE">0000000002010ABE INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA2</A><BR>
<A HREF="#0000000002010ABF">0000000002010ABF INT.INT_PC.NXC_REGS.INT_PC_NXC_WATCH3_DATA3</A><BR>
<A HREF="#0000000002010AC0">0000000002010AC0 INT.INT_PC.REGS.INT_PC_ERR0_CFG0</A><BR>
<A HREF="#0000000002010AC1">0000000002010AC1 INT.INT_PC.REGS.INT_PC_ERR0_CFG1</A><BR>
<A HREF="#0000000002010AC2">0000000002010AC2 INT.INT_PC.REGS.INT_PC_ERR0_WOF</A><BR>
<A HREF="#0000000002010AC3">0000000002010AC3 INT.INT_PC.REGS.INT_PC_ERR0_WOF_DETAIL</A><BR>
<A HREF="#0000000002010AC4">0000000002010AC4 INT.INT_PC.REGS.INT_PC_ERR0_FATAL</A><BR>
<A HREF="#0000000002010AC5">0000000002010AC5 INT.INT_PC.REGS.INT_PC_ERR0_RECOV</A><BR>
<A HREF="#0000000002010AC6">0000000002010AC6 INT.INT_PC.REGS.INT_PC_ERR0_INFO</A><BR>
<A HREF="#0000000002010AC8">0000000002010AC8 INT.INT_PC.REGS.INT_PC_ERR1_CFG0</A><BR>
<A HREF="#0000000002010AC9">0000000002010AC9 INT.INT_PC.REGS.INT_PC_ERR1_CFG1</A><BR>
<A HREF="#0000000002010ACA">0000000002010ACA INT.INT_PC.REGS.INT_PC_ERR1_WOF</A><BR>
<A HREF="#0000000002010ACB">0000000002010ACB INT.INT_PC.REGS.INT_PC_ERR1_WOF_DETAIL</A><BR>
<A HREF="#0000000002010ACC">0000000002010ACC INT.INT_PC.REGS.INT_PC_ERR1_FATAL</A><BR>
<A HREF="#0000000002010ACD">0000000002010ACD INT.INT_PC.REGS.INT_PC_ERR1_RECOV</A><BR>
<A HREF="#0000000002010ACE">0000000002010ACE INT.INT_PC.REGS.INT_PC_ERR1_INFO</A><BR>
<A HREF="#0000000002010AD0">0000000002010AD0 INT.INT_PC.NXC_REGS.INT_PC_NXC_ERR_CFG0</A><BR>
<A HREF="#0000000002010AD1">0000000002010AD1 INT.INT_PC.NXC_REGS.INT_PC_NXC_ERR_CFG1</A><BR>
<A HREF="#0000000002010AD2">0000000002010AD2 INT.INT_PC.NXC_REGS.INT_PC_NXC_WOF_ERR</A><BR>
<A HREF="#0000000002010AD3">0000000002010AD3 INT.INT_PC.NXC_REGS.INT_PC_NXC_WOF_ERR_DETAIL</A><BR>
<A HREF="#0000000002010AD4">0000000002010AD4 INT.INT_PC.NXC_REGS.INT_PC_NXC_FATAL_ERR</A><BR>
<A HREF="#0000000002010AD5">0000000002010AD5 INT.INT_PC.NXC_REGS.INT_PC_NXC_RECOV_ERR</A><BR>
<A HREF="#0000000002010AD6">0000000002010AD6 INT.INT_PC.NXC_REGS.INT_PC_NXC_INFO_ERR</A><BR>
<A HREF="#0000000002010B00">0000000002010B00 INT.INT_PC.REGS.INT_TCTXT_EN0</A><BR>
<A HREF="#0000000002010B02">0000000002010B02 INT.INT_PC.REGS.INT_TCTXT_EN0_SET</A><BR>
<A HREF="#0000000002010B03">0000000002010B03 INT.INT_PC.REGS.INT_TCTXT_EN0_RESET</A><BR>
<A HREF="#0000000002010B04">0000000002010B04 INT.INT_PC.REGS.INT_TCTXT_EN1</A><BR>
<A HREF="#0000000002010B06">0000000002010B06 INT.INT_PC.REGS.INT_TCTXT_EN1_SET</A><BR>
<A HREF="#0000000002010B07">0000000002010B07 INT.INT_PC.REGS.INT_TCTXT_EN1_RESET</A><BR>
<A HREF="#0000000002010B20">0000000002010B20 INT.INT_PC.REGS.INT_TCTXT_LSI_TRIG_EOI</A><BR>
<A HREF="#0000000002010B21">0000000002010B21 INT.INT_PC.REGS.INT_TCTXT_LSI_STEOI_LD</A><BR>
<A HREF="#0000000002010B24">0000000002010B24 INT.INT_PC.REGS.INT_TCTXT_LSI_SET_00</A><BR>
<A HREF="#0000000002010B25">0000000002010B25 INT.INT_PC.REGS.INT_TCTXT_LSI_SET_01</A><BR>
<A HREF="#0000000002010B26">0000000002010B26 INT.INT_PC.REGS.INT_TCTXT_LSI_SET_10</A><BR>
<A HREF="#0000000002010B27">0000000002010B27 INT.INT_PC.REGS.INT_TCTXT_LSI_SET_11</A><BR>
<A HREF="#0000000002010B28">0000000002010B28 INT.INT_PC.REGS.INT_TCTXT_CFG</A><BR>
<A HREF="#0000000002010B29">0000000002010B29 INT.INT_PC.REGS.INT_TCTXT_TRACK</A><BR>
<A HREF="#0000000002010B2C">0000000002010B2C INT.INT_PC.REGS.INT_TCTXT_DEBUG_ADDR</A><BR>
<A HREF="#0000000002010B2D">0000000002010B2D INT.INT_PC.REGS.INT_TCTXT_DEBUG_DATA</A><BR>
<A HREF="#0000000002010C00">0000000002010C00 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002010C01">0000000002010C01 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002010C02">0000000002010C02 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002010C03">0000000002010C03 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002010C04">0000000002010C04 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002010C05">0000000002010C05 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002010C06">0000000002010C06 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION0_REG</A><BR>
<A HREF="#0000000002010C07">0000000002010C07 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION1_REG</A><BR>
<A HREF="#0000000002010C08">0000000002010C08 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_WOF_REG</A><BR>
<A HREF="#0000000002010C10">0000000002010C10 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_DEBUG_REG</A><BR>
<A HREF="#0000000002010C11">0000000002010C11 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_ECC_REG</A><BR>
<A HREF="#0000000002010C15">0000000002010C15 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_PB_MODE_REG</A><BR>
<A HREF="#0000000002010C16">0000000002010C16 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MMCQ_LCO_CONFIG_REG</A><BR>
<A HREF="#0000000002010C1D">0000000002010C1D MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.MM_EPSILON_COUNTER_VALUE</A><BR>
<A HREF="#0000000002010C22">0000000002010C22 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_0</A><BR>
<A HREF="#0000000002010C24">0000000002010C24 MM0.MM_FBC.CQ_WRAP.NX_DEBUG_SNAPSHOT_0</A><BR>
<A HREF="#0000000002010C25">0000000002010C25 MM0.MM_FBC.CQ_WRAP.NX_DEBUG_SNAPSHOT_1</A><BR>
<A HREF="#0000000002010C26">0000000002010C26 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PMU_CONTROL_REG</A><BR>
<A HREF="#0000000002010C27">0000000002010C27 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_PMU_COUNTER_REG</A><BR>
<A HREF="#0000000002010C28">0000000002010C28 MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.NX_MISC_CONTROL_REG</A><BR>
<A HREF="#0000000002010C2C">0000000002010C2C MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL0_REG</A><BR>
<A HREF="#0000000002010C2D">0000000002010C2D MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL1_REG</A><BR>
<A HREF="#0000000002010C2E">0000000002010C2E MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL2_REG</A><BR>
<A HREF="#0000000002010C2F">0000000002010C2F MM0.MM_FBC.CQ_WRAP.NXCQ_SCOM.TOP_ID_XLAT_TBL3_REG</A><BR>
<A HREF="#0000000002010C40">0000000002010C40 MM0.MM_FIR1_REG</A><BR>
<A HREF="#0000000002010C41">0000000002010C41 MM0.MM_FIR1_REG</A><BR>
<A HREF="#0000000002010C42">0000000002010C42 MM0.MM_FIR1_REG</A><BR>
<A HREF="#0000000002010C43">0000000002010C43 MM0.MM_FIR1_MASK_REG</A><BR>
<A HREF="#0000000002010C44">0000000002010C44 MM0.MM_FIR1_MASK_REG</A><BR>
<A HREF="#0000000002010C45">0000000002010C45 MM0.MM_FIR1_MASK_REG</A><BR>
<A HREF="#0000000002010C46">0000000002010C46 MM0.MM_FIR1_ACTION0_REG</A><BR>
<A HREF="#0000000002010C47">0000000002010C47 MM0.MM_FIR1_ACTION1_REG</A><BR>
<A HREF="#0000000002010C48">0000000002010C48 MM0.MM_FIR1_WOF_REG</A><BR>
<A HREF="#0000000002010C4A">0000000002010C4A MM0.MM_CFG_NMMU_XLAT_CTL_REG0</A><BR>
<A HREF="#0000000002010C4B">0000000002010C4B MM0.MM_CFG_NMMU_XLAT_CTL_REG1</A><BR>
<A HREF="#0000000002010C4C">0000000002010C4C MM0.MM_CFG_NMMU_XLAT_CTL_REG2</A><BR>
<A HREF="#0000000002010C4D">0000000002010C4D MM0.MM_NMMU_PMU0_CTL_REG</A><BR>
<A HREF="#0000000002010C4E">0000000002010C4E MM0.MM_NMMU_PMU1_CTL_REG</A><BR>
<A HREF="#0000000002010C4F">0000000002010C4F MM0.MM_NMMU_PMU0_CNT_REG</A><BR>
<A HREF="#0000000002010C50">0000000002010C50 MM0.MM_NMMU_PMU1_CNT_REG</A><BR>
<A HREF="#0000000002010C51">0000000002010C51 MM0.MM_NMMU_FLT_STAT_REG</A><BR>
<A HREF="#0000000002010C52">0000000002010C52 MM0.MM_CFG_NMMU_CTL_SM</A><BR>
<A HREF="#0000000002010C53">0000000002010C53 MM0.MM_CFG_NMMU_CTL_MISC</A><BR>
<A HREF="#0000000002010C54">0000000002010C54 MM0.MM_CFG_NMMU_CTL_SLB</A><BR>
<A HREF="#0000000002010C55">0000000002010C55 MM0.MM_CFG_NMMU_CTL_TLB</A><BR>
<A HREF="#0000000002010C57">0000000002010C57 MM0.MM_NMMU_ERR_LOG</A><BR>
<A HREF="#0000000002010C58">0000000002010C58 MM0.MM_NMMU_ERR_INJ</A><BR>
<A HREF="#0000000002010C59">0000000002010C59 MM0.MM_NMMU_DBG_MODE</A><BR>
<A HREF="#0000000002011040">0000000002011040 NX.DMA.SU_STATUS</A><BR>
<A HREF="#0000000002011041">0000000002011041 NX.DMA.SU_ENGINE_ENABLE</A><BR>
<A HREF="#0000000002011042">0000000002011042 NX.DMA.SU_INBOUND_WRITE_CONTROL</A><BR>
<A HREF="#0000000002011043">0000000002011043 NX.DMA.SU_CH0_ABORT_CSB</A><BR>
<A HREF="#0000000002011045">0000000002011045 NX.DMA.SU_CH1_ABORT_CSB</A><BR>
<A HREF="#0000000002011047">0000000002011047 NX.DMA.SU_CH2_ABORT_CSB</A><BR>
<A HREF="#0000000002011049">0000000002011049 NX.DMA.SU_CH3_ABORT_CSB</A><BR>
<A HREF="#000000000201104B">000000000201104B NX.DMA.SU_CH4_ABORT_CSB</A><BR>
<A HREF="#0000000002011053">0000000002011053 NX.DMA.SU_CRB_KILL_REQ</A><BR>
<A HREF="#0000000002011054">0000000002011054 NX.DMA.SU_PERFMON_CONTROL_0</A><BR>
<A HREF="#0000000002011055">0000000002011055 NX.DMA.SU_PERFMON_CONTROL_1</A><BR>
<A HREF="#0000000002011057">0000000002011057 NX.DMA.SU_DMA_ERROR_REPORT_0</A><BR>
<A HREF="#0000000002011058">0000000002011058 NX.DMA.SU_DMA_ERROR_REPORT_1</A><BR>
<A HREF="#0000000002011059">0000000002011059 NX.DMA.EFT_MAX_BYTE_CNT</A><BR>
<A HREF="#000000000201105A">000000000201105A NX.DMA.SYM_MAX_BYTE_CNT</A><BR>
<A HREF="#000000000201105B">000000000201105B NX.DMA.GZIP_MAX_BYTE_CNT</A><BR>
<A HREF="#000000000201105C">000000000201105C NX.DMA.WATCHDOG_HANG_TIMERS_CNTL</A><BR>
<A HREF="#000000000201105E">000000000201105E NX.DMA.DMA_VAS_MMIO_BAR</A><BR>
<A HREF="#0000000002011080">0000000002011080 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002011081">0000000002011081 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002011082">0000000002011082 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_REG</A><BR>
<A HREF="#0000000002011083">0000000002011083 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011084">0000000002011084 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011085">0000000002011085 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011086">0000000002011086 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION0_REG</A><BR>
<A HREF="#0000000002011087">0000000002011087 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_ACTION1_REG</A><BR>
<A HREF="#0000000002011088">0000000002011088 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_CQ_FIR_WOF_REG</A><BR>
<A HREF="#000000000201108D">000000000201108D NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_MMIO_BAR</A><BR>
<A HREF="#0000000002011090">0000000002011090 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_DEBUG_REG</A><BR>
<A HREF="#0000000002011091">0000000002011091 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ECC_REG</A><BR>
<A HREF="#0000000002011095">0000000002011095 NX.PBI.CQ_WRAP.NXCQ_SCOM.NXCQ_PB_MODE_REG</A><BR>
<A HREF="#00000000020110A1">00000000020110A1 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_1</A><BR>
<A HREF="#00000000020110A2">00000000020110A2 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PB_ERR_RPT_0</A><BR>
<A HREF="#00000000020110A4">00000000020110A4 NX.PBI.CQ_WRAP.NX_DEBUG_SNAPSHOT_0</A><BR>
<A HREF="#00000000020110A5">00000000020110A5 NX.PBI.CQ_WRAP.NX_DEBUG_SNAPSHOT_1</A><BR>
<A HREF="#00000000020110A6">00000000020110A6 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU0_CONTROL_REG</A><BR>
<A HREF="#00000000020110A7">00000000020110A7 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU0_COUNTER_REG</A><BR>
<A HREF="#00000000020110A8">00000000020110A8 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_MISC_CONTROL_REG</A><BR>
<A HREF="#00000000020110A9">00000000020110A9 NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU1_CONTROL_REG</A><BR>
<A HREF="#00000000020110AA">00000000020110AA NX.PBI.CQ_WRAP.NXCQ_SCOM.NX_PMU1_COUNTER_REG</A><BR>
<A HREF="#00000000020110B0">00000000020110B0 NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL0_REG</A><BR>
<A HREF="#00000000020110B1">00000000020110B1 NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL1_REG</A><BR>
<A HREF="#00000000020110B2">00000000020110B2 NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL2_REG</A><BR>
<A HREF="#00000000020110B3">00000000020110B3 NX.PBI.CQ_WRAP.NXCQ_SCOM.TOPOID_XLAT_TBL3_REG</A><BR>
<A HREF="#00000000020110C0">00000000020110C0 NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110C1">00000000020110C1 NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110C2">00000000020110C2 NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110C3">00000000020110C3 NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110C4">00000000020110C4 NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110C5">00000000020110C5 NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110C6">00000000020110C6 NX.PBI.PBI_UMAC.EFT_HI_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110C7">00000000020110C7 NX.PBI.PBI_UMAC.SYM_HI_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110C8">00000000020110C8 NX.PBI.PBI_UMAC.GZIP_HI_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110C9">00000000020110C9 NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110CA">00000000020110CA NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110CB">00000000020110CB NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_BAR</A><BR>
<A HREF="#00000000020110CC">00000000020110CC NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110CD">00000000020110CD NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110CE">00000000020110CE NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_CNTL</A><BR>
<A HREF="#00000000020110CF">00000000020110CF NX.PBI.PBI_UMAC.EFT_LO_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110D0">00000000020110D0 NX.PBI.PBI_UMAC.SYM_LO_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110D1">00000000020110D1 NX.PBI.PBI_UMAC.GZIP_LO_PRIOR_RCV_FIFO_ASB</A><BR>
<A HREF="#00000000020110D2">00000000020110D2 NX.PBI.PBI_UMAC.SEND_WC_BASE_ADDR</A><BR>
<A HREF="#00000000020110D3">00000000020110D3 NX.PBI.PBI_UMAC.SU_UMAC_ERROR_RPT</A><BR>
<A HREF="#00000000020110D4">00000000020110D4 NX.PBI.PBI_UMAC.VAS_MMIO_BASE_ADDR</A><BR>
<A HREF="#00000000020110D5">00000000020110D5 NX.PBI.PBI_UMAC.UMAC_STATUS_CONTROL</A><BR>
<A HREF="#00000000020110D6">00000000020110D6 NX.PBI.PBI_SHIM.ERAT_STATUS_CONTROL</A><BR>
<A HREF="#00000000020110D7">00000000020110D7 NX.PBI.PBI_UMAC.SU_ERAT_ERROR_RPT</A><BR>
<A HREF="#00000000020110D8">00000000020110D8 NX.PBI.PBI_UMAC.SU_UMAC_ERROR_RPT1</A><BR>
<A HREF="#00000000020110D9">00000000020110D9 NX.PBI.PBI_UMAC.VAS_RMA_WRITE_BASE_ADDR</A><BR>
<A HREF="#00000000020110E0">00000000020110E0 NX.PBI.PBI_RNG.NX_RNG_CFG</A><BR>
<A HREF="#00000000020110E1">00000000020110E1 NX.PBI.PBI_RNG.NX_RNG_ST0</A><BR>
<A HREF="#00000000020110E2">00000000020110E2 NX.PBI.PBI_RNG.NX_RNG_ST1</A><BR>
<A HREF="#00000000020110E3">00000000020110E3 NX.PBI.PBI_RNG.NX_RNG_ST2</A><BR>
<A HREF="#00000000020110E4">00000000020110E4 NX.PBI.PBI_RNG.NX_RNG_BYPASS</A><BR>
<A HREF="#00000000020110E5">00000000020110E5 NX.PBI.PBI_RNG.NX_RNG_RDELAY</A><BR>
<A HREF="#00000000020110E6">00000000020110E6 NX.PBI.PBI_RNG.NX_RNG_RESET</A><BR>
<A HREF="#00000000020110E7">00000000020110E7 NX.PBI.PBI_UMAC.RNG_FAILED_INT</A><BR>
<A HREF="#00000000020110E8">00000000020110E8 NX.PBI.PBI_RNG.NX_RNG_ST3</A><BR>
<A HREF="#0000000002011100">0000000002011100 NX.DBG.NX_DMA_ENG_FIR</A><BR>
<A HREF="#0000000002011101">0000000002011101 NX.DBG.NX_DMA_ENG_FIR</A><BR>
<A HREF="#0000000002011102">0000000002011102 NX.DBG.NX_DMA_ENG_FIR</A><BR>
<A HREF="#0000000002011103">0000000002011103 NX.DBG.NX_DMA_ENG_FIR_MASK</A><BR>
<A HREF="#0000000002011104">0000000002011104 NX.DBG.NX_DMA_ENG_FIR_MASK</A><BR>
<A HREF="#0000000002011105">0000000002011105 NX.DBG.NX_DMA_ENG_FIR_MASK</A><BR>
<A HREF="#0000000002011106">0000000002011106 NX.DBG.NX_DMA_ENG_FIR_ACTION0</A><BR>
<A HREF="#0000000002011107">0000000002011107 NX.DBG.NX_DMA_ENG_FIR_ACTION1</A><BR>
<A HREF="#0000000002011108">0000000002011108 NX.DBG.NX_DMA_ENG_FIR_WOF</A><BR>
<A HREF="#000000000201110A">000000000201110A NX.DBG.NX_DEBUGMUX_CTRL</A><BR>
<A HREF="#000000000201110B">000000000201110B NX.DBG.NX_TRIGGER_CTRL</A><BR>
<A HREF="#000000000201110C">000000000201110C NX.DBG.NX_ERRORINJ_CTRL</A><BR>
<A HREF="#0000000002011140">0000000002011140 NX.CH4.GZIP_CONTROL_REG</A><BR>
<A HREF="#0000000002011141">0000000002011141 NX.CH4.ADDR_0_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011142">0000000002011142 NX.CH4.ADDR_1_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011143">0000000002011143 NX.CH4.ADDR_2_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011144">0000000002011144 NX.CH4.ADDR_3_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011145">0000000002011145 NX.CH4.ADDR_4_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011146">0000000002011146 NX.CH4.ADDR_5_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011147">0000000002011147 NX.CH4.ADDR_6_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011148">0000000002011148 NX.CH4.ADDR_7_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011149">0000000002011149 NX.CH4.ADDR_8_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114A">000000000201114A NX.CH4.ADDR_9_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114B">000000000201114B NX.CH4.ADDR_10_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114C">000000000201114C NX.CH4.DATATAG_0_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114D">000000000201114D NX.CH4.DATATAG_1_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114E">000000000201114E NX.CH4.DATATAG_2_HASH_FUNCTION_REG</A><BR>
<A HREF="#000000000201114F">000000000201114F NX.CH4.DATATAG_3_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011150">0000000002011150 NX.CH4.DATATAG_4_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011151">0000000002011151 NX.CH4.DATATAG_5_HASH_FUNCTION_REG</A><BR>
<A HREF="#0000000002011152">0000000002011152 NX.CH4.GZIP_ERRRPT_HOLD_REG</A><BR>
<A HREF="#0000000002011400">0000000002011400 VAS.VA_RG.SCF.VAS_FIR_REG</A><BR>
<A HREF="#0000000002011401">0000000002011401 VAS.VA_RG.SCF.VAS_FIR_REG</A><BR>
<A HREF="#0000000002011402">0000000002011402 VAS.VA_RG.SCF.VAS_FIR_REG</A><BR>
<A HREF="#0000000002011403">0000000002011403 VAS.VA_RG.SCF.VAS_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011404">0000000002011404 VAS.VA_RG.SCF.VAS_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011405">0000000002011405 VAS.VA_RG.SCF.VAS_FIR_MASK_REG</A><BR>
<A HREF="#0000000002011406">0000000002011406 VAS.VA_RG.SCF.VAS_FIR_ACTION0_REG</A><BR>
<A HREF="#0000000002011407">0000000002011407 VAS.VA_RG.SCF.VAS_FIR_ACTION1_REG</A><BR>
<A HREF="#0000000002011408">0000000002011408 VAS.VA_RG.SCF.VAS_FIR_WOF_REG</A><BR>
<A HREF="#000000000201140A">000000000201140A VAS.VA_RG.SCF.VAS_WCMBAR</A><BR>
<A HREF="#000000000201140B">000000000201140B VAS.VA_RG.SCF.VAS_UWMBAR</A><BR>
<A HREF="#000000000201140C">000000000201140C VAS.VA_RG.SCF.VAS_BUFCTL</A><BR>
<A HREF="#000000000201140D">000000000201140D VAS.VA_RG.SCF.VAS_MISCCTL</A><BR>
<A HREF="#000000000201140E">000000000201140E VAS.VA_RG.SCF.VAS_RMABAR</A><BR>
<A HREF="#000000000201140F">000000000201140F VAS.VA_RG.SCF.VAS_RMABARM</A><BR>
<A HREF="#0000000002011410">0000000002011410 VAS.VA_RG.SCF.VAS_WRMON0BAR</A><BR>
<A HREF="#0000000002011411">0000000002011411 VAS.VA_RG.SCF.VAS_WRMON1BAR</A><BR>
<A HREF="#0000000002011412">0000000002011412 VAS.VA_RG.SCF.VAS_WRMON2BAR</A><BR>
<A HREF="#0000000002011413">0000000002011413 VAS.VA_RG.SCF.VAS_WRMON3BAR</A><BR>
<A HREF="#0000000002011414">0000000002011414 VAS.VA_RG.SCF.VAS_WRMON4BAR</A><BR>
<A HREF="#0000000002011415">0000000002011415 VAS.VA_RG.SCF.VAS_WRMON5BAR</A><BR>
<A HREF="#0000000002011416">0000000002011416 VAS.VA_RG.SCF.VAS_WRMON6BAR</A><BR>
<A HREF="#0000000002011417">0000000002011417 VAS.VA_RG.SCF.VAS_WRMON7BAR</A><BR>
<A HREF="#0000000002011418">0000000002011418 VAS.VA_RG.SCF.VAS_WRMON0WID</A><BR>
<A HREF="#0000000002011419">0000000002011419 VAS.VA_RG.SCF.VAS_WRMON1WID</A><BR>
<A HREF="#000000000201141A">000000000201141A VAS.VA_RG.SCF.VAS_WRMON2WID</A><BR>
<A HREF="#000000000201141B">000000000201141B VAS.VA_RG.SCF.VAS_WRMON3WID</A><BR>
<A HREF="#000000000201141C">000000000201141C VAS.VA_RG.SCF.VAS_WRMON4WID</A><BR>
<A HREF="#000000000201141D">000000000201141D VAS.VA_RG.SCF.VAS_WRMON5WID</A><BR>
<A HREF="#000000000201141E">000000000201141E VAS.VA_RG.SCF.VAS_WRMON6WID</A><BR>
<A HREF="#000000000201141F">000000000201141F VAS.VA_RG.SCF.VAS_WRMON7WID</A><BR>
<A HREF="#0000000002011420">0000000002011420 VAS.VA_RG.SCF.VAS_WRMON0CMP</A><BR>
<A HREF="#0000000002011421">0000000002011421 VAS.VA_RG.SCF.VAS_WRMON1CMP</A><BR>
<A HREF="#0000000002011422">0000000002011422 VAS.VA_RG.SCF.VAS_WRMON2CMP</A><BR>
<A HREF="#0000000002011423">0000000002011423 VAS.VA_RG.SCF.VAS_WRMON3CMP</A><BR>
<A HREF="#0000000002011424">0000000002011424 VAS.VA_RG.SCF.VAS_WRMON4CMP</A><BR>
<A HREF="#0000000002011425">0000000002011425 VAS.VA_RG.SCF.VAS_WRMON5CMP</A><BR>
<A HREF="#0000000002011426">0000000002011426 VAS.VA_RG.SCF.VAS_WRMON6CMP</A><BR>
<A HREF="#0000000002011427">0000000002011427 VAS.VA_RG.SCF.VAS_WRMON7CMP</A><BR>
<A HREF="#0000000002011428">0000000002011428 VAS.VA_RG.SCF.VAS_RESERVE</A><BR>
<A HREF="#0000000002011429">0000000002011429 VAS.VA_RG.SCF.VAS_MMIOCTL</A><BR>
<A HREF="#000000000201142A">000000000201142A VAS.VA_RG.SCF.VAS_MMIODATA</A><BR>
<A HREF="#000000000201142B">000000000201142B VAS.VA_RG.SCF.VAS_INERRRPT</A><BR>
<A HREF="#000000000201142C">000000000201142C VAS.VA_RG.SCF.VAS_RGERRRPT</A><BR>
<A HREF="#000000000201142D">000000000201142D VAS.VA_RG.SCF.VAS_DBGNORTH</A><BR>
<A HREF="#000000000201142E">000000000201142E VAS.VA_RG.SCF.VAS_DBGCONT</A><BR>
<A HREF="#000000000201142F">000000000201142F VAS.VA_RG.SCF.VAS_DBGTRIG</A><BR>
<A HREF="#0000000002011430">0000000002011430 VAS.VA_RG.SCF.VAS_PMCNTL</A><BR>
<A HREF="#0000000002011431">0000000002011431 VAS.VA_RG.SCF.VAS_MMIOECC</A><BR>
<A HREF="#0000000002011432">0000000002011432 VAS.VA_RG.SCF.VAS_ERRINJNO</A><BR>
<A HREF="#0000000002011433">0000000002011433 VAS.VA_RG.SCF.VAS_CAMDISPCNTL</A><BR>
<A HREF="#0000000002011434">0000000002011434 VAS.VA_RG.SCF.VAS_CAMDATA0</A><BR>
<A HREF="#0000000002011435">0000000002011435 VAS.VA_RG.SCF.VAS_CAMDATA1</A><BR>
<A HREF="#0000000002011440">0000000002011440 VAS.VA_EG.EG_SCF.VAS_WCBSBAR</A><BR>
<A HREF="#0000000002011441">0000000002011441 VAS.VA_EG.EG_SCF.VAS_PGMIG1</A><BR>
<A HREF="#0000000002011442">0000000002011442 VAS.VA_EG.EG_SCF.VAS_PGMIG2</A><BR>
<A HREF="#0000000002011443">0000000002011443 VAS.VA_EG.EG_SCF.VAS_PGMIG3</A><BR>
<A HREF="#0000000002011444">0000000002011444 VAS.VA_EG.EG_SCF.VAS_PGMIG4</A><BR>
<A HREF="#0000000002011445">0000000002011445 VAS.VA_EG.EG_SCF.VAS_PGMIG5</A><BR>
<A HREF="#0000000002011446">0000000002011446 VAS.VA_EG.EG_SCF.VAS_PGMIG6</A><BR>
<A HREF="#0000000002011447">0000000002011447 VAS.VA_EG.EG_SCF.VAS_PGMIG7</A><BR>
<A HREF="#0000000002011448">0000000002011448 VAS.VA_EG.EG_SCF.VAS_CQERRRPT</A><BR>
<A HREF="#0000000002011449">0000000002011449 VAS.VA_EG.EG_SCF.VAS_WCERRRPT</A><BR>
<A HREF="#000000000201144A">000000000201144A VAS.VA_EG.EG_SCF.VAS_EGERRRPT</A><BR>
<A HREF="#000000000201144B">000000000201144B VAS.VA_EG.EG_SCF.VAS_ERRINJSO</A><BR>
<A HREF="#000000000201144C">000000000201144C VAS.VA_EG.EG_SCF.VAS_DBGSOUTH</A><BR>
<A HREF="#000000000201144D">000000000201144D VAS.VA_EG.EG_SCF.VAS_PBCFG0</A><BR>
<A HREF="#000000000201144E">000000000201144E VAS.VA_EG.EG_SCF.VAS_PBCFG1</A><BR>
<A HREF="#000000000201144F">000000000201144F VAS.VA_EG.EG_SCF.VAS_SOUTHCTL</A><BR>
<A HREF="#0000000002011450">0000000002011450 VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL0_REG</A><BR>
<A HREF="#0000000002011451">0000000002011451 VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL1_REG</A><BR>
<A HREF="#0000000002011452">0000000002011452 VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL2_REG</A><BR>
<A HREF="#0000000002011453">0000000002011453 VAS.VA_EG.EG_SCF.EG_TOPOID_XLAT_TBL3_REG</A><BR>
<A HREF="#0000000002011800">0000000002011800 PE1.PB.PBCQ.PEPBREGS.PBCQHWCFG_REG</A><BR>
<A HREF="#0000000002011801">0000000002011801 PE1.PB.PBCQ.PEPBREGS.DRPPRICTL_REG</A><BR>
<A HREF="#0000000002011802">0000000002011802 PE1.PB.PBCQ.PEPBREGS.PBCQEINJ_REG</A><BR>
<A HREF="#0000000002011803">0000000002011803 PE1.PB.PBCQ.PEPBREGS.NESTTRC_REG</A><BR>
<A HREF="#0000000002011804">0000000002011804 PE1.PB.PBCQ.PEPBREGS.PMONCTL_REG</A><BR>
<A HREF="#0000000002011805">0000000002011805 PE1.PB.PBCQ.PEPBREGS.ADDREXTMASK_REG</A><BR>
<A HREF="#0000000002011806">0000000002011806 PE1.PB.PBCQ.PEPBREGS.PREDV_REG</A><BR>
<A HREF="#0000000002011807">0000000002011807 PE1.PB.PBCQ.PEPBREGS.NMMU_RTAG_OVERRIDE_REG</A><BR>
<A HREF="#0000000002011808">0000000002011808 PE1.PB.PBCQ.PEPBREGS.NRDSTKOVR_REG</A><BR>
<A HREF="#0000000002011809">0000000002011809 PE1.PB.PBCQ.PEPBREGS.NWRSTKOVR_REG</A><BR>
<A HREF="#000000000201180A">000000000201180A PE1.PB.PBCQ.PEPBREGS.NSTQSTKOVR_REG</A><BR>
<A HREF="#000000000201180B">000000000201180B PE1.PB.PBCQ.PEPBREGS.PERTYBOCTL_REG</A><BR>
<A HREF="#000000000201180C">000000000201180C PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG0</A><BR>
<A HREF="#000000000201180D">000000000201180D PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG1</A><BR>
<A HREF="#000000000201180E">000000000201180E PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG2</A><BR>
<A HREF="#000000000201180F">000000000201180F PE1.PB.PBCQ.PEPBREGS.PE_TOPOLOGY_REG3</A><BR>
<A HREF="#0000000002011810">0000000002011810 PE1.PB.PBCQ.PEPBREGS.PE_INJECT_THRESHOLD_REG</A><BR>
<A HREF="#0000000002011811">0000000002011811 PE1.PB.PBCQ.PEPBREGS.PE_WRITE_PACING_REG</A><BR>
<A HREF="#0000000002011840">0000000002011840 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011841">0000000002011841 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011842">0000000002011842 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011843">0000000002011843 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011844">0000000002011844 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011845">0000000002011845 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011846">0000000002011846 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRACTION0_REG</A><BR>
<A HREF="#0000000002011847">0000000002011847 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRACTION1_REG</A><BR>
<A HREF="#0000000002011848">0000000002011848 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.NFIRWOF_REG</A><BR>
<A HREF="#000000000201184A">000000000201184A PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CERR_RPT0_REG</A><BR>
<A HREF="#000000000201184B">000000000201184B PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CERR_RPT1_REG</A><BR>
<A HREF="#000000000201184C">000000000201184C PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.CQSTAT_REG</A><BR>
<A HREF="#000000000201184D">000000000201184D PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PBCQMODE_REG</A><BR>
<A HREF="#000000000201184E">000000000201184E PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_REG</A><BR>
<A HREF="#000000000201184F">000000000201184F PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR0_MASK_REG</A><BR>
<A HREF="#0000000002011850">0000000002011850 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_REG</A><BR>
<A HREF="#0000000002011851">0000000002011851 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.MMIOBAR1_MASK_REG</A><BR>
<A HREF="#0000000002011852">0000000002011852 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PHBBAR_REG</A><BR>
<A HREF="#0000000002011853">0000000002011853 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.INTBAR_REG</A><BR>
<A HREF="#0000000002011854">0000000002011854 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.BARE_REG</A><BR>
<A HREF="#0000000002011855">0000000002011855 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_DFREEZE_REG</A><BR>
<A HREF="#0000000002011856">0000000002011856 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_SPARSE_PAGE_CNTL_REG</A><BR>
<A HREF="#0000000002011857">0000000002011857 PE1.PB.PBCQ.PEPBREGS.STACK#0.REGS.PE_CACHE_INJECT_CNTL_REG</A><BR>
<A HREF="#0000000002011880">0000000002011880 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011881">0000000002011881 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011882">0000000002011882 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIR_REG</A><BR>
<A HREF="#0000000002011883">0000000002011883 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011884">0000000002011884 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011885">0000000002011885 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRMASK_REG</A><BR>
<A HREF="#0000000002011886">0000000002011886 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRACTION0_REG</A><BR>
<A HREF="#0000000002011887">0000000002011887 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRACTION1_REG</A><BR>
<A HREF="#0000000002011888">0000000002011888 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.NFIRWOF_REG</A><BR>
<A HREF="#000000000201188A">000000000201188A PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CERR_RPT0_REG</A><BR>
<A HREF="#000000000201188B">000000000201188B PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CERR_RPT1_REG</A><BR>
<A HREF="#000000000201188C">000000000201188C PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.CQSTAT_REG</A><BR>
<A HREF="#000000000201188D">000000000201188D PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PBCQMODE_REG</A><BR>
<A HREF="#000000000201188E">000000000201188E PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_REG</A><BR>
<A HREF="#000000000201188F">000000000201188F PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR0_MASK_REG</A><BR>
<A HREF="#0000000002011890">0000000002011890 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_REG</A><BR>
<A HREF="#0000000002011891">0000000002011891 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.MMIOBAR1_MASK_REG</A><BR>
<A HREF="#0000000002011892">0000000002011892 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PHBBAR_REG</A><BR>
<A HREF="#0000000002011893">0000000002011893 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.INTBAR_REG</A><BR>
<A HREF="#0000000002011894">0000000002011894 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.BARE_REG</A><BR>
<A HREF="#0000000002011895">0000000002011895 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_DFREEZE_REG</A><BR>
<A HREF="#0000000002011896">0000000002011896 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_SPARSE_PAGE_CNTL_REG</A><BR>
<A HREF="#0000000002011897">0000000002011897 PE1.PB.PBCQ.PEPBREGS.STACK#1.REGS.PE_CACHE_INJECT_CNTL_REG</A><BR>
<A HREF="#00000000020118C0">00000000020118C0 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIR_REG</A><BR>
<A HREF="#00000000020118C1">00000000020118C1 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIR_REG</A><BR>
<A HREF="#00000000020118C2">00000000020118C2 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIR_REG</A><BR>
<A HREF="#00000000020118C3">00000000020118C3 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRMASK_REG</A><BR>
<A HREF="#00000000020118C4">00000000020118C4 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRMASK_REG</A><BR>
<A HREF="#00000000020118C5">00000000020118C5 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRMASK_REG</A><BR>
<A HREF="#00000000020118C6">00000000020118C6 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRACTION0_REG</A><BR>
<A HREF="#00000000020118C7">00000000020118C7 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRACTION1_REG</A><BR>
<A HREF="#00000000020118C8">00000000020118C8 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.NFIRWOF_REG</A><BR>
<A HREF="#00000000020118CA">00000000020118CA PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CERR_RPT0_REG</A><BR>
<A HREF="#00000000020118CB">00000000020118CB PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CERR_RPT1_REG</A><BR>
<A HREF="#00000000020118CC">00000000020118CC PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.CQSTAT_REG</A><BR>
<A HREF="#00000000020118CD">00000000020118CD PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PBCQMODE_REG</A><BR>
<A HREF="#00000000020118CE">00000000020118CE PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_REG</A><BR>
<A HREF="#00000000020118CF">00000000020118CF PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR0_MASK_REG</A><BR>
<A HREF="#00000000020118D0">00000000020118D0 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_REG</A><BR>
<A HREF="#00000000020118D1">00000000020118D1 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.MMIOBAR1_MASK_REG</A><BR>
<A HREF="#00000000020118D2">00000000020118D2 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PHBBAR_REG</A><BR>
<A HREF="#00000000020118D3">00000000020118D3 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.INTBAR_REG</A><BR>
<A HREF="#00000000020118D4">00000000020118D4 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.BARE_REG</A><BR>
<A HREF="#00000000020118D5">00000000020118D5 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_DFREEZE_REG</A><BR>
<A HREF="#00000000020118D6">00000000020118D6 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_SPARSE_PAGE_CNTL_REG</A><BR>
<A HREF="#00000000020118D7">00000000020118D7 PE1.PB.PBCQ.PEPBREGS.STACK#2.REGS.PE_CACHE_INJECT_CNTL_REG</A><BR>
<A HREF="#0000000002030000">0000000002030000 TP.TCN0.N0.SYNC_CONFIG</A><BR>
<A HREF="#0000000002030001">0000000002030001 TP.TCN0.N0.OPCG_ALIGN</A><BR>
<A HREF="#0000000002030002">0000000002030002 TP.TCN0.N0.OPCG_REG0</A><BR>
<A HREF="#0000000002030003">0000000002030003 TP.TCN0.N0.OPCG_REG1</A><BR>
<A HREF="#0000000002030004">0000000002030004 TP.TCN0.N0.OPCG_REG2</A><BR>
<A HREF="#0000000002030005">0000000002030005 TP.TCN0.N0.SCAN_REGION_TYPE</A><BR>
<A HREF="#0000000002030006">0000000002030006 TP.TCN0.N0.CLK_REGION</A><BR>
<A HREF="#0000000002030008">0000000002030008 TP.TCN0.N0.CLOCK_STAT_SL</A><BR>
<A HREF="#0000000002030009">0000000002030009 TP.TCN0.N0.CLOCK_STAT_NSL</A><BR>
<A HREF="#000000000203000A">000000000203000A TP.TCN0.N0.CLOCK_STAT_ARY</A><BR>
<A HREF="#000000000203000B">000000000203000B TP.TCN0.N0.BIST</A><BR>
<A HREF="#000000000203000C">000000000203000C TP.TCN0.N0.XSTOP1</A><BR>
<A HREF="#000000000203000D">000000000203000D TP.TCN0.N0.XSTOP2</A><BR>
<A HREF="#000000000203000E">000000000203000E TP.TCN0.N0.XSTOP3</A><BR>
<A HREF="#000000000203000F">000000000203000F TP.TCN0.N0.ERROR_STATUS</A><BR>
<A HREF="#0000000002030010">0000000002030010 TP.TCN0.N0.OPCG_CAPT1</A><BR>
<A HREF="#0000000002030011">0000000002030011 TP.TCN0.N0.OPCG_CAPT2</A><BR>
<A HREF="#0000000002030012">0000000002030012 TP.TCN0.N0.OPCG_CAPT3</A><BR>
<A HREF="#0000000002030013">0000000002030013 TP.TCN0.N0.DBG_CBS_CC</A><BR>
<A HREF="#0000000002030014">0000000002030014 TP.TCN0.N0.XSTOP4</A><BR>
<A HREF="#0000000002030015">0000000002030015 TP.TCN0.N0.XSTOP5</A><BR>
<A HREF="#0000000002030016">0000000002030016 TP.TCN0.N0.REGION_CCFLUSH_STATUS</A><BR>
<A HREF="#0000000002030020">0000000002030020 TP.TCN0.N0.PCB_OPCG_GO</A><BR>
<A HREF="#0000000002030028">0000000002030028 TP.TCN0.N0.PHASE_COUNTER_RESET</A><BR>
<A HREF="#0000000002030030">0000000002030030 TP.TCN0.N0.PCB_OPCG_STOP</A><BR>
<A HREF="#00000000020303FE">00000000020303FE TP.TCN0.N0.CC_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000020303FF">00000000020303FF TP.TCN0.N0.CC_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000002038000">0000000002038000 TP.TCN0.N0.SCAN32</A><BR>
<A HREF="#0000000002039000">0000000002039000 TP.TCN0.N0.SCAN_LONG_ROTATE</A><BR>
<A HREF="#000000000203A000">000000000203A000 TP.TCN0.N0.SCAN_UPDATEDR</A><BR>
<A HREF="#000000000203B000">000000000203B000 TP.TCN0.N0.SCAN_UPDATEDR_LONG</A><BR>
<A HREF="#000000000203C000">000000000203C000 TP.TCN0.N0.SCAN_CAPTUREDR</A><BR>
<A HREF="#000000000203D000">000000000203D000 TP.TCN0.N0.SCAN_CAPTUREDR_LONG</A><BR>
<A HREF="#000000000203E000">000000000203E000 TP.TCN0.N0.SCAN64</A><BR>
<A HREF="#000000000203F000">000000000203F000 TP.TCN0.N0.SCAN64CONTSCAN</A><BR>
<A HREF="#0000000002040000">0000000002040000 TP.TCN0.N0.XSTOP</A><BR>
<A HREF="#0000000002040001">0000000002040001 TP.TCN0.N0.RECOV</A><BR>
<A HREF="#0000000002040002">0000000002040002 TP.TCN0.N0.SPATTN</A><BR>
<A HREF="#0000000002040003">0000000002040003 TP.TCN0.N0.LOCAL_XSTOP</A><BR>
<A HREF="#0000000002040004">0000000002040004 TP.TCN0.N0.HOSTATTN</A><BR>
<A HREF="#0000000002040010">0000000002040010 TP.TCN0.N0.XSTOP_UNMASKED</A><BR>
<A HREF="#0000000002040011">0000000002040011 TP.TCN0.N0.RECOV_UNMASKED</A><BR>
<A HREF="#0000000002040012">0000000002040012 TP.TCN0.N0.SPATTN_UNMASKED</A><BR>
<A HREF="#0000000002040013">0000000002040013 TP.TCN0.N0.LOCAL_XSTOP_UNMASKED</A><BR>
<A HREF="#0000000002040014">0000000002040014 TP.TCN0.N0.HOSTATTN_UNMASKED</A><BR>
<A HREF="#0000000002040021">0000000002040021 TP.TCN0.N0.WOF</A><BR>
<A HREF="#0000000002040040">0000000002040040 TP.TCN0.N0.XSTOP_MASK</A><BR>
<A HREF="#0000000002040050">0000000002040050 TP.TCN0.N0.XSTOP_MASK</A><BR>
<A HREF="#0000000002040060">0000000002040060 TP.TCN0.N0.XSTOP_MASK</A><BR>
<A HREF="#0000000002040041">0000000002040041 TP.TCN0.N0.RECOV_MASK</A><BR>
<A HREF="#0000000002040051">0000000002040051 TP.TCN0.N0.RECOV_MASK</A><BR>
<A HREF="#0000000002040061">0000000002040061 TP.TCN0.N0.RECOV_MASK</A><BR>
<A HREF="#0000000002040042">0000000002040042 TP.TCN0.N0.SPATTN_MASK</A><BR>
<A HREF="#0000000002040052">0000000002040052 TP.TCN0.N0.SPATTN_MASK</A><BR>
<A HREF="#0000000002040062">0000000002040062 TP.TCN0.N0.SPATTN_MASK</A><BR>
<A HREF="#0000000002040043">0000000002040043 TP.TCN0.N0.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000002040053">0000000002040053 TP.TCN0.N0.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000002040063">0000000002040063 TP.TCN0.N0.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000002040044">0000000002040044 TP.TCN0.N0.HOSTATTN_MASK</A><BR>
<A HREF="#0000000002040054">0000000002040054 TP.TCN0.N0.HOSTATTN_MASK</A><BR>
<A HREF="#0000000002040064">0000000002040064 TP.TCN0.N0.HOSTATTN_MASK</A><BR>
<A HREF="#0000000002040080">0000000002040080 TP.TCN0.N0.EPS.FIR.ANY_LOCAL_ERR_MASK</A><BR>
<A HREF="#0000000002040081">0000000002040081 TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</A><BR>
<A HREF="#0000000002040082">0000000002040082 TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</A><BR>
<A HREF="#0000000002040083">0000000002040083 TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</A><BR>
<A HREF="#0000000002040084">0000000002040084 TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</A><BR>
<A HREF="#0000000002040085">0000000002040085 TP.TCN0.N0.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</A><BR>
<A HREF="#0000000002040088">0000000002040088 TP.TCN0.N0.EPS.FIR.MODE_REG</A><BR>
<A HREF="#0000000002040100">0000000002040100 TP.TCN0.N0.LOCAL_FIR</A><BR>
<A HREF="#0000000002040101">0000000002040101 TP.TCN0.N0.LOCAL_FIR</A><BR>
<A HREF="#0000000002040102">0000000002040102 TP.TCN0.N0.LOCAL_FIR</A><BR>
<A HREF="#0000000002040103">0000000002040103 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000002040104">0000000002040104 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000002040105">0000000002040105 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000002040106">0000000002040106 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION0</A><BR>
<A HREF="#0000000002040107">0000000002040107 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION1</A><BR>
<A HREF="#0000000002040108">0000000002040108 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_WOF</A><BR>
<A HREF="#0000000002040109">0000000002040109 TP.TCN0.N0.EPS.FIR.LOCAL_FIR_ACTION2</A><BR>
<A HREF="#0000000002050000">0000000002050000 TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT0</A><BR>
<A HREF="#0000000002050001">0000000002050001 TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT1</A><BR>
<A HREF="#0000000002050002">0000000002050002 TP.TCN0.N0.EPS.THERM.WSUB.DTS_RESULT2</A><BR>
<A HREF="#0000000002050003">0000000002050003 TP.TCN0.N0.EPS.THERM.WSUB.DTS_TRC_RESULT</A><BR>
<A HREF="#000000000205000F">000000000205000F TP.TCN0.N0.EPS.THERM.WSUB.THERM_MODE_REG</A><BR>
<A HREF="#0000000002050010">0000000002050010 TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_MODE_REG</A><BR>
<A HREF="#0000000002050011">0000000002050011 TP.TCN0.N0.EPS.THERM.WSUB.INJECT_REG</A><BR>
<A HREF="#0000000002050012">0000000002050012 TP.TCN0.N0.EPS.THERM.WSUB.CONTROL_REG</A><BR>
<A HREF="#0000000002050013">0000000002050013 TP.TCN0.N0.EPS.THERM.WSUB.ERR_STATUS_REG</A><BR>
<A HREF="#0000000002050014">0000000002050014 TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_FORCE_REG</A><BR>
<A HREF="#0000000002050016">0000000002050016 TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</A><BR>
<A HREF="#0000000002050019">0000000002050019 TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA0</A><BR>
<A HREF="#000000000205001A">000000000205001A TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA1</A><BR>
<A HREF="#000000000205001B">000000000205001B TP.TCN0.N0.EPS.THERM.WSUB.SKITTER_DATA2</A><BR>
<A HREF="#000000000205001C">000000000205001C TP.TCN0.N0.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</A><BR>
Back to <A HREF="#top">top</A><BR>
</BODY>
</HTML>
