
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c60  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08009d70  08009d70  00019d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a5d4  0800a5d4  0001a5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800a5dc  0800a5dc  0001a5dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a5e4  0800a5e4  0001a5e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009c8  20000000  0800a5e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000504  200009c8  0800afb0  000209c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000ecc  0800afb0  00020ecc  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d3b0  00000000  00000000  000209f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002919  00000000  00000000  0002dda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b28  00000000  00000000  000306c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a20  00000000  00000000  000311e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00016cc9  00000000  00000000  00031c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000cc6d  00000000  00000000  000488d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00080251  00000000  00000000  0005553e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000d578f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004270  00000000  00000000  000d57e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c8 	.word	0x200009c8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d58 	.word	0x08009d58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009cc 	.word	0x200009cc
 800014c:	08009d58 	.word	0x08009d58

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b96e 	b.w	8000d7c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8083 	bne.w	8000bd0 <__udivmoddi4+0x118>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4617      	mov	r7, r2
 8000ace:	d947      	bls.n	8000b60 <__udivmoddi4+0xa8>
 8000ad0:	fab2 f382 	clz	r3, r2
 8000ad4:	b14b      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad6:	f1c3 0120 	rsb	r1, r3, #32
 8000ada:	fa05 fe03 	lsl.w	lr, r5, r3
 8000ade:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae2:	409f      	lsls	r7, r3
 8000ae4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aee:	fbbe fcf8 	udiv	ip, lr, r8
 8000af2:	fa1f f987 	uxth.w	r9, r7
 8000af6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000afa:	fb0c f009 	mul.w	r0, ip, r9
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	18ba      	adds	r2, r7, r2
 8000b0a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b0e:	f080 8118 	bcs.w	8000d42 <__udivmoddi4+0x28a>
 8000b12:	4290      	cmp	r0, r2
 8000b14:	f240 8115 	bls.w	8000d42 <__udivmoddi4+0x28a>
 8000b18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b24:	fb08 2210 	mls	r2, r8, r0, r2
 8000b28:	fb00 f109 	mul.w	r1, r0, r9
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a1      	cmp	r1, r4
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x92>
 8000b36:	193c      	adds	r4, r7, r4
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 8103 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	f240 8100 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b46:	3802      	subs	r0, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa4>
 8000b54:	2200      	movs	r2, #0
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	e9c6 4200 	strd	r4, r2, [r6]
 8000b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xac>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14f      	bne.n	8000c0c <__udivmoddi4+0x154>
 8000b6c:	1a8d      	subs	r5, r1, r2
 8000b6e:	2101      	movs	r1, #1
 8000b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b74:	fa1f f882 	uxth.w	r8, r2
 8000b78:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b7c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b80:	fb08 f00c 	mul.w	r0, r8, ip
 8000b84:	0c22      	lsrs	r2, r4, #16
 8000b86:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d907      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000b8e:	197d      	adds	r5, r7, r5
 8000b90:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000b94:	d202      	bcs.n	8000b9c <__udivmoddi4+0xe4>
 8000b96:	42a8      	cmp	r0, r5
 8000b98:	f200 80e9 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000b9c:	4694      	mov	ip, r2
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ba4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	b2a4      	uxth	r4, r4
 8000bae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bb2:	45a0      	cmp	r8, r4
 8000bb4:	d907      	bls.n	8000bc6 <__udivmoddi4+0x10e>
 8000bb6:	193c      	adds	r4, r7, r4
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbc:	d202      	bcs.n	8000bc4 <__udivmoddi4+0x10c>
 8000bbe:	45a0      	cmp	r8, r4
 8000bc0:	f200 80d9 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	eba4 0408 	sub.w	r4, r4, r8
 8000bca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bce:	e7c0      	b.n	8000b52 <__udivmoddi4+0x9a>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x12e>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	f000 80b1 	beq.w	8000d3c <__udivmoddi4+0x284>
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e9c6 0500 	strd	r0, r5, [r6]
 8000be0:	4608      	mov	r0, r1
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0x1ce>
 8000bee:	42ab      	cmp	r3, r5
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0x140>
 8000bf2:	4282      	cmp	r2, r0
 8000bf4:	f200 80b9 	bhi.w	8000d6a <__udivmoddi4+0x2b2>
 8000bf8:	1a84      	subs	r4, r0, r2
 8000bfa:	eb65 0303 	sbc.w	r3, r5, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	469e      	mov	lr, r3
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	d0aa      	beq.n	8000b5c <__udivmoddi4+0xa4>
 8000c06:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c0a:	e7a7      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	f1c3 0220 	rsb	r2, r3, #32
 8000c12:	40d1      	lsrs	r1, r2
 8000c14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	fa24 f202 	lsr.w	r2, r4, r2
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	fb00 fc08 	mul.w	ip, r0, r8
 8000c2e:	432a      	orrs	r2, r5
 8000c30:	0c15      	lsrs	r5, r2, #16
 8000c32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c36:	45ac      	cmp	ip, r5
 8000c38:	fa04 f403 	lsl.w	r4, r4, r3
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0x19a>
 8000c3e:	197d      	adds	r5, r7, r5
 8000c40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c44:	f080 808f 	bcs.w	8000d66 <__udivmoddi4+0x2ae>
 8000c48:	45ac      	cmp	ip, r5
 8000c4a:	f240 808c 	bls.w	8000d66 <__udivmoddi4+0x2ae>
 8000c4e:	3802      	subs	r0, #2
 8000c50:	443d      	add	r5, r7
 8000c52:	eba5 050c 	sub.w	r5, r5, ip
 8000c56:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c5a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c5e:	fb01 f908 	mul.w	r9, r1, r8
 8000c62:	b295      	uxth	r5, r2
 8000c64:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c68:	45a9      	cmp	r9, r5
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x1c4>
 8000c6c:	197d      	adds	r5, r7, r5
 8000c6e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c72:	d274      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000c74:	45a9      	cmp	r9, r5
 8000c76:	d972      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000c78:	3902      	subs	r1, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	eba5 0509 	sub.w	r5, r5, r9
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e778      	b.n	8000b78 <__udivmoddi4+0xc0>
 8000c86:	f1c1 0720 	rsb	r7, r1, #32
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c90:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c94:	fa25 f407 	lsr.w	r4, r5, r7
 8000c98:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca0:	fa1f f88c 	uxth.w	r8, ip
 8000ca4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ca8:	fa20 f307 	lsr.w	r3, r0, r7
 8000cac:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	431d      	orrs	r5, r3
 8000cb4:	0c2b      	lsrs	r3, r5, #16
 8000cb6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cba:	45a2      	cmp	sl, r4
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 f301 	lsl.w	r3, r0, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x222>
 8000cc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cca:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cce:	d248      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d946      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd8:	4464      	add	r4, ip
 8000cda:	eba4 040a 	sub.w	r4, r4, sl
 8000cde:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ce6:	fb00 fa08 	mul.w	sl, r0, r8
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x24e>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cfc:	d22d      	bcs.n	8000d5a <__udivmoddi4+0x2a2>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d92b      	bls.n	8000d5a <__udivmoddi4+0x2a2>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c6      	mov	lr, r8
 8000d16:	464d      	mov	r5, r9
 8000d18:	d319      	bcc.n	8000d4e <__udivmoddi4+0x296>
 8000d1a:	d016      	beq.n	8000d4a <__udivmoddi4+0x292>
 8000d1c:	b15e      	cbz	r6, 8000d36 <__udivmoddi4+0x27e>
 8000d1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d22:	eb64 0405 	sbc.w	r4, r4, r5
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c6 7400 	strd	r7, r4, [r6]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	4630      	mov	r0, r6
 8000d40:	e70c      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000d42:	468c      	mov	ip, r1
 8000d44:	e6eb      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d46:	4610      	mov	r0, r2
 8000d48:	e6ff      	b.n	8000b4a <__udivmoddi4+0x92>
 8000d4a:	4543      	cmp	r3, r8
 8000d4c:	d2e6      	bcs.n	8000d1c <__udivmoddi4+0x264>
 8000d4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d52:	eb69 050c 	sbc.w	r5, r9, ip
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7e0      	b.n	8000d1c <__udivmoddi4+0x264>
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	e7d3      	b.n	8000d06 <__udivmoddi4+0x24e>
 8000d5e:	4611      	mov	r1, r2
 8000d60:	e78c      	b.n	8000c7c <__udivmoddi4+0x1c4>
 8000d62:	4681      	mov	r9, r0
 8000d64:	e7b9      	b.n	8000cda <__udivmoddi4+0x222>
 8000d66:	4608      	mov	r0, r1
 8000d68:	e773      	b.n	8000c52 <__udivmoddi4+0x19a>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e749      	b.n	8000c02 <__udivmoddi4+0x14a>
 8000d6e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d72:	443d      	add	r5, r7
 8000d74:	e713      	b.n	8000b9e <__udivmoddi4+0xe6>
 8000d76:	3802      	subs	r0, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	e724      	b.n	8000bc6 <__udivmoddi4+0x10e>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
	if(t)
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <process_ms+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d004      	beq.n	8000d96 <process_ms+0x16>
		t--;
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <process_ms+0x20>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	4a03      	ldr	r2, [pc, #12]	; (8000da0 <process_ms+0x20>)
 8000d94:	6013      	str	r3, [r2, #0]
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	200009e4 	.word	0x200009e4

08000da4 <main>:


int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8000daa:	f001 facf 	bl	800234c <HAL_Init>

	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 8000dae:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 fcfc 	bl	80017b0 <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2101      	movs	r1, #1
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f000 fa63 	bl	8001288 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dce:	4809      	ldr	r0, [pc, #36]	; (8000df4 <main+0x50>)
 8000dd0:	f000 f910 	bl	8000ff4 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de0:	4805      	ldr	r0, [pc, #20]	; (8000df8 <main+0x54>)
 8000de2:	f000 f907 	bl	8000ff4 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms � la liste des fonctions appel�es automatiquement chaque ms par la routine d'interruption du p�riph�rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000de6:	4805      	ldr	r0, [pc, #20]	; (8000dfc <main+0x58>)
 8000de8:	f001 fa86 	bl	80022f8 <Systick_add_callback_function>

	while(1)	//boucle de t�che de fond
	{
		test_Electrovanne();
 8000dec:	f000 f808 	bl	8000e00 <test_Electrovanne>
 8000df0:	e7fc      	b.n	8000dec <main+0x48>
 8000df2:	bf00      	nop
 8000df4:	40011000 	.word	0x40011000
 8000df8:	40010800 	.word	0x40010800
 8000dfc:	08000d81 	.word	0x08000d81

08000e00 <test_Electrovanne>:
	// Affichage d'un rectangle bleu
	ILI9341_DrawFilledRectangle(0, 0, 150, 100, ILI9341_COLOR_BLUE);

}

void test_Electrovanne(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af02      	add	r7, sp, #8
	//Initialisation du port de la vanne en sortie Push-Pull
	BSP_GPIO_PinCfg(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000e06:	2303      	movs	r3, #3
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e12:	480f      	ldr	r0, [pc, #60]	; (8000e50 <test_Electrovanne+0x50>)
 8000e14:	f000 f8ee 	bl	8000ff4 <BSP_GPIO_PinCfg>

	HAL_GPIO_WritePin(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, 1);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e1e:	480c      	ldr	r0, [pc, #48]	; (8000e50 <test_Electrovanne+0x50>)
 8000e20:	f001 fe0a 	bl	8002a38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, 0);
 8000e24:	2200      	movs	r2, #0
 8000e26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e2a:	4809      	ldr	r0, [pc, #36]	; (8000e50 <test_Electrovanne+0x50>)
 8000e2c:	f001 fe04 	bl	8002a38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, 1);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e36:	4806      	ldr	r0, [pc, #24]	; (8000e50 <test_Electrovanne+0x50>)
 8000e38:	f001 fdfe 	bl	8002a38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, 0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e42:	4803      	ldr	r0, [pc, #12]	; (8000e50 <test_Electrovanne+0x50>)
 8000e44:	f001 fdf8 	bl	8002a38 <HAL_GPIO_WritePin>

}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40010c00 	.word	0x40010c00

08000e54 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2201      	movs	r2, #1
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000e68:	4b10      	ldr	r3, [pc, #64]	; (8000eac <EXTI_call+0x58>)
 8000e6a:	695a      	ldr	r2, [r3, #20]
 8000e6c:	89fb      	ldrh	r3, [r7, #14]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d016      	beq.n	8000ea2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000e74:	4a0d      	ldr	r2, [pc, #52]	; (8000eac <EXTI_call+0x58>)
 8000e76:	89fb      	ldrh	r3, [r7, #14]
 8000e78:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <EXTI_call+0x5c>)
 8000e7c:	881a      	ldrh	r2, [r3, #0]
 8000e7e:	89fb      	ldrh	r3, [r7, #14]
 8000e80:	4013      	ands	r3, r2
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00c      	beq.n	8000ea2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <EXTI_call+0x60>)
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d006      	beq.n	8000ea2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	4a07      	ldr	r2, [pc, #28]	; (8000eb4 <EXTI_call+0x60>)
 8000e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9c:	89fa      	ldrh	r2, [r7, #14]
 8000e9e:	4610      	mov	r0, r2
 8000ea0:	4798      	blx	r3
		}
	}
}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40010400 	.word	0x40010400
 8000eb0:	20000a28 	.word	0x20000a28
 8000eb4:	200009e8 	.word	0x200009e8

08000eb8 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f7ff ffc9 	bl	8000e54 <EXTI_call>
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ffc2 	bl	8000e54 <EXTI_call>
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000ed8:	2002      	movs	r0, #2
 8000eda:	f7ff ffbb 	bl	8000e54 <EXTI_call>
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000ee6:	2003      	movs	r0, #3
 8000ee8:	f7ff ffb4 	bl	8000e54 <EXTI_call>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000ef4:	2004      	movs	r0, #4
 8000ef6:	f7ff ffad 	bl	8000e54 <EXTI_call>
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000f02:	2005      	movs	r0, #5
 8000f04:	f7ff ffa6 	bl	8000e54 <EXTI_call>
	EXTI_call(6);
 8000f08:	2006      	movs	r0, #6
 8000f0a:	f7ff ffa3 	bl	8000e54 <EXTI_call>
	EXTI_call(7);
 8000f0e:	2007      	movs	r0, #7
 8000f10:	f7ff ffa0 	bl	8000e54 <EXTI_call>
	EXTI_call(8);
 8000f14:	2008      	movs	r0, #8
 8000f16:	f7ff ff9d 	bl	8000e54 <EXTI_call>
	EXTI_call(9);
 8000f1a:	2009      	movs	r0, #9
 8000f1c:	f7ff ff9a 	bl	8000e54 <EXTI_call>
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000f28:	200a      	movs	r0, #10
 8000f2a:	f7ff ff93 	bl	8000e54 <EXTI_call>
	EXTI_call(11);
 8000f2e:	200b      	movs	r0, #11
 8000f30:	f7ff ff90 	bl	8000e54 <EXTI_call>
	EXTI_call(12);
 8000f34:	200c      	movs	r0, #12
 8000f36:	f7ff ff8d 	bl	8000e54 <EXTI_call>
	EXTI_call(13);
 8000f3a:	200d      	movs	r0, #13
 8000f3c:	f7ff ff8a 	bl	8000e54 <EXTI_call>
	EXTI_call(14);
 8000f40:	200e      	movs	r0, #14
 8000f42:	f7ff ff87 	bl	8000e54 <EXTI_call>
	EXTI_call(15);
 8000f46:	200f      	movs	r0, #15
 8000f48:	f7ff ff84 	bl	8000e54 <EXTI_call>
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b087      	sub	sp, #28
 8000f54:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000f56:	4b26      	ldr	r3, [pc, #152]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	4a25      	ldr	r2, [pc, #148]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6193      	str	r3, [r2, #24]
 8000f62:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	4a1f      	ldr	r2, [pc, #124]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f74:	f043 0308 	orr.w	r3, r3, #8
 8000f78:	6193      	str	r3, [r2, #24]
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	f003 0308 	and.w	r3, r3, #8
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f8c:	f043 0310 	orr.w	r3, r3, #16
 8000f90:	6193      	str	r3, [r2, #24]
 8000f92:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	f003 0310 	and.w	r3, r3, #16
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f9e:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	4a13      	ldr	r2, [pc, #76]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fa4:	f043 0320 	orr.w	r3, r3, #32
 8000fa8:	6193      	str	r3, [r2, #24]
 8000faa:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	f003 0320 	and.w	r3, r3, #32
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc0:	6193      	str	r3, [r2, #24]
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000fce:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6193      	str	r3, [r2, #24]
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <BSP_GPIO_Enable+0xa0>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8000fe6:	bf00      	nop
 8000fe8:	371c      	adds	r7, #28
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800100e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001010:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4619      	mov	r1, r3
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f001 fb89 	bl	8002730 <HAL_GPIO_Init>
}
 800101e:	bf00      	nop
 8001020:	3720      	adds	r7, #32
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800102c:	f3bf 8f4f 	dsb	sy
}
 8001030:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001032:	4b06      	ldr	r3, [pc, #24]	; (800104c <__NVIC_SystemReset+0x24>)
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800103a:	4904      	ldr	r1, [pc, #16]	; (800104c <__NVIC_SystemReset+0x24>)
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <__NVIC_SystemReset+0x28>)
 800103e:	4313      	orrs	r3, r2
 8001040:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001042:	f3bf 8f4f 	dsb	sy
}
 8001046:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <__NVIC_SystemReset+0x20>
 800104c:	e000ed00 	.word	0xe000ed00
 8001050:	05fa0004 	.word	0x05fa0004

08001054 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001058:	f7ff ff7a 	bl	8000f50 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 800105c:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <HAL_MspInit+0xa0>)
 800105e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001062:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <HAL_MspInit+0xa0>)
 8001066:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800106a:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_MspInit+0xa0>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <HAL_MspInit+0xa0>)
 8001074:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001078:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800107a:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <HAL_MspInit+0xa4>)
 800107c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001080:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <HAL_MspInit+0xa4>)
 8001084:	2200      	movs	r2, #0
 8001086:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001088:	4b1b      	ldr	r3, [pc, #108]	; (80010f8 <HAL_MspInit+0xa4>)
 800108a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800108e:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001090:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <HAL_MspInit+0xa4>)
 8001092:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001096:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <HAL_MspInit+0xa8>)
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <HAL_MspInit+0xa8>)
 80010a0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010a4:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_MspInit+0xa8>)
 80010a8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010ac:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80010ae:	4b13      	ldr	r3, [pc, #76]	; (80010fc <HAL_MspInit+0xa8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 80010b4:	4b12      	ldr	r3, [pc, #72]	; (8001100 <HAL_MspInit+0xac>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 80010ba:	4b11      	ldr	r3, [pc, #68]	; (8001100 <HAL_MspInit+0xac>)
 80010bc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010c0:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <HAL_MspInit+0xac>)
 80010c4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010c8:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_MspInit+0xac>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <HAL_MspInit+0xb0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_MspInit+0xb0>)
 80010d8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010dc:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <HAL_MspInit+0xb0>)
 80010e0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010e4:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 80010e6:	4b07      	ldr	r3, [pc, #28]	; (8001104 <HAL_MspInit+0xb0>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 80010ec:	f000 f813 	bl	8001116 <SYS_ClockConfig>
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40010800 	.word	0x40010800
 80010f8:	40010c00 	.word	0x40010c00
 80010fc:	40011000 	.word	0x40011000
 8001100:	40011400 	.word	0x40011400
 8001104:	40011800 	.word	0x40011800

08001108 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800110c:	2003      	movs	r0, #3
 800110e:	f001 fa4b 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}

08001116 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b090      	sub	sp, #64	; 0x40
 800111a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800111c:	f107 0318 	add.w	r3, r7, #24
 8001120:	2228      	movs	r2, #40	; 0x28
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f002 ff81 	bl	800402c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800112a:	2302      	movs	r3, #2
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800112e:	2300      	movs	r3, #0
 8001130:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001132:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001136:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001138:	2302      	movs	r3, #2
 800113a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113c:	2310      	movs	r3, #16
 800113e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001140:	2301      	movs	r3, #1
 8001142:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001148:	2300      	movs	r3, #0
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	4618      	mov	r0, r3
 8001152:	f001 fc89 	bl	8002a68 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800115a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001164:	2302      	movs	r3, #2
 8001166:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001168:	230f      	movs	r3, #15
 800116a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2102      	movs	r1, #2
 8001170:	4618      	mov	r0, r3
 8001172:	f001 fef9 	bl	8002f68 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001176:	f001 f801 	bl	800217c <SystemCoreClockUpdate>
}
 800117a:	bf00      	nop
 800117c:	3740      	adds	r7, #64	; 0x40
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800118c:	2204      	movs	r2, #4
 800118e:	4902      	ldr	r1, [pc, #8]	; (8001198 <_exit+0x14>)
 8001190:	2001      	movs	r0, #1
 8001192:	f000 f8db 	bl	800134c <_write>
	while (1) {
 8001196:	e7fe      	b.n	8001196 <_exit+0x12>
 8001198:	08009d70 	.word	0x08009d70

0800119c <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ac:	605a      	str	r2, [r3, #4]
	return 0;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr

080011ba <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0
	return 1;
 80011be:	2301      	movs	r3, #1
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr

080011c8 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011d2:	f002 fcb7 	bl	8003b44 <__errno>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2216      	movs	r2, #22
 80011da:	601a      	str	r2, [r3, #0]
	return (-1);
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <_sbrk+0x50>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x16>
		heap_end = &end;
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <_sbrk+0x50>)
 80011fa:	4a10      	ldr	r2, [pc, #64]	; (800123c <_sbrk+0x54>)
 80011fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80011fe:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <_sbrk+0x50>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <_sbrk+0x50>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4413      	add	r3, r2
 800120c:	466a      	mov	r2, sp
 800120e:	4293      	cmp	r3, r2
 8001210:	d907      	bls.n	8001222 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001212:	f002 fc97 	bl	8003b44 <__errno>
 8001216:	4603      	mov	r3, r0
 8001218:	220c      	movs	r2, #12
 800121a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	e006      	b.n	8001230 <_sbrk+0x48>
	}

	heap_end += incr;
 8001222:	4b05      	ldr	r3, [pc, #20]	; (8001238 <_sbrk+0x50>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	4a03      	ldr	r2, [pc, #12]	; (8001238 <_sbrk+0x50>)
 800122c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000a34 	.word	0x20000a34
 800123c:	20000ed0 	.word	0x20000ed0

08001240 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800124a:	f002 fc7b 	bl	8003b44 <__errno>
 800124e:	4603      	mov	r3, r0
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f7ff ffc7 	bl	80011e8 <_sbrk>
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001262:	d10b      	bne.n	800127c <_sbrk_r+0x3c>
 8001264:	f002 fc6e 	bl	8003b44 <__errno>
 8001268:	4603      	mov	r3, r0
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d005      	beq.n	800127c <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001270:	f002 fc68 	bl	8003b44 <__errno>
 8001274:	4603      	mov	r3, r0
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	601a      	str	r2, [r3, #0]
  return ret;
 800127c:	68fb      	ldr	r3, [r7, #12]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	460b      	mov	r3, r1
 8001294:	71bb      	strb	r3, [r7, #6]
 8001296:	4613      	mov	r3, r2
 8001298:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <SYS_set_std_usart+0x34>)
 800129c:	4a08      	ldr	r2, [pc, #32]	; (80012c0 <SYS_set_std_usart+0x38>)
 800129e:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80012a0:	4a08      	ldr	r2, [pc, #32]	; (80012c4 <SYS_set_std_usart+0x3c>)
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80012a6:	4a08      	ldr	r2, [pc, #32]	; (80012c8 <SYS_set_std_usart+0x40>)
 80012a8:	79bb      	ldrb	r3, [r7, #6]
 80012aa:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <SYS_set_std_usart+0x44>)
 80012ae:	797b      	ldrb	r3, [r7, #5]
 80012b0:	7013      	strb	r3, [r2, #0]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	20000a30 	.word	0x20000a30
 80012c0:	e5e0e5e0 	.word	0xe5e0e5e0
 80012c4:	20000a2c 	.word	0x20000a2c
 80012c8:	20000a2a 	.word	0x20000a2a
 80012cc:	20000a2b 	.word	0x20000a2b

080012d0 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d122      	bne.n	800132c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
 80012ea:	e01a      	b.n	8001322 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80012ec:	bf00      	nop
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <_read+0x78>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 fb2c 	bl	8001950 <UART_data_ready>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0f7      	beq.n	80012ee <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <_read+0x78>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fb42 	bl	800198c <UART_get_next_byte>
 8001308:	4603      	mov	r3, r0
 800130a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	1c5a      	adds	r2, r3, #1
 8001310:	60ba      	str	r2, [r7, #8]
 8001312:	7dfa      	ldrb	r2, [r7, #23]
 8001314:	701a      	strb	r2, [r3, #0]
				num++;
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	3301      	adds	r3, #1
 800131a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	3301      	adds	r3, #1
 8001320:	61fb      	str	r3, [r7, #28]
 8001322:	69fa      	ldr	r2, [r7, #28]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	429a      	cmp	r2, r3
 8001328:	dbe0      	blt.n	80012ec <_read+0x1c>
			}
			break;
 800132a:	e007      	b.n	800133c <_read+0x6c>
		default:
			errno = EBADF;
 800132c:	f002 fc0a 	bl	8003b44 <__errno>
 8001330:	4603      	mov	r3, r0
 8001332:	2209      	movs	r2, #9
 8001334:	601a      	str	r2, [r3, #0]
			return -1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	e000      	b.n	800133e <_read+0x6e>
	}
	return num;
 800133c:	69bb      	ldr	r3, [r7, #24]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3720      	adds	r7, #32
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000a2c 	.word	0x20000a2c

0800134c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d003      	beq.n	8001366 <_write+0x1a>
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d014      	beq.n	800138e <_write+0x42>
 8001364:	e027      	b.n	80013b6 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	e00b      	b.n	8001384 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <_write+0x84>)
 800136e:	7818      	ldrb	r0, [r3, #0]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	60ba      	str	r2, [r7, #8]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	f000 fb63 	bl	8001a44 <UART_putc>
			for (n = 0; n < len; n++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbef      	blt.n	800136c <_write+0x20>
#endif
			}
			break;
 800138c:	e01b      	b.n	80013c6 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	e00b      	b.n	80013ac <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <_write+0x88>)
 8001396:	7818      	ldrb	r0, [r3, #0]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	60ba      	str	r2, [r7, #8]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	4619      	mov	r1, r3
 80013a2:	f000 fb4f 	bl	8001a44 <UART_putc>
			for (n = 0; n < len; n++)
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	3301      	adds	r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	697a      	ldr	r2, [r7, #20]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	dbef      	blt.n	8001394 <_write+0x48>
#endif
			}
			break;
 80013b4:	e007      	b.n	80013c6 <_write+0x7a>
		default:
			errno = EBADF;
 80013b6:	f002 fbc5 	bl	8003b44 <__errno>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2209      	movs	r2, #9
 80013be:	601a      	str	r2, [r3, #0]
			return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	e000      	b.n	80013c8 <_write+0x7c>
	}
	return len;
 80013c6:	687b      	ldr	r3, [r7, #4]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000a2a 	.word	0x20000a2a
 80013d4:	20000a2b 	.word	0x20000a2b

080013d8 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80013d8:	b40f      	push	{r0, r1, r2, r3}
 80013da:	b580      	push	{r7, lr}
 80013dc:	b0c2      	sub	sp, #264	; 0x108
 80013de:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80013e0:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80013e8:	4638      	mov	r0, r7
 80013ea:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80013ee:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80013f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f6:	f005 fb67 	bl	8006ac8 <vsnprintf>
 80013fa:	4603      	mov	r3, r0
 80013fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001400:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001404:	2bff      	cmp	r3, #255	; 0xff
 8001406:	d902      	bls.n	800140e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001408:	23ff      	movs	r3, #255	; 0xff
 800140a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800140e:	463b      	mov	r3, r7
 8001410:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001414:	4619      	mov	r1, r3
 8001416:	2001      	movs	r0, #1
 8001418:	f000 fb56 	bl	8001ac8 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800141c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001420:	4618      	mov	r0, r3
 8001422:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001426:	46bd      	mov	sp, r7
 8001428:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800142c:	b004      	add	sp, #16
 800142e:	4770      	bx	lr

08001430 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800143a:	4b51      	ldr	r3, [pc, #324]	; (8001580 <dump_trap_info+0x150>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a51      	ldr	r2, [pc, #324]	; (8001584 <dump_trap_info+0x154>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d001      	beq.n	8001448 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001444:	f7ff fdf0 	bl	8001028 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001448:	f3ef 8305 	mrs	r3, IPSR
 800144c:	60fb      	str	r3, [r7, #12]
  return(result);
 800144e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001450:	b2db      	uxtb	r3, r3
 8001452:	4619      	mov	r1, r3
 8001454:	484c      	ldr	r0, [pc, #304]	; (8001588 <dump_trap_info+0x158>)
 8001456:	f7ff ffbf 	bl	80013d8 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f003 0308 	and.w	r3, r3, #8
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001464:	4849      	ldr	r0, [pc, #292]	; (800158c <dump_trap_info+0x15c>)
 8001466:	f7ff ffb7 	bl	80013d8 <dump_printf>
 800146a:	e002      	b.n	8001472 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 800146c:	4848      	ldr	r0, [pc, #288]	; (8001590 <dump_trap_info+0x160>)
 800146e:	f7ff ffb3 	bl	80013d8 <dump_printf>

	int offset, i;
	offset = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001476:	4847      	ldr	r0, [pc, #284]	; (8001594 <dump_trap_info+0x164>)
 8001478:	f7ff ffae 	bl	80013d8 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4413      	add	r3, r2
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	3301      	adds	r3, #1
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	4413      	add	r3, r2
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	4840      	ldr	r0, [pc, #256]	; (8001598 <dump_trap_info+0x168>)
 8001496:	f7ff ff9f 	bl	80013d8 <dump_printf>
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	3302      	adds	r3, #2
 800149e:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	6819      	ldr	r1, [r3, #0]
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3301      	adds	r3, #1
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	4838      	ldr	r0, [pc, #224]	; (800159c <dump_trap_info+0x16c>)
 80014ba:	f7ff ff8d 	bl	80013d8 <dump_printf>
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3302      	adds	r3, #2
 80014c2:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	617a      	str	r2, [r7, #20]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	4413      	add	r3, r2
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4619      	mov	r1, r3
 80014d4:	4832      	ldr	r0, [pc, #200]	; (80015a0 <dump_trap_info+0x170>)
 80014d6:	f7ff ff7f 	bl	80013d8 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	617a      	str	r2, [r7, #20]
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	482e      	ldr	r0, [pc, #184]	; (80015a4 <dump_trap_info+0x174>)
 80014ec:	f7ff ff74 	bl	80013d8 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	1c5a      	adds	r2, r3, #1
 80014f4:	617a      	str	r2, [r7, #20]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	4413      	add	r3, r2
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4619      	mov	r1, r3
 8001500:	4829      	ldr	r0, [pc, #164]	; (80015a8 <dump_trap_info+0x178>)
 8001502:	f7ff ff69 	bl	80013d8 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	1c5a      	adds	r2, r3, #1
 800150a:	617a      	str	r2, [r7, #20]
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	4825      	ldr	r0, [pc, #148]	; (80015ac <dump_trap_info+0x17c>)
 8001518:	f7ff ff5e 	bl	80013d8 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 800151c:	4824      	ldr	r0, [pc, #144]	; (80015b0 <dump_trap_info+0x180>)
 800151e:	f7ff ff5b 	bl	80013d8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	e019      	b.n	800155c <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	3301      	adds	r3, #1
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <dump_trap_info+0x110>
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d002      	beq.n	8001540 <dump_trap_info+0x110>
			dump_printf("\n");
 800153a:	481e      	ldr	r0, [pc, #120]	; (80015b4 <dump_trap_info+0x184>)
 800153c:	f7ff ff4c 	bl	80013d8 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	617a      	str	r2, [r7, #20]
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4619      	mov	r1, r3
 8001550:	4819      	ldr	r0, [pc, #100]	; (80015b8 <dump_trap_info+0x188>)
 8001552:	f7ff ff41 	bl	80013d8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	3301      	adds	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	2b1f      	cmp	r3, #31
 8001560:	dc06      	bgt.n	8001570 <dump_trap_info+0x140>
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	4a14      	ldr	r2, [pc, #80]	; (80015bc <dump_trap_info+0x18c>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d3db      	bcc.n	8001528 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001570:	4810      	ldr	r0, [pc, #64]	; (80015b4 <dump_trap_info+0x184>)
 8001572:	f7ff ff31 	bl	80013d8 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001576:	4812      	ldr	r0, [pc, #72]	; (80015c0 <dump_trap_info+0x190>)
 8001578:	f7ff ff2e 	bl	80013d8 <dump_printf>
	while(1);
 800157c:	e7fe      	b.n	800157c <dump_trap_info+0x14c>
 800157e:	bf00      	nop
 8001580:	20000a30 	.word	0x20000a30
 8001584:	e5e0e5e0 	.word	0xe5e0e5e0
 8001588:	08009db4 	.word	0x08009db4
 800158c:	08009dd4 	.word	0x08009dd4
 8001590:	08009dec 	.word	0x08009dec
 8001594:	08009e08 	.word	0x08009e08
 8001598:	08009e1c 	.word	0x08009e1c
 800159c:	08009e3c 	.word	0x08009e3c
 80015a0:	08009e5c 	.word	0x08009e5c
 80015a4:	08009e6c 	.word	0x08009e6c
 80015a8:	08009e80 	.word	0x08009e80
 80015ac:	08009e94 	.word	0x08009e94
 80015b0:	08009ea8 	.word	0x08009ea8
 80015b4:	08009eb8 	.word	0x08009eb8
 80015b8:	08009ebc 	.word	0x08009ebc
 80015bc:	20005000 	.word	0x20005000
 80015c0:	08009ec8 	.word	0x08009ec8

080015c4 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80015c4:	f01e 0f04 	tst.w	lr, #4
 80015c8:	bf0c      	ite	eq
 80015ca:	f3ef 8008 	mrseq	r0, MSP
 80015ce:	f3ef 8009 	mrsne	r0, PSP
 80015d2:	4671      	mov	r1, lr
 80015d4:	f7ff bf2c 	b.w	8001430 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80015d8:	bf00      	nop
	...

080015dc <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <NMI_Handler+0x10>)
 80015e2:	f7ff fef9 	bl	80013d8 <dump_printf>
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	08009ee0 	.word	0x08009ee0

080015f0 <SVC_Handler>:

void SVC_Handler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80015f4:	4802      	ldr	r0, [pc, #8]	; (8001600 <SVC_Handler+0x10>)
 80015f6:	f7ff feef 	bl	80013d8 <dump_printf>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	08009ef4 	.word	0x08009ef4

08001604 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <DebugMon_Handler+0x10>)
 800160a:	f7ff fee5 	bl	80013d8 <dump_printf>
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	08009f14 	.word	0x08009f14

08001618 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <PendSV_Handler+0x10>)
 800161e:	f7ff fedb 	bl	80013d8 <dump_printf>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	08009f30 	.word	0x08009f30

0800162c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001660:	4b07      	ldr	r3, [pc, #28]	; (8001680 <TIM1_UP_IRQHandler+0x24>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b01      	cmp	r3, #1
 800166c:	d106      	bne.n	800167c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800166e:	4b04      	ldr	r3, [pc, #16]	; (8001680 <TIM1_UP_IRQHandler+0x24>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f06f 0201 	mvn.w	r2, #1
 8001676:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001678:	f7ff ffd8 	bl	800162c <TIMER1_user_handler_it>
	}
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20000a38 	.word	0x20000a38

08001684 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <TIM2_IRQHandler+0x24>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	2b01      	cmp	r3, #1
 8001694:	d106      	bne.n	80016a4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001696:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <TIM2_IRQHandler+0x24>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f06f 0201 	mvn.w	r2, #1
 800169e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80016a0:	f7ff ffca 	bl	8001638 <TIMER2_user_handler_it>
	}
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000a38 	.word	0x20000a38

080016ac <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <TIM3_IRQHandler+0x28>)
 80016b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80016c0:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <TIM3_IRQHandler+0x28>)
 80016c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80016c6:	f06f 0201 	mvn.w	r2, #1
 80016ca:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80016cc:	f7ff ffba 	bl	8001644 <TIMER3_user_handler_it>
	}
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000a38 	.word	0x20000a38

080016d8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <TIM4_IRQHandler+0x28>)
 80016de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d107      	bne.n	80016fc <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80016ec:	4b04      	ldr	r3, [pc, #16]	; (8001700 <TIM4_IRQHandler+0x28>)
 80016ee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016f2:	f06f 0201 	mvn.w	r2, #1
 80016f6:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80016f8:	f7ff ffaa 	bl	8001650 <TIMER4_user_handler_it>
	}
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000a38 	.word	0x20000a38

08001704 <__NVIC_EnableIRQ>:
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	2b00      	cmp	r3, #0
 8001714:	db0b      	blt.n	800172e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	f003 021f 	and.w	r2, r3, #31
 800171c:	4906      	ldr	r1, [pc, #24]	; (8001738 <__NVIC_EnableIRQ+0x34>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	2001      	movs	r0, #1
 8001726:	fa00 f202 	lsl.w	r2, r0, r2
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	e000e100 	.word	0xe000e100

0800173c <__NVIC_DisableIRQ>:
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174a:	2b00      	cmp	r3, #0
 800174c:	db12      	blt.n	8001774 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	f003 021f 	and.w	r2, r3, #31
 8001754:	490a      	ldr	r1, [pc, #40]	; (8001780 <__NVIC_DisableIRQ+0x44>)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	2001      	movs	r0, #1
 800175e:	fa00 f202 	lsl.w	r2, r0, r2
 8001762:	3320      	adds	r3, #32
 8001764:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001768:	f3bf 8f4f 	dsb	sy
}
 800176c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800176e:	f3bf 8f6f 	isb	sy
}
 8001772:	bf00      	nop
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000e100 	.word	0xe000e100

08001784 <__NVIC_SystemReset>:
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001788:	f3bf 8f4f 	dsb	sy
}
 800178c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800178e:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <__NVIC_SystemReset+0x24>)
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001796:	4904      	ldr	r1, [pc, #16]	; (80017a8 <__NVIC_SystemReset+0x24>)
 8001798:	4b04      	ldr	r3, [pc, #16]	; (80017ac <__NVIC_SystemReset+0x28>)
 800179a:	4313      	orrs	r3, r2
 800179c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800179e:	f3bf 8f4f 	dsb	sy
}
 80017a2:	bf00      	nop
    __NOP();
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <__NVIC_SystemReset+0x20>
 80017a8:	e000ed00 	.word	0xe000ed00
 80017ac:	05fa0004 	.word	0x05fa0004

080017b0 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017c2:	d806      	bhi.n	80017d2 <UART_init+0x22>
 80017c4:	4a56      	ldr	r2, [pc, #344]	; (8001920 <UART_init+0x170>)
 80017c6:	218a      	movs	r1, #138	; 0x8a
 80017c8:	4856      	ldr	r0, [pc, #344]	; (8001924 <UART_init+0x174>)
 80017ca:	f002 fc43 	bl	8004054 <printf>
 80017ce:	f7ff ffd9 	bl	8001784 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d906      	bls.n	80017e6 <UART_init+0x36>
 80017d8:	4a53      	ldr	r2, [pc, #332]	; (8001928 <UART_init+0x178>)
 80017da:	218b      	movs	r1, #139	; 0x8b
 80017dc:	4851      	ldr	r0, [pc, #324]	; (8001924 <UART_init+0x174>)
 80017de:	f002 fc39 	bl	8004054 <printf>
 80017e2:	f7ff ffcf 	bl	8001784 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	4a50      	ldr	r2, [pc, #320]	; (800192c <UART_init+0x17c>)
 80017ea:	2100      	movs	r1, #0
 80017ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4a4f      	ldr	r2, [pc, #316]	; (8001930 <UART_init+0x180>)
 80017f4:	2100      	movs	r1, #0
 80017f6:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	4a4e      	ldr	r2, [pc, #312]	; (8001934 <UART_init+0x184>)
 80017fc:	2100      	movs	r1, #0
 80017fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001802:	79fa      	ldrb	r2, [r7, #7]
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	494c      	ldr	r1, [pc, #304]	; (8001938 <UART_init+0x188>)
 8001808:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800180c:	494b      	ldr	r1, [pc, #300]	; (800193c <UART_init+0x18c>)
 800180e:	019b      	lsls	r3, r3, #6
 8001810:	440b      	add	r3, r1
 8001812:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	4a49      	ldr	r2, [pc, #292]	; (800193c <UART_init+0x18c>)
 8001818:	019b      	lsls	r3, r3, #6
 800181a:	4413      	add	r3, r2
 800181c:	3304      	adds	r3, #4
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4a45      	ldr	r2, [pc, #276]	; (800193c <UART_init+0x18c>)
 8001826:	019b      	lsls	r3, r3, #6
 8001828:	4413      	add	r3, r2
 800182a:	3308      	adds	r3, #8
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	4a42      	ldr	r2, [pc, #264]	; (800193c <UART_init+0x18c>)
 8001834:	019b      	lsls	r3, r3, #6
 8001836:	4413      	add	r3, r2
 8001838:	330c      	adds	r3, #12
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	4a3e      	ldr	r2, [pc, #248]	; (800193c <UART_init+0x18c>)
 8001842:	019b      	lsls	r3, r3, #6
 8001844:	4413      	add	r3, r2
 8001846:	3310      	adds	r3, #16
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	4a3b      	ldr	r2, [pc, #236]	; (800193c <UART_init+0x18c>)
 8001850:	019b      	lsls	r3, r3, #6
 8001852:	4413      	add	r3, r2
 8001854:	3318      	adds	r3, #24
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	4a37      	ldr	r2, [pc, #220]	; (800193c <UART_init+0x18c>)
 800185e:	019b      	lsls	r3, r3, #6
 8001860:	4413      	add	r3, r2
 8001862:	3314      	adds	r3, #20
 8001864:	220c      	movs	r2, #12
 8001866:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	4a34      	ldr	r2, [pc, #208]	; (800193c <UART_init+0x18c>)
 800186c:	019b      	lsls	r3, r3, #6
 800186e:	4413      	add	r3, r2
 8001870:	331c      	adds	r3, #28
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	019b      	lsls	r3, r3, #6
 800187a:	4a30      	ldr	r2, [pc, #192]	; (800193c <UART_init+0x18c>)
 800187c:	4413      	add	r3, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f001 fd0c 	bl	800329c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	4a2d      	ldr	r2, [pc, #180]	; (800193c <UART_init+0x18c>)
 8001888:	019b      	lsls	r3, r3, #6
 800188a:	4413      	add	r3, r2
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68da      	ldr	r2, [r3, #12]
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	492a      	ldr	r1, [pc, #168]	; (800193c <UART_init+0x18c>)
 8001894:	019b      	lsls	r3, r3, #6
 8001896:	440b      	add	r3, r1
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800189e:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	4a27      	ldr	r2, [pc, #156]	; (8001940 <UART_init+0x190>)
 80018a4:	56d3      	ldrsb	r3, [r2, r3]
 80018a6:	2201      	movs	r2, #1
 80018a8:	2101      	movs	r1, #1
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 fe87 	bl	80025be <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	4a23      	ldr	r2, [pc, #140]	; (8001940 <UART_init+0x190>)
 80018b4:	56d3      	ldrsb	r3, [r2, r3]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fe9d 	bl	80025f6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	019b      	lsls	r3, r3, #6
 80018c0:	4a1e      	ldr	r2, [pc, #120]	; (800193c <UART_init+0x18c>)
 80018c2:	1898      	adds	r0, r3, r2
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	79fa      	ldrb	r2, [r7, #7]
 80018c8:	4919      	ldr	r1, [pc, #100]	; (8001930 <UART_init+0x180>)
 80018ca:	5c8a      	ldrb	r2, [r1, r2]
 80018cc:	01db      	lsls	r3, r3, #7
 80018ce:	4413      	add	r3, r2
 80018d0:	4a1c      	ldr	r2, [pc, #112]	; (8001944 <UART_init+0x194>)
 80018d2:	4413      	add	r3, r2
 80018d4:	2201      	movs	r2, #1
 80018d6:	4619      	mov	r1, r3
 80018d8:	f001 fd71 	bl	80033be <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80018dc:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <UART_init+0x198>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6898      	ldr	r0, [r3, #8]
 80018e2:	2300      	movs	r3, #0
 80018e4:	2202      	movs	r2, #2
 80018e6:	2100      	movs	r1, #0
 80018e8:	f002 fbc6 	bl	8004078 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80018ec:	4b16      	ldr	r3, [pc, #88]	; (8001948 <UART_init+0x198>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68d8      	ldr	r0, [r3, #12]
 80018f2:	2300      	movs	r3, #0
 80018f4:	2202      	movs	r2, #2
 80018f6:	2100      	movs	r1, #0
 80018f8:	f002 fbbe 	bl	8004078 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80018fc:	4b12      	ldr	r3, [pc, #72]	; (8001948 <UART_init+0x198>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6858      	ldr	r0, [r3, #4]
 8001902:	2300      	movs	r3, #0
 8001904:	2202      	movs	r2, #2
 8001906:	2100      	movs	r1, #0
 8001908:	f002 fbb6 	bl	8004078 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	4a0f      	ldr	r2, [pc, #60]	; (800194c <UART_init+0x19c>)
 8001910:	2101      	movs	r1, #1
 8001912:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	08009f58 	.word	0x08009f58
 8001924:	08009f68 	.word	0x08009f68
 8001928:	08009fa4 	.word	0x08009fa4
 800192c:	20000d7c 	.word	0x20000d7c
 8001930:	20000d78 	.word	0x20000d78
 8001934:	20000d88 	.word	0x20000d88
 8001938:	20000000 	.word	0x20000000
 800193c:	20000b38 	.word	0x20000b38
 8001940:	0800a1f8 	.word	0x0800a1f8
 8001944:	20000bf8 	.word	0x20000bf8
 8001948:	2000001c 	.word	0x2000001c
 800194c:	20000d94 	.word	0x20000d94

08001950 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	2b02      	cmp	r3, #2
 800195e:	d906      	bls.n	800196e <UART_data_ready+0x1e>
 8001960:	4a07      	ldr	r2, [pc, #28]	; (8001980 <UART_data_ready+0x30>)
 8001962:	21c8      	movs	r1, #200	; 0xc8
 8001964:	4807      	ldr	r0, [pc, #28]	; (8001984 <UART_data_ready+0x34>)
 8001966:	f002 fb75 	bl	8004054 <printf>
 800196a:	f7ff ff0b 	bl	8001784 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	4a05      	ldr	r2, [pc, #20]	; (8001988 <UART_data_ready+0x38>)
 8001972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	08009fa4 	.word	0x08009fa4
 8001984:	08009f68 	.word	0x08009f68
 8001988:	20000d88 	.word	0x20000d88

0800198c <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b02      	cmp	r3, #2
 800199a:	d906      	bls.n	80019aa <UART_get_next_byte+0x1e>
 800199c:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <UART_get_next_byte+0x9c>)
 800199e:	21d4      	movs	r1, #212	; 0xd4
 80019a0:	4822      	ldr	r0, [pc, #136]	; (8001a2c <UART_get_next_byte+0xa0>)
 80019a2:	f002 fb57 	bl	8004054 <printf>
 80019a6:	f7ff feed 	bl	8001784 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	4a20      	ldr	r2, [pc, #128]	; (8001a30 <UART_get_next_byte+0xa4>)
 80019ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <UART_get_next_byte+0x2e>
		return 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e031      	b.n	8001a1e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80019ba:	79fa      	ldrb	r2, [r7, #7]
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	491d      	ldr	r1, [pc, #116]	; (8001a34 <UART_get_next_byte+0xa8>)
 80019c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019c4:	491c      	ldr	r1, [pc, #112]	; (8001a38 <UART_get_next_byte+0xac>)
 80019c6:	01d2      	lsls	r2, r2, #7
 80019c8:	440a      	add	r2, r1
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	4a18      	ldr	r2, [pc, #96]	; (8001a34 <UART_get_next_byte+0xa8>)
 80019d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d8:	1c5a      	adds	r2, r3, #1
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019e0:	4914      	ldr	r1, [pc, #80]	; (8001a34 <UART_get_next_byte+0xa8>)
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4a14      	ldr	r2, [pc, #80]	; (8001a3c <UART_get_next_byte+0xb0>)
 80019ea:	56d3      	ldrsb	r3, [r2, r3]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fea5 	bl	800173c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <UART_get_next_byte+0xb4>)
 80019f6:	5cd3      	ldrb	r3, [r2, r3]
 80019f8:	4619      	mov	r1, r3
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <UART_get_next_byte+0xa8>)
 80019fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a02:	4299      	cmp	r1, r3
 8001a04:	d104      	bne.n	8001a10 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	4a09      	ldr	r2, [pc, #36]	; (8001a30 <UART_get_next_byte+0xa4>)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <UART_get_next_byte+0xb0>)
 8001a14:	56d3      	ldrsb	r3, [r2, r3]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fe74 	bl	8001704 <__NVIC_EnableIRQ>
	return ret;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	08009fa4 	.word	0x08009fa4
 8001a2c:	08009f68 	.word	0x08009f68
 8001a30:	20000d88 	.word	0x20000d88
 8001a34:	20000d7c 	.word	0x20000d7c
 8001a38:	20000bf8 	.word	0x20000bf8
 8001a3c:	0800a1f8 	.word	0x0800a1f8
 8001a40:	20000d78 	.word	0x20000d78

08001a44 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	460a      	mov	r2, r1
 8001a4e:	71fb      	strb	r3, [r7, #7]
 8001a50:	4613      	mov	r3, r2
 8001a52:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d907      	bls.n	8001a6a <UART_putc+0x26>
 8001a5a:	4a16      	ldr	r2, [pc, #88]	; (8001ab4 <UART_putc+0x70>)
 8001a5c:	f240 113d 	movw	r1, #317	; 0x13d
 8001a60:	4815      	ldr	r0, [pc, #84]	; (8001ab8 <UART_putc+0x74>)
 8001a62:	f002 faf7 	bl	8004054 <printf>
 8001a66:	f7ff fe8d 	bl	8001784 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	4a13      	ldr	r2, [pc, #76]	; (8001abc <UART_putc+0x78>)
 8001a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d019      	beq.n	8001aaa <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4a11      	ldr	r2, [pc, #68]	; (8001ac0 <UART_putc+0x7c>)
 8001a7a:	56d3      	ldrsb	r3, [r2, r3]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fe5d 	bl	800173c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	019b      	lsls	r3, r3, #6
 8001a86:	4a0f      	ldr	r2, [pc, #60]	; (8001ac4 <UART_putc+0x80>)
 8001a88:	4413      	add	r3, r2
 8001a8a:	1db9      	adds	r1, r7, #6
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f001 fc51 	bl	8003336 <HAL_UART_Transmit_IT>
 8001a94:	4603      	mov	r3, r0
 8001a96:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	4a09      	ldr	r2, [pc, #36]	; (8001ac0 <UART_putc+0x7c>)
 8001a9c:	56d3      	ldrsb	r3, [r2, r3]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fe30 	bl	8001704 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d0e5      	beq.n	8001a76 <UART_putc+0x32>
	}
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	08009fa4 	.word	0x08009fa4
 8001ab8:	08009f68 	.word	0x08009f68
 8001abc:	20000d94 	.word	0x20000d94
 8001ac0:	0800a1f8 	.word	0x0800a1f8
 8001ac4:	20000b38 	.word	0x20000b38

08001ac8 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
 8001ad4:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	4a13      	ldr	r2, [pc, #76]	; (8001b28 <UART_impolite_force_puts_on_uart+0x60>)
 8001ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d01d      	beq.n	8001b1e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	4a11      	ldr	r2, [pc, #68]	; (8001b2c <UART_impolite_force_puts_on_uart+0x64>)
 8001ae6:	019b      	lsls	r3, r3, #6
 8001ae8:	4413      	add	r3, r2
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	e010      	b.n	8001b16 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001af4:	bf00      	nop
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f9      	beq.n	8001af6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	4413      	add	r3, r2
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d3ea      	bcc.n	8001af4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001b1e:	bf00      	nop
 8001b20:	371c      	adds	r7, #28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	20000d94 	.word	0x20000d94
 8001b2c:	20000b38 	.word	0x20000b38

08001b30 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <USART1_IRQHandler+0x10>)
 8001b36:	f001 fc97 	bl	8003468 <HAL_UART_IRQHandler>
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000b38 	.word	0x20000b38

08001b44 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <USART2_IRQHandler+0x10>)
 8001b4a:	f001 fc8d 	bl	8003468 <HAL_UART_IRQHandler>
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000b78 	.word	0x20000b78

08001b58 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <USART3_IRQHandler+0x10>)
 8001b5e:	f001 fc83 	bl	8003468 <HAL_UART_IRQHandler>
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000bb8 	.word	0x20000bb8

08001b6c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1e      	ldr	r2, [pc, #120]	; (8001bf4 <HAL_UART_RxCpltCallback+0x88>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d102      	bne.n	8001b84 <HAL_UART_RxCpltCallback+0x18>
 8001b7e:	2300      	movs	r3, #0
 8001b80:	73fb      	strb	r3, [r7, #15]
 8001b82:	e00e      	b.n	8001ba2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a1b      	ldr	r2, [pc, #108]	; (8001bf8 <HAL_UART_RxCpltCallback+0x8c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d102      	bne.n	8001b94 <HAL_UART_RxCpltCallback+0x28>
 8001b8e:	2301      	movs	r3, #1
 8001b90:	73fb      	strb	r3, [r7, #15]
 8001b92:	e006      	b.n	8001ba2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a18      	ldr	r2, [pc, #96]	; (8001bfc <HAL_UART_RxCpltCallback+0x90>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d126      	bne.n	8001bec <HAL_UART_RxCpltCallback+0x80>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
 8001ba4:	4a16      	ldr	r2, [pc, #88]	; (8001c00 <HAL_UART_RxCpltCallback+0x94>)
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	4a15      	ldr	r2, [pc, #84]	; (8001c04 <HAL_UART_RxCpltCallback+0x98>)
 8001bb0:	5cd3      	ldrb	r3, [r2, r3]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	425a      	negs	r2, r3
 8001bb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bbe:	bf58      	it	pl
 8001bc0:	4253      	negpl	r3, r2
 8001bc2:	7bfa      	ldrb	r2, [r7, #15]
 8001bc4:	b2d9      	uxtb	r1, r3
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <HAL_UART_RxCpltCallback+0x98>)
 8001bc8:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	019b      	lsls	r3, r3, #6
 8001bce:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <HAL_UART_RxCpltCallback+0x9c>)
 8001bd0:	1898      	adds	r0, r3, r2
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	7bfa      	ldrb	r2, [r7, #15]
 8001bd6:	490b      	ldr	r1, [pc, #44]	; (8001c04 <HAL_UART_RxCpltCallback+0x98>)
 8001bd8:	5c8a      	ldrb	r2, [r1, r2]
 8001bda:	01db      	lsls	r3, r3, #7
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <HAL_UART_RxCpltCallback+0xa0>)
 8001be0:	4413      	add	r3, r2
 8001be2:	2201      	movs	r2, #1
 8001be4:	4619      	mov	r1, r3
 8001be6:	f001 fbea 	bl	80033be <HAL_UART_Receive_IT>
 8001bea:	e000      	b.n	8001bee <HAL_UART_RxCpltCallback+0x82>
	else return;
 8001bec:	bf00      	nop
}
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40013800 	.word	0x40013800
 8001bf8:	40004400 	.word	0x40004400
 8001bfc:	40004800 	.word	0x40004800
 8001c00:	20000d88 	.word	0x20000d88
 8001c04:	20000d78 	.word	0x20000d78
 8001c08:	20000b38 	.word	0x20000b38
 8001c0c:	20000bf8 	.word	0x20000bf8

08001c10 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08c      	sub	sp, #48	; 0x30
 8001c14:	af02      	add	r7, sp, #8
 8001c16:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	22c0      	movs	r2, #192	; 0xc0
 8001c1e:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2200      	movs	r2, #0
 8001c26:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2200      	movs	r2, #0
 8001c36:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2200      	movs	r2, #0
 8001c46:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a53      	ldr	r2, [pc, #332]	; (8001da4 <HAL_UART_MspInit+0x194>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d142      	bne.n	8001ce0 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001c5a:	4b53      	ldr	r3, [pc, #332]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	4a52      	ldr	r2, [pc, #328]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6193      	str	r3, [r2, #24]
 8001c66:	4b50      	ldr	r3, [pc, #320]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	623b      	str	r3, [r7, #32]
 8001c70:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001c72:	4b4d      	ldr	r3, [pc, #308]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	4a4c      	ldr	r2, [pc, #304]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c78:	f043 0308 	orr.w	r3, r3, #8
 8001c7c:	6193      	str	r3, [r2, #24]
 8001c7e:	4b4a      	ldr	r3, [pc, #296]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	61fb      	str	r3, [r7, #28]
 8001c88:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2301      	movs	r3, #1
 8001c90:	2202      	movs	r2, #2
 8001c92:	2140      	movs	r1, #64	; 0x40
 8001c94:	4845      	ldr	r0, [pc, #276]	; (8001dac <HAL_UART_MspInit+0x19c>)
 8001c96:	f7ff f9ad 	bl	8000ff4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2180      	movs	r1, #128	; 0x80
 8001ca4:	4841      	ldr	r0, [pc, #260]	; (8001dac <HAL_UART_MspInit+0x19c>)
 8001ca6:	f7ff f9a5 	bl	8000ff4 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001caa:	4b41      	ldr	r3, [pc, #260]	; (8001db0 <HAL_UART_MspInit+0x1a0>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	; (8001db0 <HAL_UART_MspInit+0x1a0>)
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001cc6:	4b38      	ldr	r3, [pc, #224]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	4a37      	ldr	r2, [pc, #220]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cd0:	6193      	str	r3, [r2, #24]
 8001cd2:	4b35      	ldr	r3, [pc, #212]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001cde:	e05c      	b.n	8001d9a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a33      	ldr	r2, [pc, #204]	; (8001db4 <HAL_UART_MspInit+0x1a4>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d128      	bne.n	8001d3c <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001cea:	4b2f      	ldr	r3, [pc, #188]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	4a2e      	ldr	r2, [pc, #184]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001cf0:	f043 0304 	orr.w	r3, r3, #4
 8001cf4:	6193      	str	r3, [r2, #24]
 8001cf6:	4b2c      	ldr	r3, [pc, #176]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f003 0304 	and.w	r3, r3, #4
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001d02:	2303      	movs	r3, #3
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2301      	movs	r3, #1
 8001d08:	2202      	movs	r2, #2
 8001d0a:	2104      	movs	r1, #4
 8001d0c:	482a      	ldr	r0, [pc, #168]	; (8001db8 <HAL_UART_MspInit+0x1a8>)
 8001d0e:	f7ff f971 	bl	8000ff4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001d12:	2303      	movs	r3, #3
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2301      	movs	r3, #1
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2108      	movs	r1, #8
 8001d1c:	4826      	ldr	r0, [pc, #152]	; (8001db8 <HAL_UART_MspInit+0x1a8>)
 8001d1e:	f7ff f969 	bl	8000ff4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001d22:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	4a20      	ldr	r2, [pc, #128]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d2c:	61d3      	str	r3, [r2, #28]
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]
}
 8001d3a:	e02e      	b.n	8001d9a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a1e      	ldr	r2, [pc, #120]	; (8001dbc <HAL_UART_MspInit+0x1ac>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d129      	bne.n	8001d9a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001d46:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d4c:	f043 0308 	orr.w	r3, r3, #8
 8001d50:	6193      	str	r3, [r2, #24]
 8001d52:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001d5e:	2303      	movs	r3, #3
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2301      	movs	r3, #1
 8001d64:	2202      	movs	r2, #2
 8001d66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d6a:	4810      	ldr	r0, [pc, #64]	; (8001dac <HAL_UART_MspInit+0x19c>)
 8001d6c:	f7ff f942 	bl	8000ff4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001d70:	2303      	movs	r3, #3
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	2301      	movs	r3, #1
 8001d76:	2200      	movs	r2, #0
 8001d78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d7c:	480b      	ldr	r0, [pc, #44]	; (8001dac <HAL_UART_MspInit+0x19c>)
 8001d7e:	f7ff f939 	bl	8000ff4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	4a08      	ldr	r2, [pc, #32]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d8c:	61d3      	str	r3, [r2, #28]
 8001d8e:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <HAL_UART_MspInit+0x198>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	68bb      	ldr	r3, [r7, #8]
}
 8001d9a:	bf00      	nop
 8001d9c:	3728      	adds	r7, #40	; 0x28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40013800 	.word	0x40013800
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40010c00 	.word	0x40010c00
 8001db0:	40010000 	.word	0x40010000
 8001db4:	40004400 	.word	0x40004400
 8001db8:	40010800 	.word	0x40010800
 8001dbc:	40004800 	.word	0x40004800

08001dc0 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d106      	bne.n	8001dde <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2222      	movs	r2, #34	; 0x22
 8001dda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8001dec:	4b03      	ldr	r3, [pc, #12]	; (8001dfc <WWDG_IRQHandler+0x14>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4903      	ldr	r1, [pc, #12]	; (8001e00 <WWDG_IRQHandler+0x18>)
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff faf0 	bl	80013d8 <dump_printf>
	while(1);
 8001df8:	e7fe      	b.n	8001df8 <WWDG_IRQHandler+0x10>
 8001dfa:	bf00      	nop
 8001dfc:	2000000c 	.word	0x2000000c
 8001e00:	0800a034 	.word	0x0800a034

08001e04 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <PVD_IRQHandler+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4903      	ldr	r1, [pc, #12]	; (8001e1c <PVD_IRQHandler+0x18>)
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff fae2 	bl	80013d8 <dump_printf>
	while(1);
 8001e14:	e7fe      	b.n	8001e14 <PVD_IRQHandler+0x10>
 8001e16:	bf00      	nop
 8001e18:	2000000c 	.word	0x2000000c
 8001e1c:	0800a03c 	.word	0x0800a03c

08001e20 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <TAMPER_IRQHandler+0x14>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4903      	ldr	r1, [pc, #12]	; (8001e38 <TAMPER_IRQHandler+0x18>)
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fad4 	bl	80013d8 <dump_printf>
	while(1);
 8001e30:	e7fe      	b.n	8001e30 <TAMPER_IRQHandler+0x10>
 8001e32:	bf00      	nop
 8001e34:	2000000c 	.word	0x2000000c
 8001e38:	0800a040 	.word	0x0800a040

08001e3c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8001e40:	4b03      	ldr	r3, [pc, #12]	; (8001e50 <RTC_IRQHandler+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4903      	ldr	r1, [pc, #12]	; (8001e54 <RTC_IRQHandler+0x18>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff fac6 	bl	80013d8 <dump_printf>
	while(1);
 8001e4c:	e7fe      	b.n	8001e4c <RTC_IRQHandler+0x10>
 8001e4e:	bf00      	nop
 8001e50:	2000000c 	.word	0x2000000c
 8001e54:	0800a048 	.word	0x0800a048

08001e58 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8001e5c:	4b03      	ldr	r3, [pc, #12]	; (8001e6c <FLASH_IRQHandler+0x14>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4903      	ldr	r1, [pc, #12]	; (8001e70 <FLASH_IRQHandler+0x18>)
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7ff fab8 	bl	80013d8 <dump_printf>
	while(1);
 8001e68:	e7fe      	b.n	8001e68 <FLASH_IRQHandler+0x10>
 8001e6a:	bf00      	nop
 8001e6c:	2000000c 	.word	0x2000000c
 8001e70:	0800a04c 	.word	0x0800a04c

08001e74 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <RCC_IRQHandler+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4903      	ldr	r1, [pc, #12]	; (8001e8c <RCC_IRQHandler+0x18>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff faaa 	bl	80013d8 <dump_printf>
	while(1);
 8001e84:	e7fe      	b.n	8001e84 <RCC_IRQHandler+0x10>
 8001e86:	bf00      	nop
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	0800a054 	.word	0x0800a054

08001e90 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <DMA1_Channel1_IRQHandler+0x14>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4903      	ldr	r1, [pc, #12]	; (8001ea8 <DMA1_Channel1_IRQHandler+0x18>)
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fa9c 	bl	80013d8 <dump_printf>
	while(1);
 8001ea0:	e7fe      	b.n	8001ea0 <DMA1_Channel1_IRQHandler+0x10>
 8001ea2:	bf00      	nop
 8001ea4:	2000000c 	.word	0x2000000c
 8001ea8:	0800a080 	.word	0x0800a080

08001eac <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <DMA1_Channel2_IRQHandler+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4903      	ldr	r1, [pc, #12]	; (8001ec4 <DMA1_Channel2_IRQHandler+0x18>)
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff fa8e 	bl	80013d8 <dump_printf>
	while(1);
 8001ebc:	e7fe      	b.n	8001ebc <DMA1_Channel2_IRQHandler+0x10>
 8001ebe:	bf00      	nop
 8001ec0:	2000000c 	.word	0x2000000c
 8001ec4:	0800a090 	.word	0x0800a090

08001ec8 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <DMA1_Channel3_IRQHandler+0x14>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4903      	ldr	r1, [pc, #12]	; (8001ee0 <DMA1_Channel3_IRQHandler+0x18>)
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fa80 	bl	80013d8 <dump_printf>
	while(1);
 8001ed8:	e7fe      	b.n	8001ed8 <DMA1_Channel3_IRQHandler+0x10>
 8001eda:	bf00      	nop
 8001edc:	2000000c 	.word	0x2000000c
 8001ee0:	0800a0a0 	.word	0x0800a0a0

08001ee4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8001ee8:	4b03      	ldr	r3, [pc, #12]	; (8001ef8 <DMA1_Channel4_IRQHandler+0x14>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4903      	ldr	r1, [pc, #12]	; (8001efc <DMA1_Channel4_IRQHandler+0x18>)
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fa72 	bl	80013d8 <dump_printf>
	while(1);
 8001ef4:	e7fe      	b.n	8001ef4 <DMA1_Channel4_IRQHandler+0x10>
 8001ef6:	bf00      	nop
 8001ef8:	2000000c 	.word	0x2000000c
 8001efc:	0800a0b0 	.word	0x0800a0b0

08001f00 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8001f04:	4b03      	ldr	r3, [pc, #12]	; (8001f14 <DMA1_Channel5_IRQHandler+0x14>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4903      	ldr	r1, [pc, #12]	; (8001f18 <DMA1_Channel5_IRQHandler+0x18>)
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fa64 	bl	80013d8 <dump_printf>
	while(1);
 8001f10:	e7fe      	b.n	8001f10 <DMA1_Channel5_IRQHandler+0x10>
 8001f12:	bf00      	nop
 8001f14:	2000000c 	.word	0x2000000c
 8001f18:	0800a0c0 	.word	0x0800a0c0

08001f1c <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8001f20:	4b03      	ldr	r3, [pc, #12]	; (8001f30 <DMA1_Channel6_IRQHandler+0x14>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4903      	ldr	r1, [pc, #12]	; (8001f34 <DMA1_Channel6_IRQHandler+0x18>)
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff fa56 	bl	80013d8 <dump_printf>
	while(1);
 8001f2c:	e7fe      	b.n	8001f2c <DMA1_Channel6_IRQHandler+0x10>
 8001f2e:	bf00      	nop
 8001f30:	2000000c 	.word	0x2000000c
 8001f34:	0800a0d0 	.word	0x0800a0d0

08001f38 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <DMA1_Channel7_IRQHandler+0x14>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4903      	ldr	r1, [pc, #12]	; (8001f50 <DMA1_Channel7_IRQHandler+0x18>)
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fa48 	bl	80013d8 <dump_printf>
	while(1);
 8001f48:	e7fe      	b.n	8001f48 <DMA1_Channel7_IRQHandler+0x10>
 8001f4a:	bf00      	nop
 8001f4c:	2000000c 	.word	0x2000000c
 8001f50:	0800a0e0 	.word	0x0800a0e0

08001f54 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <ADC1_2_IRQHandler+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4903      	ldr	r1, [pc, #12]	; (8001f6c <ADC1_2_IRQHandler+0x18>)
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fa3a 	bl	80013d8 <dump_printf>
	while(1);
 8001f64:	e7fe      	b.n	8001f64 <ADC1_2_IRQHandler+0x10>
 8001f66:	bf00      	nop
 8001f68:	2000000c 	.word	0x2000000c
 8001f6c:	0800a0f0 	.word	0x0800a0f0

08001f70 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8001f74:	4b03      	ldr	r3, [pc, #12]	; (8001f84 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4903      	ldr	r1, [pc, #12]	; (8001f88 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fa2c 	bl	80013d8 <dump_printf>
	while(1);
 8001f80:	e7fe      	b.n	8001f80 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8001f82:	bf00      	nop
 8001f84:	2000000c 	.word	0x2000000c
 8001f88:	0800a0f8 	.word	0x0800a0f8

08001f8c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8001f90:	4b03      	ldr	r3, [pc, #12]	; (8001fa0 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4903      	ldr	r1, [pc, #12]	; (8001fa4 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff fa1e 	bl	80013d8 <dump_printf>
	while(1);
 8001f9c:	e7fe      	b.n	8001f9c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8001f9e:	bf00      	nop
 8001fa0:	2000000c 	.word	0x2000000c
 8001fa4:	0800a108 	.word	0x0800a108

08001fa8 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8001fac:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <CAN1_RX1_IRQHandler+0x14>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4903      	ldr	r1, [pc, #12]	; (8001fc0 <CAN1_RX1_IRQHandler+0x18>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fa10 	bl	80013d8 <dump_printf>
	while(1);
 8001fb8:	e7fe      	b.n	8001fb8 <CAN1_RX1_IRQHandler+0x10>
 8001fba:	bf00      	nop
 8001fbc:	2000000c 	.word	0x2000000c
 8001fc0:	0800a118 	.word	0x0800a118

08001fc4 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8001fc8:	4b03      	ldr	r3, [pc, #12]	; (8001fd8 <CAN1_SCE_IRQHandler+0x14>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4903      	ldr	r1, [pc, #12]	; (8001fdc <CAN1_SCE_IRQHandler+0x18>)
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fa02 	bl	80013d8 <dump_printf>
	while(1);
 8001fd4:	e7fe      	b.n	8001fd4 <CAN1_SCE_IRQHandler+0x10>
 8001fd6:	bf00      	nop
 8001fd8:	2000000c 	.word	0x2000000c
 8001fdc:	0800a124 	.word	0x0800a124

08001fe0 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8001fe4:	4b03      	ldr	r3, [pc, #12]	; (8001ff4 <TIM1_BRK_IRQHandler+0x14>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4903      	ldr	r1, [pc, #12]	; (8001ff8 <TIM1_BRK_IRQHandler+0x18>)
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff f9f4 	bl	80013d8 <dump_printf>
	while(1);
 8001ff0:	e7fe      	b.n	8001ff0 <TIM1_BRK_IRQHandler+0x10>
 8001ff2:	bf00      	nop
 8001ff4:	2000000c 	.word	0x2000000c
 8001ff8:	0800a138 	.word	0x0800a138

08001ffc <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002000:	4b03      	ldr	r3, [pc, #12]	; (8002010 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4903      	ldr	r1, [pc, #12]	; (8002014 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff f9e6 	bl	80013d8 <dump_printf>
	while(1);
 800200c:	e7fe      	b.n	800200c <TIM1_TRG_COM_IRQHandler+0x10>
 800200e:	bf00      	nop
 8002010:	2000000c 	.word	0x2000000c
 8002014:	0800a14c 	.word	0x0800a14c

08002018 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 800201c:	4b03      	ldr	r3, [pc, #12]	; (800202c <TIM1_CC_IRQHandler+0x14>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4903      	ldr	r1, [pc, #12]	; (8002030 <TIM1_CC_IRQHandler+0x18>)
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff f9d8 	bl	80013d8 <dump_printf>
	while(1);
 8002028:	e7fe      	b.n	8002028 <TIM1_CC_IRQHandler+0x10>
 800202a:	bf00      	nop
 800202c:	2000000c 	.word	0x2000000c
 8002030:	0800a15c 	.word	0x0800a15c

08002034 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <I2C1_EV_IRQHandler+0x14>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4903      	ldr	r1, [pc, #12]	; (800204c <I2C1_EV_IRQHandler+0x18>)
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff f9ca 	bl	80013d8 <dump_printf>
	while(1);
 8002044:	e7fe      	b.n	8002044 <I2C1_EV_IRQHandler+0x10>
 8002046:	bf00      	nop
 8002048:	2000000c 	.word	0x2000000c
 800204c:	0800a17c 	.word	0x0800a17c

08002050 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002054:	4b03      	ldr	r3, [pc, #12]	; (8002064 <I2C1_ER_IRQHandler+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4903      	ldr	r1, [pc, #12]	; (8002068 <I2C1_ER_IRQHandler+0x18>)
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff f9bc 	bl	80013d8 <dump_printf>
	while(1);
 8002060:	e7fe      	b.n	8002060 <I2C1_ER_IRQHandler+0x10>
 8002062:	bf00      	nop
 8002064:	2000000c 	.word	0x2000000c
 8002068:	0800a184 	.word	0x0800a184

0800206c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002070:	4b03      	ldr	r3, [pc, #12]	; (8002080 <I2C2_EV_IRQHandler+0x14>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4903      	ldr	r1, [pc, #12]	; (8002084 <I2C2_EV_IRQHandler+0x18>)
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff f9ae 	bl	80013d8 <dump_printf>
	while(1);
 800207c:	e7fe      	b.n	800207c <I2C2_EV_IRQHandler+0x10>
 800207e:	bf00      	nop
 8002080:	2000000c 	.word	0x2000000c
 8002084:	0800a18c 	.word	0x0800a18c

08002088 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <I2C2_ER_IRQHandler+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4903      	ldr	r1, [pc, #12]	; (80020a0 <I2C2_ER_IRQHandler+0x18>)
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff f9a0 	bl	80013d8 <dump_printf>
	while(1);
 8002098:	e7fe      	b.n	8002098 <I2C2_ER_IRQHandler+0x10>
 800209a:	bf00      	nop
 800209c:	2000000c 	.word	0x2000000c
 80020a0:	0800a194 	.word	0x0800a194

080020a4 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <SPI1_IRQHandler+0x14>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4903      	ldr	r1, [pc, #12]	; (80020bc <SPI1_IRQHandler+0x18>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff f992 	bl	80013d8 <dump_printf>
	while(1);
 80020b4:	e7fe      	b.n	80020b4 <SPI1_IRQHandler+0x10>
 80020b6:	bf00      	nop
 80020b8:	2000000c 	.word	0x2000000c
 80020bc:	0800a19c 	.word	0x0800a19c

080020c0 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <SPI2_IRQHandler+0x14>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4903      	ldr	r1, [pc, #12]	; (80020d8 <SPI2_IRQHandler+0x18>)
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff f984 	bl	80013d8 <dump_printf>
	while(1);
 80020d0:	e7fe      	b.n	80020d0 <SPI2_IRQHandler+0x10>
 80020d2:	bf00      	nop
 80020d4:	2000000c 	.word	0x2000000c
 80020d8:	0800a1a4 	.word	0x0800a1a4

080020dc <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <RTC_Alarm_IRQHandler+0x14>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4903      	ldr	r1, [pc, #12]	; (80020f4 <RTC_Alarm_IRQHandler+0x18>)
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff f976 	bl	80013d8 <dump_printf>
	while(1);
 80020ec:	e7fe      	b.n	80020ec <RTC_Alarm_IRQHandler+0x10>
 80020ee:	bf00      	nop
 80020f0:	2000000c 	.word	0x2000000c
 80020f4:	0800a1d0 	.word	0x0800a1d0

080020f8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80020fc:	4b03      	ldr	r3, [pc, #12]	; (800210c <USBWakeUp_IRQHandler+0x14>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4903      	ldr	r1, [pc, #12]	; (8002110 <USBWakeUp_IRQHandler+0x18>)
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff f968 	bl	80013d8 <dump_printf>
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}
 800210c:	2000000c 	.word	0x2000000c
 8002110:	0800a1dc 	.word	0x0800a1dc

08002114 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002118:	4b15      	ldr	r3, [pc, #84]	; (8002170 <SystemInit+0x5c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a14      	ldr	r2, [pc, #80]	; (8002170 <SystemInit+0x5c>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002124:	4b12      	ldr	r3, [pc, #72]	; (8002170 <SystemInit+0x5c>)
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	4911      	ldr	r1, [pc, #68]	; (8002170 <SystemInit+0x5c>)
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <SystemInit+0x60>)
 800212c:	4013      	ands	r3, r2
 800212e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002130:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <SystemInit+0x5c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0e      	ldr	r2, [pc, #56]	; (8002170 <SystemInit+0x5c>)
 8002136:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800213a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800213e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002140:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <SystemInit+0x5c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SystemInit+0x5c>)
 8002146:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800214a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <SystemInit+0x5c>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	4a07      	ldr	r2, [pc, #28]	; (8002170 <SystemInit+0x5c>)
 8002152:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002156:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SystemInit+0x5c>)
 800215a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800215e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <SystemInit+0x64>)
 8002162:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002166:	609a      	str	r2, [r3, #8]
#endif 
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	40021000 	.word	0x40021000
 8002174:	f8ff0000 	.word	0xf8ff0000
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800218e:	4b2f      	ldr	r3, [pc, #188]	; (800224c <SystemCoreClockUpdate+0xd0>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 030c 	and.w	r3, r3, #12
 8002196:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b08      	cmp	r3, #8
 800219c:	d011      	beq.n	80021c2 <SystemCoreClockUpdate+0x46>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2b08      	cmp	r3, #8
 80021a2:	d83a      	bhi.n	800221a <SystemCoreClockUpdate+0x9e>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <SystemCoreClockUpdate+0x36>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d004      	beq.n	80021ba <SystemCoreClockUpdate+0x3e>
 80021b0:	e033      	b.n	800221a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80021b2:	4b27      	ldr	r3, [pc, #156]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 80021b4:	4a27      	ldr	r2, [pc, #156]	; (8002254 <SystemCoreClockUpdate+0xd8>)
 80021b6:	601a      	str	r2, [r3, #0]
      break;
 80021b8:	e033      	b.n	8002222 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80021ba:	4b25      	ldr	r3, [pc, #148]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 80021bc:	4a25      	ldr	r2, [pc, #148]	; (8002254 <SystemCoreClockUpdate+0xd8>)
 80021be:	601a      	str	r2, [r3, #0]
      break;
 80021c0:	e02f      	b.n	8002222 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80021c2:	4b22      	ldr	r3, [pc, #136]	; (800224c <SystemCoreClockUpdate+0xd0>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021ca:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80021cc:	4b1f      	ldr	r3, [pc, #124]	; (800224c <SystemCoreClockUpdate+0xd0>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d4:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	0c9b      	lsrs	r3, r3, #18
 80021da:	3302      	adds	r3, #2
 80021dc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d106      	bne.n	80021f2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4a1c      	ldr	r2, [pc, #112]	; (8002258 <SystemCoreClockUpdate+0xdc>)
 80021e8:	fb02 f303 	mul.w	r3, r2, r3
 80021ec:	4a18      	ldr	r2, [pc, #96]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 80021ee:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80021f0:	e017      	b.n	8002222 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <SystemCoreClockUpdate+0xd0>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d006      	beq.n	800220c <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	4a15      	ldr	r2, [pc, #84]	; (8002258 <SystemCoreClockUpdate+0xdc>)
 8002202:	fb02 f303 	mul.w	r3, r2, r3
 8002206:	4a12      	ldr	r2, [pc, #72]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 8002208:	6013      	str	r3, [r2, #0]
      break;
 800220a:	e00a      	b.n	8002222 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4a11      	ldr	r2, [pc, #68]	; (8002254 <SystemCoreClockUpdate+0xd8>)
 8002210:	fb02 f303 	mul.w	r3, r2, r3
 8002214:	4a0e      	ldr	r2, [pc, #56]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 8002216:	6013      	str	r3, [r2, #0]
      break;
 8002218:	e003      	b.n	8002222 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800221a:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 800221c:	4a0d      	ldr	r2, [pc, #52]	; (8002254 <SystemCoreClockUpdate+0xd8>)
 800221e:	601a      	str	r2, [r3, #0]
      break;
 8002220:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <SystemCoreClockUpdate+0xd0>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	091b      	lsrs	r3, r3, #4
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	4a0b      	ldr	r2, [pc, #44]	; (800225c <SystemCoreClockUpdate+0xe0>)
 800222e:	5cd3      	ldrb	r3, [r2, r3]
 8002230:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002232:	4b07      	ldr	r3, [pc, #28]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	fa22 f303 	lsr.w	r3, r2, r3
 800223c:	4a04      	ldr	r2, [pc, #16]	; (8002250 <SystemCoreClockUpdate+0xd4>)
 800223e:	6013      	str	r3, [r2, #0]
}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000
 8002250:	20000010 	.word	0x20000010
 8002254:	007a1200 	.word	0x007a1200
 8002258:	003d0900 	.word	0x003d0900
 800225c:	0800a1fc 	.word	0x0800a1fc

08002260 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002266:	2300      	movs	r3, #0
 8002268:	71fb      	strb	r3, [r7, #7]
 800226a:	e007      	b.n	800227c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	4a0b      	ldr	r2, [pc, #44]	; (800229c <Systick_init+0x3c>)
 8002270:	2100      	movs	r1, #0
 8002272:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	3301      	adds	r3, #1
 800227a:	71fb      	strb	r3, [r7, #7]
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	2b0f      	cmp	r3, #15
 8002280:	d9f4      	bls.n	800226c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	f04f 30ff 	mov.w	r0, #4294967295
 800228a:	f000 f998 	bl	80025be <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <Systick_init+0x40>)
 8002290:	2201      	movs	r2, #1
 8002292:	601a      	str	r2, [r3, #0]
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000da0 	.word	0x20000da0
 80022a0:	20000de0 	.word	0x20000de0

080022a4 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80022aa:	f000 f895 	bl	80023d8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80022ae:	f000 f9bc 	bl	800262a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80022b2:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <SysTick_Handler+0x4c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <SysTick_Handler+0x1a>
		Systick_init();
 80022ba:	f7ff ffd1 	bl	8002260 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022be:	2300      	movs	r3, #0
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	e00d      	b.n	80022e0 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	4a0b      	ldr	r2, [pc, #44]	; (80022f4 <SysTick_Handler+0x50>)
 80022c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d004      	beq.n	80022da <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <SysTick_Handler+0x50>)
 80022d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d8:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	3301      	adds	r3, #1
 80022de:	71fb      	strb	r3, [r7, #7]
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	d9ee      	bls.n	80022c4 <SysTick_Handler+0x20>
	}
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000de0 	.word	0x20000de0
 80022f4:	20000da0 	.word	0x20000da0

080022f8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002300:	4b10      	ldr	r3, [pc, #64]	; (8002344 <Systick_add_callback_function+0x4c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <Systick_add_callback_function+0x14>
		Systick_init();
 8002308:	f7ff ffaa 	bl	8002260 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	e00f      	b.n	8002332 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	4a0c      	ldr	r2, [pc, #48]	; (8002348 <Systick_add_callback_function+0x50>)
 8002316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d106      	bne.n	800232c <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	4909      	ldr	r1, [pc, #36]	; (8002348 <Systick_add_callback_function+0x50>)
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002328:	2301      	movs	r3, #1
 800232a:	e006      	b.n	800233a <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	3301      	adds	r3, #1
 8002330:	73fb      	strb	r3, [r7, #15]
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	2b0f      	cmp	r3, #15
 8002336:	d9ec      	bls.n	8002312 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002338:	2300      	movs	r3, #0

}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000de0 	.word	0x20000de0
 8002348:	20000da0 	.word	0x20000da0

0800234c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <HAL_Init+0x28>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a07      	ldr	r2, [pc, #28]	; (8002374 <HAL_Init+0x28>)
 8002356:	f043 0310 	orr.w	r3, r3, #16
 800235a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 f923 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002362:	200f      	movs	r0, #15
 8002364:	f000 f808 	bl	8002378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002368:	f7fe fe74 	bl	8001054 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40022000 	.word	0x40022000

08002378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_InitTick+0x54>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_InitTick+0x58>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800238e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002392:	fbb2 f3f3 	udiv	r3, r2, r3
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f93b 	bl	8002612 <HAL_SYSTICK_Config>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00e      	b.n	80023c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b0f      	cmp	r3, #15
 80023aa:	d80a      	bhi.n	80023c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ac:	2200      	movs	r2, #0
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	f000 f903 	bl	80025be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b8:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <HAL_InitTick+0x5c>)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	e000      	b.n	80023c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000010 	.word	0x20000010
 80023d0:	20000018 	.word	0x20000018
 80023d4:	20000014 	.word	0x20000014

080023d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_IncTick+0x1c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_IncTick+0x20>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <HAL_IncTick+0x20>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	20000018 	.word	0x20000018
 80023f8:	20000eb8 	.word	0x20000eb8

080023fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002400:	4b02      	ldr	r3, [pc, #8]	; (800240c <HAL_GetTick+0x10>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	20000eb8 	.word	0x20000eb8

08002410 <__NVIC_SetPriorityGrouping>:
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	; (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4906      	ldr	r1, [pc, #24]	; (80024a8 <__NVIC_EnableIRQ+0x34>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002574:	d301      	bcc.n	800257a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257a:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SysTick_Config+0x40>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002582:	210f      	movs	r1, #15
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	f7ff ff90 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <SysTick_Config+0x40>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <SysTick_Config+0x40>)
 8002594:	2207      	movs	r2, #7
 8002596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	e000e010 	.word	0xe000e010

080025a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff2d 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d0:	f7ff ff42 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68b9      	ldr	r1, [r7, #8]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff ff90 	bl	8002500 <NVIC_EncodePriority>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff5f 	bl	80024ac <__NVIC_SetPriority>
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	4603      	mov	r3, r0
 80025fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff35 	bl	8002474 <__NVIC_EnableIRQ>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffa2 	bl	8002564 <SysTick_Config>
 8002620:	4603      	mov	r3, r0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800262e:	f000 f802 	bl	8002636 <HAL_SYSTICK_Callback>
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002636:	b480      	push	{r7}
 8002638:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800263a:	bf00      	nop
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr
	...

08002644 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002656:	2b02      	cmp	r3, #2
 8002658:	d005      	beq.n	8002666 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2204      	movs	r2, #4
 800265e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	73fb      	strb	r3, [r7, #15]
 8002664:	e051      	b.n	800270a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 020e 	bic.w	r2, r2, #14
 8002674:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0201 	bic.w	r2, r2, #1
 8002684:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a22      	ldr	r2, [pc, #136]	; (8002714 <HAL_DMA_Abort_IT+0xd0>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d029      	beq.n	80026e4 <HAL_DMA_Abort_IT+0xa0>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a20      	ldr	r2, [pc, #128]	; (8002718 <HAL_DMA_Abort_IT+0xd4>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d022      	beq.n	80026e0 <HAL_DMA_Abort_IT+0x9c>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a1f      	ldr	r2, [pc, #124]	; (800271c <HAL_DMA_Abort_IT+0xd8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d01a      	beq.n	80026da <HAL_DMA_Abort_IT+0x96>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a1d      	ldr	r2, [pc, #116]	; (8002720 <HAL_DMA_Abort_IT+0xdc>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d012      	beq.n	80026d4 <HAL_DMA_Abort_IT+0x90>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a1c      	ldr	r2, [pc, #112]	; (8002724 <HAL_DMA_Abort_IT+0xe0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00a      	beq.n	80026ce <HAL_DMA_Abort_IT+0x8a>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a1a      	ldr	r2, [pc, #104]	; (8002728 <HAL_DMA_Abort_IT+0xe4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d102      	bne.n	80026c8 <HAL_DMA_Abort_IT+0x84>
 80026c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026c6:	e00e      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026cc:	e00b      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026d2:	e008      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026d8:	e005      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026de:	e002      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026e0:	2310      	movs	r3, #16
 80026e2:	e000      	b.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 80026e4:	2301      	movs	r3, #1
 80026e6:	4a11      	ldr	r2, [pc, #68]	; (800272c <HAL_DMA_Abort_IT+0xe8>)
 80026e8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	4798      	blx	r3
    } 
  }
  return status;
 800270a:	7bfb      	ldrb	r3, [r7, #15]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40020008 	.word	0x40020008
 8002718:	4002001c 	.word	0x4002001c
 800271c:	40020030 	.word	0x40020030
 8002720:	40020044 	.word	0x40020044
 8002724:	40020058 	.word	0x40020058
 8002728:	4002006c 	.word	0x4002006c
 800272c:	40020000 	.word	0x40020000

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b08b      	sub	sp, #44	; 0x2c
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800273a:	2300      	movs	r3, #0
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800273e:	2300      	movs	r3, #0
 8002740:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002742:	e169      	b.n	8002a18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002744:	2201      	movs	r2, #1
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	69fa      	ldr	r2, [r7, #28]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	429a      	cmp	r2, r3
 800275e:	f040 8158 	bne.w	8002a12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4a9a      	ldr	r2, [pc, #616]	; (80029d0 <HAL_GPIO_Init+0x2a0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d05e      	beq.n	800282a <HAL_GPIO_Init+0xfa>
 800276c:	4a98      	ldr	r2, [pc, #608]	; (80029d0 <HAL_GPIO_Init+0x2a0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d875      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 8002772:	4a98      	ldr	r2, [pc, #608]	; (80029d4 <HAL_GPIO_Init+0x2a4>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d058      	beq.n	800282a <HAL_GPIO_Init+0xfa>
 8002778:	4a96      	ldr	r2, [pc, #600]	; (80029d4 <HAL_GPIO_Init+0x2a4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d86f      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 800277e:	4a96      	ldr	r2, [pc, #600]	; (80029d8 <HAL_GPIO_Init+0x2a8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d052      	beq.n	800282a <HAL_GPIO_Init+0xfa>
 8002784:	4a94      	ldr	r2, [pc, #592]	; (80029d8 <HAL_GPIO_Init+0x2a8>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d869      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 800278a:	4a94      	ldr	r2, [pc, #592]	; (80029dc <HAL_GPIO_Init+0x2ac>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d04c      	beq.n	800282a <HAL_GPIO_Init+0xfa>
 8002790:	4a92      	ldr	r2, [pc, #584]	; (80029dc <HAL_GPIO_Init+0x2ac>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d863      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 8002796:	4a92      	ldr	r2, [pc, #584]	; (80029e0 <HAL_GPIO_Init+0x2b0>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d046      	beq.n	800282a <HAL_GPIO_Init+0xfa>
 800279c:	4a90      	ldr	r2, [pc, #576]	; (80029e0 <HAL_GPIO_Init+0x2b0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d85d      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 80027a2:	2b12      	cmp	r3, #18
 80027a4:	d82a      	bhi.n	80027fc <HAL_GPIO_Init+0xcc>
 80027a6:	2b12      	cmp	r3, #18
 80027a8:	d859      	bhi.n	800285e <HAL_GPIO_Init+0x12e>
 80027aa:	a201      	add	r2, pc, #4	; (adr r2, 80027b0 <HAL_GPIO_Init+0x80>)
 80027ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b0:	0800282b 	.word	0x0800282b
 80027b4:	08002805 	.word	0x08002805
 80027b8:	08002817 	.word	0x08002817
 80027bc:	08002859 	.word	0x08002859
 80027c0:	0800285f 	.word	0x0800285f
 80027c4:	0800285f 	.word	0x0800285f
 80027c8:	0800285f 	.word	0x0800285f
 80027cc:	0800285f 	.word	0x0800285f
 80027d0:	0800285f 	.word	0x0800285f
 80027d4:	0800285f 	.word	0x0800285f
 80027d8:	0800285f 	.word	0x0800285f
 80027dc:	0800285f 	.word	0x0800285f
 80027e0:	0800285f 	.word	0x0800285f
 80027e4:	0800285f 	.word	0x0800285f
 80027e8:	0800285f 	.word	0x0800285f
 80027ec:	0800285f 	.word	0x0800285f
 80027f0:	0800285f 	.word	0x0800285f
 80027f4:	0800280d 	.word	0x0800280d
 80027f8:	08002821 	.word	0x08002821
 80027fc:	4a79      	ldr	r2, [pc, #484]	; (80029e4 <HAL_GPIO_Init+0x2b4>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d013      	beq.n	800282a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002802:	e02c      	b.n	800285e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	623b      	str	r3, [r7, #32]
          break;
 800280a:	e029      	b.n	8002860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	3304      	adds	r3, #4
 8002812:	623b      	str	r3, [r7, #32]
          break;
 8002814:	e024      	b.n	8002860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	3308      	adds	r3, #8
 800281c:	623b      	str	r3, [r7, #32]
          break;
 800281e:	e01f      	b.n	8002860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	330c      	adds	r3, #12
 8002826:	623b      	str	r3, [r7, #32]
          break;
 8002828:	e01a      	b.n	8002860 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d102      	bne.n	8002838 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002832:	2304      	movs	r3, #4
 8002834:	623b      	str	r3, [r7, #32]
          break;
 8002836:	e013      	b.n	8002860 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d105      	bne.n	800284c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002840:	2308      	movs	r3, #8
 8002842:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	69fa      	ldr	r2, [r7, #28]
 8002848:	611a      	str	r2, [r3, #16]
          break;
 800284a:	e009      	b.n	8002860 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800284c:	2308      	movs	r3, #8
 800284e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69fa      	ldr	r2, [r7, #28]
 8002854:	615a      	str	r2, [r3, #20]
          break;
 8002856:	e003      	b.n	8002860 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002858:	2300      	movs	r3, #0
 800285a:	623b      	str	r3, [r7, #32]
          break;
 800285c:	e000      	b.n	8002860 <HAL_GPIO_Init+0x130>
          break;
 800285e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2bff      	cmp	r3, #255	; 0xff
 8002864:	d801      	bhi.n	800286a <HAL_GPIO_Init+0x13a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	e001      	b.n	800286e <HAL_GPIO_Init+0x13e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3304      	adds	r3, #4
 800286e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	2bff      	cmp	r3, #255	; 0xff
 8002874:	d802      	bhi.n	800287c <HAL_GPIO_Init+0x14c>
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	e002      	b.n	8002882 <HAL_GPIO_Init+0x152>
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	3b08      	subs	r3, #8
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	210f      	movs	r1, #15
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	fa01 f303 	lsl.w	r3, r1, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	401a      	ands	r2, r3
 8002894:	6a39      	ldr	r1, [r7, #32]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	fa01 f303 	lsl.w	r3, r1, r3
 800289c:	431a      	orrs	r2, r3
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f000 80b1 	beq.w	8002a12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028b0:	4b4d      	ldr	r3, [pc, #308]	; (80029e8 <HAL_GPIO_Init+0x2b8>)
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	4a4c      	ldr	r2, [pc, #304]	; (80029e8 <HAL_GPIO_Init+0x2b8>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6193      	str	r3, [r2, #24]
 80028bc:	4b4a      	ldr	r3, [pc, #296]	; (80029e8 <HAL_GPIO_Init+0x2b8>)
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028c8:	4a48      	ldr	r2, [pc, #288]	; (80029ec <HAL_GPIO_Init+0x2bc>)
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	089b      	lsrs	r3, r3, #2
 80028ce:	3302      	adds	r3, #2
 80028d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	f003 0303 	and.w	r3, r3, #3
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	220f      	movs	r2, #15
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a40      	ldr	r2, [pc, #256]	; (80029f0 <HAL_GPIO_Init+0x2c0>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d013      	beq.n	800291c <HAL_GPIO_Init+0x1ec>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a3f      	ldr	r2, [pc, #252]	; (80029f4 <HAL_GPIO_Init+0x2c4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d00d      	beq.n	8002918 <HAL_GPIO_Init+0x1e8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a3e      	ldr	r2, [pc, #248]	; (80029f8 <HAL_GPIO_Init+0x2c8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d007      	beq.n	8002914 <HAL_GPIO_Init+0x1e4>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a3d      	ldr	r2, [pc, #244]	; (80029fc <HAL_GPIO_Init+0x2cc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d101      	bne.n	8002910 <HAL_GPIO_Init+0x1e0>
 800290c:	2303      	movs	r3, #3
 800290e:	e006      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002910:	2304      	movs	r3, #4
 8002912:	e004      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002914:	2302      	movs	r3, #2
 8002916:	e002      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 800291c:	2300      	movs	r3, #0
 800291e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002920:	f002 0203 	and.w	r2, r2, #3
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	4093      	lsls	r3, r2
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800292e:	492f      	ldr	r1, [pc, #188]	; (80029ec <HAL_GPIO_Init+0x2bc>)
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	3302      	adds	r3, #2
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d006      	beq.n	8002956 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002948:	4b2d      	ldr	r3, [pc, #180]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	492c      	ldr	r1, [pc, #176]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	4313      	orrs	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
 8002954:	e006      	b.n	8002964 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002956:	4b2a      	ldr	r3, [pc, #168]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	43db      	mvns	r3, r3
 800295e:	4928      	ldr	r1, [pc, #160]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002960:	4013      	ands	r3, r2
 8002962:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d006      	beq.n	800297e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002970:	4b23      	ldr	r3, [pc, #140]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4922      	ldr	r1, [pc, #136]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	4313      	orrs	r3, r2
 800297a:	604b      	str	r3, [r1, #4]
 800297c:	e006      	b.n	800298c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800297e:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	43db      	mvns	r3, r3
 8002986:	491e      	ldr	r1, [pc, #120]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 8002988:	4013      	ands	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002998:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	4918      	ldr	r1, [pc, #96]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	608b      	str	r3, [r1, #8]
 80029a4:	e006      	b.n	80029b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029a6:	4b16      	ldr	r3, [pc, #88]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	4914      	ldr	r1, [pc, #80]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d021      	beq.n	8002a04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029c0:	4b0f      	ldr	r3, [pc, #60]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	490e      	ldr	r1, [pc, #56]	; (8002a00 <HAL_GPIO_Init+0x2d0>)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60cb      	str	r3, [r1, #12]
 80029cc:	e021      	b.n	8002a12 <HAL_GPIO_Init+0x2e2>
 80029ce:	bf00      	nop
 80029d0:	10320000 	.word	0x10320000
 80029d4:	10310000 	.word	0x10310000
 80029d8:	10220000 	.word	0x10220000
 80029dc:	10210000 	.word	0x10210000
 80029e0:	10120000 	.word	0x10120000
 80029e4:	10110000 	.word	0x10110000
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40010000 	.word	0x40010000
 80029f0:	40010800 	.word	0x40010800
 80029f4:	40010c00 	.word	0x40010c00
 80029f8:	40011000 	.word	0x40011000
 80029fc:	40011400 	.word	0x40011400
 8002a00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_GPIO_Init+0x304>)
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	4909      	ldr	r1, [pc, #36]	; (8002a34 <HAL_GPIO_Init+0x304>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a14:	3301      	adds	r3, #1
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f47f ae8e 	bne.w	8002744 <HAL_GPIO_Init+0x14>
  }
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	372c      	adds	r7, #44	; 0x2c
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	40010400 	.word	0x40010400

08002a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
 8002a44:	4613      	mov	r3, r2
 8002a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a48:	787b      	ldrb	r3, [r7, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a54:	e003      	b.n	8002a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a56:	887b      	ldrh	r3, [r7, #2]
 8002a58:	041a      	lsls	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	611a      	str	r2, [r3, #16]
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr

08002a68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e26c      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 8087 	beq.w	8002b96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a88:	4b92      	ldr	r3, [pc, #584]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f003 030c 	and.w	r3, r3, #12
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d00c      	beq.n	8002aae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a94:	4b8f      	ldr	r3, [pc, #572]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d112      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x5e>
 8002aa0:	4b8c      	ldr	r3, [pc, #560]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aac:	d10b      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aae:	4b89      	ldr	r3, [pc, #548]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d06c      	beq.n	8002b94 <HAL_RCC_OscConfig+0x12c>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d168      	bne.n	8002b94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e246      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ace:	d106      	bne.n	8002ade <HAL_RCC_OscConfig+0x76>
 8002ad0:	4b80      	ldr	r3, [pc, #512]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a7f      	ldr	r2, [pc, #508]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	e02e      	b.n	8002b3c <HAL_RCC_OscConfig+0xd4>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x98>
 8002ae6:	4b7b      	ldr	r3, [pc, #492]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a7a      	ldr	r2, [pc, #488]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002aec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4b78      	ldr	r3, [pc, #480]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a77      	ldr	r2, [pc, #476]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002af8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e01d      	b.n	8002b3c <HAL_RCC_OscConfig+0xd4>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0xbc>
 8002b0a:	4b72      	ldr	r3, [pc, #456]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a71      	ldr	r2, [pc, #452]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	4b6f      	ldr	r3, [pc, #444]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a6e      	ldr	r2, [pc, #440]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	e00b      	b.n	8002b3c <HAL_RCC_OscConfig+0xd4>
 8002b24:	4b6b      	ldr	r3, [pc, #428]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a6a      	ldr	r2, [pc, #424]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a67      	ldr	r2, [pc, #412]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d013      	beq.n	8002b6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7ff fc5a 	bl	80023fc <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b4c:	f7ff fc56 	bl	80023fc <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b64      	cmp	r3, #100	; 0x64
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e1fa      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5e:	4b5d      	ldr	r3, [pc, #372]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0xe4>
 8002b6a:	e014      	b.n	8002b96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7ff fc46 	bl	80023fc <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b74:	f7ff fc42 	bl	80023fc <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b64      	cmp	r3, #100	; 0x64
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e1e6      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b86:	4b53      	ldr	r3, [pc, #332]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f0      	bne.n	8002b74 <HAL_RCC_OscConfig+0x10c>
 8002b92:	e000      	b.n	8002b96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d063      	beq.n	8002c6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ba2:	4b4c      	ldr	r3, [pc, #304]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00b      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bae:	4b49      	ldr	r3, [pc, #292]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d11c      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x18c>
 8002bba:	4b46      	ldr	r3, [pc, #280]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc6:	4b43      	ldr	r3, [pc, #268]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <HAL_RCC_OscConfig+0x176>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e1ba      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bde:	4b3d      	ldr	r3, [pc, #244]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4939      	ldr	r1, [pc, #228]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf2:	e03a      	b.n	8002c6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d020      	beq.n	8002c3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bfc:	4b36      	ldr	r3, [pc, #216]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c02:	f7ff fbfb 	bl	80023fc <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c0a:	f7ff fbf7 	bl	80023fc <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e19b      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	4b2d      	ldr	r3, [pc, #180]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0f0      	beq.n	8002c0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c28:	4b2a      	ldr	r3, [pc, #168]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	4927      	ldr	r1, [pc, #156]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]
 8002c3c:	e015      	b.n	8002c6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c3e:	4b26      	ldr	r3, [pc, #152]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c44:	f7ff fbda 	bl	80023fc <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c4c:	f7ff fbd6 	bl	80023fc <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e17a      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c5e:	4b1d      	ldr	r3, [pc, #116]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d03a      	beq.n	8002cec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d019      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c7e:	4b17      	ldr	r3, [pc, #92]	; (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c84:	f7ff fbba 	bl	80023fc <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c8c:	f7ff fbb6 	bl	80023fc <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e15a      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <HAL_RCC_OscConfig+0x26c>)
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0f0      	beq.n	8002c8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002caa:	2001      	movs	r0, #1
 8002cac:	f000 fad8 	bl	8003260 <RCC_Delay>
 8002cb0:	e01c      	b.n	8002cec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb8:	f7ff fba0 	bl	80023fc <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cbe:	e00f      	b.n	8002ce0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc0:	f7ff fb9c 	bl	80023fc <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d908      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e140      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
 8002cd2:	bf00      	nop
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	42420000 	.word	0x42420000
 8002cdc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce0:	4b9e      	ldr	r3, [pc, #632]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1e9      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 80a6 	beq.w	8002e46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cfe:	4b97      	ldr	r3, [pc, #604]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10d      	bne.n	8002d26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d0a:	4b94      	ldr	r3, [pc, #592]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	4a93      	ldr	r2, [pc, #588]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d14:	61d3      	str	r3, [r2, #28]
 8002d16:	4b91      	ldr	r3, [pc, #580]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d1e:	60bb      	str	r3, [r7, #8]
 8002d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d22:	2301      	movs	r3, #1
 8002d24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d26:	4b8e      	ldr	r3, [pc, #568]	; (8002f60 <HAL_RCC_OscConfig+0x4f8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d118      	bne.n	8002d64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d32:	4b8b      	ldr	r3, [pc, #556]	; (8002f60 <HAL_RCC_OscConfig+0x4f8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a8a      	ldr	r2, [pc, #552]	; (8002f60 <HAL_RCC_OscConfig+0x4f8>)
 8002d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3e:	f7ff fb5d 	bl	80023fc <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d46:	f7ff fb59 	bl	80023fc <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b64      	cmp	r3, #100	; 0x64
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e0fd      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d58:	4b81      	ldr	r3, [pc, #516]	; (8002f60 <HAL_RCC_OscConfig+0x4f8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d106      	bne.n	8002d7a <HAL_RCC_OscConfig+0x312>
 8002d6c:	4b7b      	ldr	r3, [pc, #492]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	4a7a      	ldr	r2, [pc, #488]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	6213      	str	r3, [r2, #32]
 8002d78:	e02d      	b.n	8002dd6 <HAL_RCC_OscConfig+0x36e>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10c      	bne.n	8002d9c <HAL_RCC_OscConfig+0x334>
 8002d82:	4b76      	ldr	r3, [pc, #472]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	4a75      	ldr	r2, [pc, #468]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d88:	f023 0301 	bic.w	r3, r3, #1
 8002d8c:	6213      	str	r3, [r2, #32]
 8002d8e:	4b73      	ldr	r3, [pc, #460]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	4a72      	ldr	r2, [pc, #456]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002d94:	f023 0304 	bic.w	r3, r3, #4
 8002d98:	6213      	str	r3, [r2, #32]
 8002d9a:	e01c      	b.n	8002dd6 <HAL_RCC_OscConfig+0x36e>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	2b05      	cmp	r3, #5
 8002da2:	d10c      	bne.n	8002dbe <HAL_RCC_OscConfig+0x356>
 8002da4:	4b6d      	ldr	r3, [pc, #436]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	4a6c      	ldr	r2, [pc, #432]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002daa:	f043 0304 	orr.w	r3, r3, #4
 8002dae:	6213      	str	r3, [r2, #32]
 8002db0:	4b6a      	ldr	r3, [pc, #424]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4a69      	ldr	r2, [pc, #420]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	6213      	str	r3, [r2, #32]
 8002dbc:	e00b      	b.n	8002dd6 <HAL_RCC_OscConfig+0x36e>
 8002dbe:	4b67      	ldr	r3, [pc, #412]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	4a66      	ldr	r2, [pc, #408]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002dc4:	f023 0301 	bic.w	r3, r3, #1
 8002dc8:	6213      	str	r3, [r2, #32]
 8002dca:	4b64      	ldr	r3, [pc, #400]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	4a63      	ldr	r2, [pc, #396]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002dd0:	f023 0304 	bic.w	r3, r3, #4
 8002dd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d015      	beq.n	8002e0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dde:	f7ff fb0d 	bl	80023fc <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de4:	e00a      	b.n	8002dfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de6:	f7ff fb09 	bl	80023fc <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e0ab      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfc:	4b57      	ldr	r3, [pc, #348]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0ee      	beq.n	8002de6 <HAL_RCC_OscConfig+0x37e>
 8002e08:	e014      	b.n	8002e34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0a:	f7ff faf7 	bl	80023fc <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e10:	e00a      	b.n	8002e28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e12:	f7ff faf3 	bl	80023fc <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e095      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e28:	4b4c      	ldr	r3, [pc, #304]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1ee      	bne.n	8002e12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e34:	7dfb      	ldrb	r3, [r7, #23]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d105      	bne.n	8002e46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e3a:	4b48      	ldr	r3, [pc, #288]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	4a47      	ldr	r2, [pc, #284]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 8081 	beq.w	8002f52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e50:	4b42      	ldr	r3, [pc, #264]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f003 030c 	and.w	r3, r3, #12
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d061      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d146      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e64:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <HAL_RCC_OscConfig+0x4fc>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6a:	f7ff fac7 	bl	80023fc <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e72:	f7ff fac3 	bl	80023fc <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e067      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e84:	4b35      	ldr	r3, [pc, #212]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1f0      	bne.n	8002e72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e98:	d108      	bne.n	8002eac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e9a:	4b30      	ldr	r3, [pc, #192]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	492d      	ldr	r1, [pc, #180]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eac:	4b2b      	ldr	r3, [pc, #172]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a19      	ldr	r1, [r3, #32]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	430b      	orrs	r3, r1
 8002ebe:	4927      	ldr	r1, [pc, #156]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b27      	ldr	r3, [pc, #156]	; (8002f64 <HAL_RCC_OscConfig+0x4fc>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eca:	f7ff fa97 	bl	80023fc <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7ff fa93 	bl	80023fc <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e037      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ee4:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0f0      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x46a>
 8002ef0:	e02f      	b.n	8002f52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <HAL_RCC_OscConfig+0x4fc>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef8:	f7ff fa80 	bl	80023fc <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7ff fa7c 	bl	80023fc <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e020      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f12:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x498>
 8002f1e:	e018      	b.n	8002f52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e013      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <HAL_RCC_OscConfig+0x4f4>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d106      	bne.n	8002f4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d001      	beq.n	8002f52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40007000 	.word	0x40007000
 8002f64:	42420060 	.word	0x42420060

08002f68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0d0      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f7c:	4b6a      	ldr	r3, [pc, #424]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0307 	and.w	r3, r3, #7
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d910      	bls.n	8002fac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8a:	4b67      	ldr	r3, [pc, #412]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f023 0207 	bic.w	r2, r3, #7
 8002f92:	4965      	ldr	r1, [pc, #404]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9a:	4b63      	ldr	r3, [pc, #396]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d001      	beq.n	8002fac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0b8      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d020      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fc4:	4b59      	ldr	r3, [pc, #356]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4a58      	ldr	r2, [pc, #352]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d005      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fdc:	4b53      	ldr	r3, [pc, #332]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	4a52      	ldr	r2, [pc, #328]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fe2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fe6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fe8:	4b50      	ldr	r3, [pc, #320]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	494d      	ldr	r1, [pc, #308]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d040      	beq.n	8003088 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d107      	bne.n	800301e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d115      	bne.n	8003046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e07f      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b02      	cmp	r3, #2
 8003024:	d107      	bne.n	8003036 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d109      	bne.n	8003046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e073      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003036:	4b3d      	ldr	r3, [pc, #244]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e06b      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003046:	4b39      	ldr	r3, [pc, #228]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f023 0203 	bic.w	r2, r3, #3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	4936      	ldr	r1, [pc, #216]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003054:	4313      	orrs	r3, r2
 8003056:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003058:	f7ff f9d0 	bl	80023fc <HAL_GetTick>
 800305c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305e:	e00a      	b.n	8003076 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003060:	f7ff f9cc 	bl	80023fc <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	f241 3288 	movw	r2, #5000	; 0x1388
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e053      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003076:	4b2d      	ldr	r3, [pc, #180]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 020c 	and.w	r2, r3, #12
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	429a      	cmp	r2, r3
 8003086:	d1eb      	bne.n	8003060 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003088:	4b27      	ldr	r3, [pc, #156]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	683a      	ldr	r2, [r7, #0]
 8003092:	429a      	cmp	r2, r3
 8003094:	d210      	bcs.n	80030b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003096:	4b24      	ldr	r3, [pc, #144]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f023 0207 	bic.w	r2, r3, #7
 800309e:	4922      	ldr	r1, [pc, #136]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a6:	4b20      	ldr	r3, [pc, #128]	; (8003128 <HAL_RCC_ClockConfig+0x1c0>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d001      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e032      	b.n	800311e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d008      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	4916      	ldr	r1, [pc, #88]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0308 	and.w	r3, r3, #8
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d009      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030e2:	4b12      	ldr	r3, [pc, #72]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	490e      	ldr	r1, [pc, #56]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030f6:	f000 f821 	bl	800313c <HAL_RCC_GetSysClockFreq>
 80030fa:	4602      	mov	r2, r0
 80030fc:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	490a      	ldr	r1, [pc, #40]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8003108:	5ccb      	ldrb	r3, [r1, r3]
 800310a:	fa22 f303 	lsr.w	r3, r2, r3
 800310e:	4a09      	ldr	r2, [pc, #36]	; (8003134 <HAL_RCC_ClockConfig+0x1cc>)
 8003110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003112:	4b09      	ldr	r3, [pc, #36]	; (8003138 <HAL_RCC_ClockConfig+0x1d0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff f92e 	bl	8002378 <HAL_InitTick>

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40022000 	.word	0x40022000
 800312c:	40021000 	.word	0x40021000
 8003130:	0800a1fc 	.word	0x0800a1fc
 8003134:	20000010 	.word	0x20000010
 8003138:	20000014 	.word	0x20000014

0800313c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800313c:	b490      	push	{r4, r7}
 800313e:	b08a      	sub	sp, #40	; 0x28
 8003140:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003142:	4b2a      	ldr	r3, [pc, #168]	; (80031ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8003144:	1d3c      	adds	r4, r7, #4
 8003146:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003148:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800314c:	f240 2301 	movw	r3, #513	; 0x201
 8003150:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	61fb      	str	r3, [r7, #28]
 8003156:	2300      	movs	r3, #0
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	2300      	movs	r3, #0
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003166:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b04      	cmp	r3, #4
 8003174:	d002      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x40>
 8003176:	2b08      	cmp	r3, #8
 8003178:	d003      	beq.n	8003182 <HAL_RCC_GetSysClockFreq+0x46>
 800317a:	e02d      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800317c:	4b1d      	ldr	r3, [pc, #116]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800317e:	623b      	str	r3, [r7, #32]
      break;
 8003180:	e02d      	b.n	80031de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	0c9b      	lsrs	r3, r3, #18
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800318e:	4413      	add	r3, r2
 8003190:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003194:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d013      	beq.n	80031c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031a0:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	0c5b      	lsrs	r3, r3, #17
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80031ae:	4413      	add	r3, r2
 80031b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80031b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	4a0e      	ldr	r2, [pc, #56]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031ba:	fb02 f203 	mul.w	r2, r2, r3
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
 80031c6:	e004      	b.n	80031d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	4a0b      	ldr	r2, [pc, #44]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031cc:	fb02 f303 	mul.w	r3, r2, r3
 80031d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80031d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d4:	623b      	str	r3, [r7, #32]
      break;
 80031d6:	e002      	b.n	80031de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031da:	623b      	str	r3, [r7, #32]
      break;
 80031dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031de:	6a3b      	ldr	r3, [r7, #32]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3728      	adds	r7, #40	; 0x28
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc90      	pop	{r4, r7}
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	0800a1e8 	.word	0x0800a1e8
 80031f0:	40021000 	.word	0x40021000
 80031f4:	007a1200 	.word	0x007a1200
 80031f8:	003d0900 	.word	0x003d0900

080031fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003200:	4b02      	ldr	r3, [pc, #8]	; (800320c <HAL_RCC_GetHCLKFreq+0x10>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr
 800320c:	20000010 	.word	0x20000010

08003210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003214:	f7ff fff2 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b05      	ldr	r3, [pc, #20]	; (8003230 <HAL_RCC_GetPCLK1Freq+0x20>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0a1b      	lsrs	r3, r3, #8
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	4903      	ldr	r1, [pc, #12]	; (8003234 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800322c:	4618      	mov	r0, r3
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40021000 	.word	0x40021000
 8003234:	0800a20c 	.word	0x0800a20c

08003238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800323c:	f7ff ffde 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 8003240:	4602      	mov	r2, r0
 8003242:	4b05      	ldr	r3, [pc, #20]	; (8003258 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	0adb      	lsrs	r3, r3, #11
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	4903      	ldr	r1, [pc, #12]	; (800325c <HAL_RCC_GetPCLK2Freq+0x24>)
 800324e:	5ccb      	ldrb	r3, [r1, r3]
 8003250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003254:	4618      	mov	r0, r3
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40021000 	.word	0x40021000
 800325c:	0800a20c 	.word	0x0800a20c

08003260 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <RCC_Delay+0x34>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <RCC_Delay+0x38>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	0a5b      	lsrs	r3, r3, #9
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800327c:	bf00      	nop
  }
  while (Delay --);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1e5a      	subs	r2, r3, #1
 8003282:	60fa      	str	r2, [r7, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1f9      	bne.n	800327c <RCC_Delay+0x1c>
}
 8003288:	bf00      	nop
 800328a:	bf00      	nop
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr
 8003294:	20000010 	.word	0x20000010
 8003298:	10624dd3 	.word	0x10624dd3

0800329c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e03f      	b.n	800332e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d106      	bne.n	80032c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7fe fca4 	bl	8001c10 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2224      	movs	r2, #36	; 0x24
 80032cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 fae3 	bl	80038ac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003304:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003314:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2220      	movs	r2, #32
 8003320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	4613      	mov	r3, r2
 8003342:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b20      	cmp	r3, #32
 800334e:	d130      	bne.n	80033b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d002      	beq.n	800335c <HAL_UART_Transmit_IT+0x26>
 8003356:	88fb      	ldrh	r3, [r7, #6]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e029      	b.n	80033b4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003366:	2b01      	cmp	r3, #1
 8003368:	d101      	bne.n	800336e <HAL_UART_Transmit_IT+0x38>
 800336a:	2302      	movs	r3, #2
 800336c:	e022      	b.n	80033b4 <HAL_UART_Transmit_IT+0x7e>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	88fa      	ldrh	r2, [r7, #6]
 8003380:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	88fa      	ldrh	r2, [r7, #6]
 8003386:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2221      	movs	r2, #33	; 0x21
 8003392:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	e000      	b.n	80033b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80033b2:	2302      	movs	r3, #2
  }
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr

080033be <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033be:	b480      	push	{r7}
 80033c0:	b085      	sub	sp, #20
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	4613      	mov	r3, r2
 80033ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b20      	cmp	r3, #32
 80033d6:	d140      	bne.n	800345a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <HAL_UART_Receive_IT+0x26>
 80033de:	88fb      	ldrh	r3, [r7, #6]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e039      	b.n	800345c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_UART_Receive_IT+0x38>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e032      	b.n	800345c <HAL_UART_Receive_IT+0x9e>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	88fa      	ldrh	r2, [r7, #6]
 8003408:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	88fa      	ldrh	r2, [r7, #6]
 800340e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2222      	movs	r2, #34	; 0x22
 800341a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003434:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 0220 	orr.w	r2, r2, #32
 8003454:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003456:	2300      	movs	r3, #0
 8003458:	e000      	b.n	800345c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800345a:	2302      	movs	r3, #2
  }
}
 800345c:	4618      	mov	r0, r3
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
	...

08003468 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003488:	2300      	movs	r3, #0
 800348a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800348c:	2300      	movs	r3, #0
 800348e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10d      	bne.n	80034ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_UART_IRQHandler+0x52>
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f979 	bl	80037aa <UART_Receive_IT>
      return;
 80034b8:	e0cb      	b.n	8003652 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80ab 	beq.w	8003618 <HAL_UART_IRQHandler+0x1b0>
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d105      	bne.n	80034d8 <HAL_UART_IRQHandler+0x70>
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 80a0 	beq.w	8003618 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <HAL_UART_IRQHandler+0x90>
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <HAL_UART_IRQHandler+0xb0>
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d005      	beq.n	8003518 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003510:	f043 0202 	orr.w	r2, r3, #2
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_UART_IRQHandler+0xd0>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d005      	beq.n	8003538 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003530:	f043 0204 	orr.w	r2, r3, #4
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00a      	beq.n	8003558 <HAL_UART_IRQHandler+0xf0>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003550:	f043 0208 	orr.w	r2, r3, #8
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355c:	2b00      	cmp	r3, #0
 800355e:	d077      	beq.n	8003650 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_UART_IRQHandler+0x112>
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d002      	beq.n	800357a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f918 	bl	80037aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003584:	2b00      	cmp	r3, #0
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d102      	bne.n	80035a2 <HAL_UART_IRQHandler+0x13a>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d031      	beq.n	8003606 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f863 	bl	800366e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d023      	beq.n	80035fe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	695a      	ldr	r2, [r3, #20]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035c4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d013      	beq.n	80035f6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d2:	4a21      	ldr	r2, [pc, #132]	; (8003658 <HAL_UART_IRQHandler+0x1f0>)
 80035d4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff f832 	bl	8002644 <HAL_DMA_Abort_IT>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d016      	beq.n	8003614 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035f0:	4610      	mov	r0, r2
 80035f2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f4:	e00e      	b.n	8003614 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fe fbe2 	bl	8001dc0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035fc:	e00a      	b.n	8003614 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f7fe fbde 	bl	8001dc0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003604:	e006      	b.n	8003614 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7fe fbda 	bl	8001dc0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003612:	e01d      	b.n	8003650 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003614:	bf00      	nop
    return;
 8003616:	e01b      	b.n	8003650 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361e:	2b00      	cmp	r3, #0
 8003620:	d008      	beq.n	8003634 <HAL_UART_IRQHandler+0x1cc>
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f84f 	bl	80036d0 <UART_Transmit_IT>
    return;
 8003632:	e00e      	b.n	8003652 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	d009      	beq.n	8003652 <HAL_UART_IRQHandler+0x1ea>
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003644:	2b00      	cmp	r3, #0
 8003646:	d004      	beq.n	8003652 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f896 	bl	800377a <UART_EndTransmit_IT>
    return;
 800364e:	e000      	b.n	8003652 <HAL_UART_IRQHandler+0x1ea>
    return;
 8003650:	bf00      	nop
  }
}
 8003652:	3720      	adds	r7, #32
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	080036a9 	.word	0x080036a9

0800365c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr

0800366e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68da      	ldr	r2, [r3, #12]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003684:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695a      	ldr	r2, [r3, #20]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2220      	movs	r2, #32
 800369a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr

080036a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f7fe fb7c 	bl	8001dc0 <HAL_UART_ErrorCallback>
}
 80036c8:	bf00      	nop
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b21      	cmp	r3, #33	; 0x21
 80036e2:	d144      	bne.n	800376e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ec:	d11a      	bne.n	8003724 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003702:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d105      	bne.n	8003718 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	1c9a      	adds	r2, r3, #2
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	621a      	str	r2, [r3, #32]
 8003716:	e00e      	b.n	8003736 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	1c5a      	adds	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	621a      	str	r2, [r3, #32]
 8003722:	e008      	b.n	8003736 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	1c59      	adds	r1, r3, #1
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6211      	str	r1, [r2, #32]
 800372e:	781a      	ldrb	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29b      	uxth	r3, r3
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	4619      	mov	r1, r3
 8003744:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10f      	bne.n	800376a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003758:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003768:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	e000      	b.n	8003770 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800376e:	2302      	movs	r3, #2
  }
}
 8003770:	4618      	mov	r0, r3
 8003772:	3714      	adds	r7, #20
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr

0800377a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b082      	sub	sp, #8
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68da      	ldr	r2, [r3, #12]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003790:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f7ff ff5e 	bl	800365c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b084      	sub	sp, #16
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b22      	cmp	r3, #34	; 0x22
 80037bc:	d171      	bne.n	80038a2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037c6:	d123      	bne.n	8003810 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037cc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10e      	bne.n	80037f4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	b29b      	uxth	r3, r3
 80037de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ec:	1c9a      	adds	r2, r3, #2
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28
 80037f2:	e029      	b.n	8003848 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	629a      	str	r2, [r3, #40]	; 0x28
 800380e:	e01b      	b.n	8003848 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d10a      	bne.n	800382e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6858      	ldr	r0, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003822:	1c59      	adds	r1, r3, #1
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6291      	str	r1, [r2, #40]	; 0x28
 8003828:	b2c2      	uxtb	r2, r0
 800382a:	701a      	strb	r2, [r3, #0]
 800382c:	e00c      	b.n	8003848 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383a:	1c58      	adds	r0, r3, #1
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	6288      	str	r0, [r1, #40]	; 0x28
 8003840:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800384c:	b29b      	uxth	r3, r3
 800384e:	3b01      	subs	r3, #1
 8003850:	b29b      	uxth	r3, r3
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	4619      	mov	r1, r3
 8003856:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003858:	2b00      	cmp	r3, #0
 800385a:	d120      	bne.n	800389e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0220 	bic.w	r2, r2, #32
 800386a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800387a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695a      	ldr	r2, [r3, #20]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0201 	bic.w	r2, r2, #1
 800388a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7fe f969 	bl	8001b6c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800389a:	2300      	movs	r3, #0
 800389c:	e002      	b.n	80038a4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800389e:	2300      	movs	r3, #0
 80038a0:	e000      	b.n	80038a4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80038a2:	2302      	movs	r3, #2
  }
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038ac:	b5b0      	push	{r4, r5, r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038ee:	f023 030c 	bic.w	r3, r3, #12
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6812      	ldr	r2, [r2, #0]
 80038f6:	68f9      	ldr	r1, [r7, #12]
 80038f8:	430b      	orrs	r3, r1
 80038fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a6f      	ldr	r2, [pc, #444]	; (8003ad4 <UART_SetConfig+0x228>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d16b      	bne.n	80039f4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800391c:	f7ff fc8c 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 8003920:	4602      	mov	r2, r0
 8003922:	4613      	mov	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	009a      	lsls	r2, r3, #2
 800392a:	441a      	add	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	fbb2 f3f3 	udiv	r3, r2, r3
 8003936:	4a68      	ldr	r2, [pc, #416]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003938:	fba2 2303 	umull	r2, r3, r2, r3
 800393c:	095b      	lsrs	r3, r3, #5
 800393e:	011c      	lsls	r4, r3, #4
 8003940:	f7ff fc7a 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 8003944:	4602      	mov	r2, r0
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	009a      	lsls	r2, r3, #2
 800394e:	441a      	add	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	fbb2 f5f3 	udiv	r5, r2, r3
 800395a:	f7ff fc6d 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 800395e:	4602      	mov	r2, r0
 8003960:	4613      	mov	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	009a      	lsls	r2, r3, #2
 8003968:	441a      	add	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	fbb2 f3f3 	udiv	r3, r2, r3
 8003974:	4a58      	ldr	r2, [pc, #352]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	2264      	movs	r2, #100	; 0x64
 800397e:	fb02 f303 	mul.w	r3, r2, r3
 8003982:	1aeb      	subs	r3, r5, r3
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	3332      	adds	r3, #50	; 0x32
 8003988:	4a53      	ldr	r2, [pc, #332]	; (8003ad8 <UART_SetConfig+0x22c>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	095b      	lsrs	r3, r3, #5
 8003990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003994:	441c      	add	r4, r3
 8003996:	f7ff fc4f 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 800399a:	4602      	mov	r2, r0
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	009a      	lsls	r2, r3, #2
 80039a4:	441a      	add	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	fbb2 f5f3 	udiv	r5, r2, r3
 80039b0:	f7ff fc42 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 80039b4:	4602      	mov	r2, r0
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	009a      	lsls	r2, r3, #2
 80039be:	441a      	add	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ca:	4a43      	ldr	r2, [pc, #268]	; (8003ad8 <UART_SetConfig+0x22c>)
 80039cc:	fba2 2303 	umull	r2, r3, r2, r3
 80039d0:	095b      	lsrs	r3, r3, #5
 80039d2:	2264      	movs	r2, #100	; 0x64
 80039d4:	fb02 f303 	mul.w	r3, r2, r3
 80039d8:	1aeb      	subs	r3, r5, r3
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	3332      	adds	r3, #50	; 0x32
 80039de:	4a3e      	ldr	r2, [pc, #248]	; (8003ad8 <UART_SetConfig+0x22c>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	f003 020f 	and.w	r2, r3, #15
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4422      	add	r2, r4
 80039f0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80039f2:	e06a      	b.n	8003aca <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039f4:	f7ff fc0c 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 80039f8:	4602      	mov	r2, r0
 80039fa:	4613      	mov	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4413      	add	r3, r2
 8003a00:	009a      	lsls	r2, r3, #2
 8003a02:	441a      	add	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0e:	4a32      	ldr	r2, [pc, #200]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	011c      	lsls	r4, r3, #4
 8003a18:	f7ff fbfa 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	009a      	lsls	r2, r3, #2
 8003a26:	441a      	add	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a32:	f7ff fbed 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 8003a36:	4602      	mov	r2, r0
 8003a38:	4613      	mov	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009a      	lsls	r2, r3, #2
 8003a40:	441a      	add	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	2264      	movs	r2, #100	; 0x64
 8003a56:	fb02 f303 	mul.w	r3, r2, r3
 8003a5a:	1aeb      	subs	r3, r5, r3
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	3332      	adds	r3, #50	; 0x32
 8003a60:	4a1d      	ldr	r2, [pc, #116]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003a62:	fba2 2303 	umull	r2, r3, r2, r3
 8003a66:	095b      	lsrs	r3, r3, #5
 8003a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a6c:	441c      	add	r4, r3
 8003a6e:	f7ff fbcf 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 8003a72:	4602      	mov	r2, r0
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	009a      	lsls	r2, r3, #2
 8003a7c:	441a      	add	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a88:	f7ff fbc2 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4613      	mov	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	009a      	lsls	r2, r3, #2
 8003a96:	441a      	add	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa2:	4a0d      	ldr	r2, [pc, #52]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa8:	095b      	lsrs	r3, r3, #5
 8003aaa:	2264      	movs	r2, #100	; 0x64
 8003aac:	fb02 f303 	mul.w	r3, r2, r3
 8003ab0:	1aeb      	subs	r3, r5, r3
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	3332      	adds	r3, #50	; 0x32
 8003ab6:	4a08      	ldr	r2, [pc, #32]	; (8003ad8 <UART_SetConfig+0x22c>)
 8003ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8003abc:	095b      	lsrs	r3, r3, #5
 8003abe:	f003 020f 	and.w	r2, r3, #15
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4422      	add	r2, r4
 8003ac8:	609a      	str	r2, [r3, #8]
}
 8003aca:	bf00      	nop
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40013800 	.word	0x40013800
 8003ad8:	51eb851f 	.word	0x51eb851f

08003adc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003adc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003ade:	e003      	b.n	8003ae8 <LoopCopyDataInit>

08003ae0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003ae0:	4b12      	ldr	r3, [pc, #72]	; (8003b2c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8003ae2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003ae4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003ae6:	3104      	adds	r1, #4

08003ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003ae8:	4811      	ldr	r0, [pc, #68]	; (8003b30 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8003aea:	4b12      	ldr	r3, [pc, #72]	; (8003b34 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8003aec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003aee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003af0:	d3f6      	bcc.n	8003ae0 <CopyDataInit>
  ldr r2, =_sbss
 8003af2:	4a11      	ldr	r2, [pc, #68]	; (8003b38 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8003af4:	e002      	b.n	8003afc <LoopFillZerobss>

08003af6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003af6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003af8:	f842 3b04 	str.w	r3, [r2], #4

08003afc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003afc:	4b0f      	ldr	r3, [pc, #60]	; (8003b3c <LoopPaintStack+0x30>)
  cmp r2, r3
 8003afe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003b00:	d3f9      	bcc.n	8003af6 <FillZerobss>

  ldr r3, =0x55555555
 8003b02:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8003b06:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8003b0a:	4a0c      	ldr	r2, [pc, #48]	; (8003b3c <LoopPaintStack+0x30>)

08003b0c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8003b0c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8003b10:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8003b12:	d1fb      	bne.n	8003b0c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b14:	f7fe fafe 	bl	8002114 <SystemInit>
    bl  SystemCoreClockUpdate
 8003b18:	f7fe fb30 	bl	800217c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8003b1c:	f7fd faf4 	bl	8001108 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8003b20:	f000 f816 	bl	8003b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b24:	f7fd f93e 	bl	8000da4 <main>
  b Infinite_Loop
 8003b28:	f000 b80a 	b.w	8003b40 <Default_Handler>
  ldr r3, =_sidata
 8003b2c:	0800a5e8 	.word	0x0800a5e8
  ldr r0, =_sdata
 8003b30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003b34:	200009c8 	.word	0x200009c8
  ldr r2, =_sbss
 8003b38:	200009c8 	.word	0x200009c8
  ldr r3, = _ebss
 8003b3c:	20000ecc 	.word	0x20000ecc

08003b40 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b40:	e7fe      	b.n	8003b40 <Default_Handler>
	...

08003b44 <__errno>:
 8003b44:	4b01      	ldr	r3, [pc, #4]	; (8003b4c <__errno+0x8>)
 8003b46:	6818      	ldr	r0, [r3, #0]
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	2000001c 	.word	0x2000001c

08003b50 <__libc_init_array>:
 8003b50:	b570      	push	{r4, r5, r6, lr}
 8003b52:	2600      	movs	r6, #0
 8003b54:	4d0c      	ldr	r5, [pc, #48]	; (8003b88 <__libc_init_array+0x38>)
 8003b56:	4c0d      	ldr	r4, [pc, #52]	; (8003b8c <__libc_init_array+0x3c>)
 8003b58:	1b64      	subs	r4, r4, r5
 8003b5a:	10a4      	asrs	r4, r4, #2
 8003b5c:	42a6      	cmp	r6, r4
 8003b5e:	d109      	bne.n	8003b74 <__libc_init_array+0x24>
 8003b60:	f006 f8fa 	bl	8009d58 <_init>
 8003b64:	2600      	movs	r6, #0
 8003b66:	4d0a      	ldr	r5, [pc, #40]	; (8003b90 <__libc_init_array+0x40>)
 8003b68:	4c0a      	ldr	r4, [pc, #40]	; (8003b94 <__libc_init_array+0x44>)
 8003b6a:	1b64      	subs	r4, r4, r5
 8003b6c:	10a4      	asrs	r4, r4, #2
 8003b6e:	42a6      	cmp	r6, r4
 8003b70:	d105      	bne.n	8003b7e <__libc_init_array+0x2e>
 8003b72:	bd70      	pop	{r4, r5, r6, pc}
 8003b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b78:	4798      	blx	r3
 8003b7a:	3601      	adds	r6, #1
 8003b7c:	e7ee      	b.n	8003b5c <__libc_init_array+0xc>
 8003b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b82:	4798      	blx	r3
 8003b84:	3601      	adds	r6, #1
 8003b86:	e7f2      	b.n	8003b6e <__libc_init_array+0x1e>
 8003b88:	0800a5dc 	.word	0x0800a5dc
 8003b8c:	0800a5dc 	.word	0x0800a5dc
 8003b90:	0800a5dc 	.word	0x0800a5dc
 8003b94:	0800a5e4 	.word	0x0800a5e4

08003b98 <malloc>:
 8003b98:	4b02      	ldr	r3, [pc, #8]	; (8003ba4 <malloc+0xc>)
 8003b9a:	4601      	mov	r1, r0
 8003b9c:	6818      	ldr	r0, [r3, #0]
 8003b9e:	f000 b803 	b.w	8003ba8 <_malloc_r>
 8003ba2:	bf00      	nop
 8003ba4:	2000001c 	.word	0x2000001c

08003ba8 <_malloc_r>:
 8003ba8:	f101 030b 	add.w	r3, r1, #11
 8003bac:	2b16      	cmp	r3, #22
 8003bae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb2:	4605      	mov	r5, r0
 8003bb4:	d906      	bls.n	8003bc4 <_malloc_r+0x1c>
 8003bb6:	f033 0707 	bics.w	r7, r3, #7
 8003bba:	d504      	bpl.n	8003bc6 <_malloc_r+0x1e>
 8003bbc:	230c      	movs	r3, #12
 8003bbe:	602b      	str	r3, [r5, #0]
 8003bc0:	2400      	movs	r4, #0
 8003bc2:	e1ae      	b.n	8003f22 <_malloc_r+0x37a>
 8003bc4:	2710      	movs	r7, #16
 8003bc6:	42b9      	cmp	r1, r7
 8003bc8:	d8f8      	bhi.n	8003bbc <_malloc_r+0x14>
 8003bca:	4628      	mov	r0, r5
 8003bcc:	f000 fa36 	bl	800403c <__malloc_lock>
 8003bd0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8003bd4:	4ec3      	ldr	r6, [pc, #780]	; (8003ee4 <_malloc_r+0x33c>)
 8003bd6:	d238      	bcs.n	8003c4a <_malloc_r+0xa2>
 8003bd8:	f107 0208 	add.w	r2, r7, #8
 8003bdc:	4432      	add	r2, r6
 8003bde:	6854      	ldr	r4, [r2, #4]
 8003be0:	f1a2 0108 	sub.w	r1, r2, #8
 8003be4:	428c      	cmp	r4, r1
 8003be6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8003bea:	d102      	bne.n	8003bf2 <_malloc_r+0x4a>
 8003bec:	68d4      	ldr	r4, [r2, #12]
 8003bee:	42a2      	cmp	r2, r4
 8003bf0:	d010      	beq.n	8003c14 <_malloc_r+0x6c>
 8003bf2:	6863      	ldr	r3, [r4, #4]
 8003bf4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003bf8:	f023 0303 	bic.w	r3, r3, #3
 8003bfc:	60ca      	str	r2, [r1, #12]
 8003bfe:	4423      	add	r3, r4
 8003c00:	6091      	str	r1, [r2, #8]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	f042 0201 	orr.w	r2, r2, #1
 8003c08:	605a      	str	r2, [r3, #4]
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	f000 fa1c 	bl	8004048 <__malloc_unlock>
 8003c10:	3408      	adds	r4, #8
 8003c12:	e186      	b.n	8003f22 <_malloc_r+0x37a>
 8003c14:	3302      	adds	r3, #2
 8003c16:	4ab4      	ldr	r2, [pc, #720]	; (8003ee8 <_malloc_r+0x340>)
 8003c18:	6934      	ldr	r4, [r6, #16]
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4294      	cmp	r4, r2
 8003c1e:	d077      	beq.n	8003d10 <_malloc_r+0x168>
 8003c20:	6860      	ldr	r0, [r4, #4]
 8003c22:	f020 0c03 	bic.w	ip, r0, #3
 8003c26:	ebac 0007 	sub.w	r0, ip, r7
 8003c2a:	280f      	cmp	r0, #15
 8003c2c:	dd48      	ble.n	8003cc0 <_malloc_r+0x118>
 8003c2e:	19e1      	adds	r1, r4, r7
 8003c30:	f040 0301 	orr.w	r3, r0, #1
 8003c34:	f047 0701 	orr.w	r7, r7, #1
 8003c38:	6067      	str	r7, [r4, #4]
 8003c3a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8003c3e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8003c42:	604b      	str	r3, [r1, #4]
 8003c44:	f844 000c 	str.w	r0, [r4, ip]
 8003c48:	e7df      	b.n	8003c0a <_malloc_r+0x62>
 8003c4a:	0a7b      	lsrs	r3, r7, #9
 8003c4c:	d02a      	beq.n	8003ca4 <_malloc_r+0xfc>
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d812      	bhi.n	8003c78 <_malloc_r+0xd0>
 8003c52:	09bb      	lsrs	r3, r7, #6
 8003c54:	3338      	adds	r3, #56	; 0x38
 8003c56:	1c5a      	adds	r2, r3, #1
 8003c58:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8003c5c:	6854      	ldr	r4, [r2, #4]
 8003c5e:	f1a2 0c08 	sub.w	ip, r2, #8
 8003c62:	4564      	cmp	r4, ip
 8003c64:	d006      	beq.n	8003c74 <_malloc_r+0xcc>
 8003c66:	6862      	ldr	r2, [r4, #4]
 8003c68:	f022 0203 	bic.w	r2, r2, #3
 8003c6c:	1bd0      	subs	r0, r2, r7
 8003c6e:	280f      	cmp	r0, #15
 8003c70:	dd1c      	ble.n	8003cac <_malloc_r+0x104>
 8003c72:	3b01      	subs	r3, #1
 8003c74:	3301      	adds	r3, #1
 8003c76:	e7ce      	b.n	8003c16 <_malloc_r+0x6e>
 8003c78:	2b14      	cmp	r3, #20
 8003c7a:	d801      	bhi.n	8003c80 <_malloc_r+0xd8>
 8003c7c:	335b      	adds	r3, #91	; 0x5b
 8003c7e:	e7ea      	b.n	8003c56 <_malloc_r+0xae>
 8003c80:	2b54      	cmp	r3, #84	; 0x54
 8003c82:	d802      	bhi.n	8003c8a <_malloc_r+0xe2>
 8003c84:	0b3b      	lsrs	r3, r7, #12
 8003c86:	336e      	adds	r3, #110	; 0x6e
 8003c88:	e7e5      	b.n	8003c56 <_malloc_r+0xae>
 8003c8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003c8e:	d802      	bhi.n	8003c96 <_malloc_r+0xee>
 8003c90:	0bfb      	lsrs	r3, r7, #15
 8003c92:	3377      	adds	r3, #119	; 0x77
 8003c94:	e7df      	b.n	8003c56 <_malloc_r+0xae>
 8003c96:	f240 5254 	movw	r2, #1364	; 0x554
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d804      	bhi.n	8003ca8 <_malloc_r+0x100>
 8003c9e:	0cbb      	lsrs	r3, r7, #18
 8003ca0:	337c      	adds	r3, #124	; 0x7c
 8003ca2:	e7d8      	b.n	8003c56 <_malloc_r+0xae>
 8003ca4:	233f      	movs	r3, #63	; 0x3f
 8003ca6:	e7d6      	b.n	8003c56 <_malloc_r+0xae>
 8003ca8:	237e      	movs	r3, #126	; 0x7e
 8003caa:	e7d4      	b.n	8003c56 <_malloc_r+0xae>
 8003cac:	2800      	cmp	r0, #0
 8003cae:	68e1      	ldr	r1, [r4, #12]
 8003cb0:	db04      	blt.n	8003cbc <_malloc_r+0x114>
 8003cb2:	68a3      	ldr	r3, [r4, #8]
 8003cb4:	60d9      	str	r1, [r3, #12]
 8003cb6:	608b      	str	r3, [r1, #8]
 8003cb8:	18a3      	adds	r3, r4, r2
 8003cba:	e7a2      	b.n	8003c02 <_malloc_r+0x5a>
 8003cbc:	460c      	mov	r4, r1
 8003cbe:	e7d0      	b.n	8003c62 <_malloc_r+0xba>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003cc6:	db07      	blt.n	8003cd8 <_malloc_r+0x130>
 8003cc8:	44a4      	add	ip, r4
 8003cca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	f8cc 3004 	str.w	r3, [ip, #4]
 8003cd6:	e798      	b.n	8003c0a <_malloc_r+0x62>
 8003cd8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8003cdc:	6870      	ldr	r0, [r6, #4]
 8003cde:	f080 809e 	bcs.w	8003e1e <_malloc_r+0x276>
 8003ce2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8003ce6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8003cea:	f04f 0c01 	mov.w	ip, #1
 8003cee:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003cf2:	ea4c 0000 	orr.w	r0, ip, r0
 8003cf6:	3201      	adds	r2, #1
 8003cf8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8003cfc:	6070      	str	r0, [r6, #4]
 8003cfe:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8003d02:	3808      	subs	r0, #8
 8003d04:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8003d08:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8003d0c:	f8cc 400c 	str.w	r4, [ip, #12]
 8003d10:	2001      	movs	r0, #1
 8003d12:	109a      	asrs	r2, r3, #2
 8003d14:	fa00 f202 	lsl.w	r2, r0, r2
 8003d18:	6870      	ldr	r0, [r6, #4]
 8003d1a:	4290      	cmp	r0, r2
 8003d1c:	d326      	bcc.n	8003d6c <_malloc_r+0x1c4>
 8003d1e:	4210      	tst	r0, r2
 8003d20:	d106      	bne.n	8003d30 <_malloc_r+0x188>
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	0052      	lsls	r2, r2, #1
 8003d28:	4210      	tst	r0, r2
 8003d2a:	f103 0304 	add.w	r3, r3, #4
 8003d2e:	d0fa      	beq.n	8003d26 <_malloc_r+0x17e>
 8003d30:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8003d34:	46c1      	mov	r9, r8
 8003d36:	469e      	mov	lr, r3
 8003d38:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003d3c:	454c      	cmp	r4, r9
 8003d3e:	f040 80b3 	bne.w	8003ea8 <_malloc_r+0x300>
 8003d42:	f10e 0e01 	add.w	lr, lr, #1
 8003d46:	f01e 0f03 	tst.w	lr, #3
 8003d4a:	f109 0908 	add.w	r9, r9, #8
 8003d4e:	d1f3      	bne.n	8003d38 <_malloc_r+0x190>
 8003d50:	0798      	lsls	r0, r3, #30
 8003d52:	f040 80ec 	bne.w	8003f2e <_malloc_r+0x386>
 8003d56:	6873      	ldr	r3, [r6, #4]
 8003d58:	ea23 0302 	bic.w	r3, r3, r2
 8003d5c:	6073      	str	r3, [r6, #4]
 8003d5e:	6870      	ldr	r0, [r6, #4]
 8003d60:	0052      	lsls	r2, r2, #1
 8003d62:	4290      	cmp	r0, r2
 8003d64:	d302      	bcc.n	8003d6c <_malloc_r+0x1c4>
 8003d66:	2a00      	cmp	r2, #0
 8003d68:	f040 80ed 	bne.w	8003f46 <_malloc_r+0x39e>
 8003d6c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8003d70:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003d74:	f021 0903 	bic.w	r9, r1, #3
 8003d78:	45b9      	cmp	r9, r7
 8003d7a:	d304      	bcc.n	8003d86 <_malloc_r+0x1de>
 8003d7c:	eba9 0207 	sub.w	r2, r9, r7
 8003d80:	2a0f      	cmp	r2, #15
 8003d82:	f300 8148 	bgt.w	8004016 <_malloc_r+0x46e>
 8003d86:	4a59      	ldr	r2, [pc, #356]	; (8003eec <_malloc_r+0x344>)
 8003d88:	eb0b 0309 	add.w	r3, fp, r9
 8003d8c:	6811      	ldr	r1, [r2, #0]
 8003d8e:	2008      	movs	r0, #8
 8003d90:	3110      	adds	r1, #16
 8003d92:	4439      	add	r1, r7
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	9100      	str	r1, [sp, #0]
 8003d98:	f001 fbfc 	bl	8005594 <sysconf>
 8003d9c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8003da0:	4680      	mov	r8, r0
 8003da2:	4a53      	ldr	r2, [pc, #332]	; (8003ef0 <_malloc_r+0x348>)
 8003da4:	6810      	ldr	r0, [r2, #0]
 8003da6:	3001      	adds	r0, #1
 8003da8:	bf1f      	itttt	ne
 8003daa:	f101 31ff 	addne.w	r1, r1, #4294967295
 8003dae:	4441      	addne	r1, r8
 8003db0:	f1c8 0000 	rsbne	r0, r8, #0
 8003db4:	4001      	andne	r1, r0
 8003db6:	4628      	mov	r0, r5
 8003db8:	e9cd 1300 	strd	r1, r3, [sp]
 8003dbc:	f7fd fa40 	bl	8001240 <_sbrk_r>
 8003dc0:	1c42      	adds	r2, r0, #1
 8003dc2:	4604      	mov	r4, r0
 8003dc4:	f000 80fb 	beq.w	8003fbe <_malloc_r+0x416>
 8003dc8:	9b01      	ldr	r3, [sp, #4]
 8003dca:	9900      	ldr	r1, [sp, #0]
 8003dcc:	4283      	cmp	r3, r0
 8003dce:	4a48      	ldr	r2, [pc, #288]	; (8003ef0 <_malloc_r+0x348>)
 8003dd0:	d902      	bls.n	8003dd8 <_malloc_r+0x230>
 8003dd2:	45b3      	cmp	fp, r6
 8003dd4:	f040 80f3 	bne.w	8003fbe <_malloc_r+0x416>
 8003dd8:	f8df a120 	ldr.w	sl, [pc, #288]	; 8003efc <_malloc_r+0x354>
 8003ddc:	42a3      	cmp	r3, r4
 8003dde:	f8da 0000 	ldr.w	r0, [sl]
 8003de2:	f108 3cff 	add.w	ip, r8, #4294967295
 8003de6:	eb00 0e01 	add.w	lr, r0, r1
 8003dea:	f8ca e000 	str.w	lr, [sl]
 8003dee:	f040 80ac 	bne.w	8003f4a <_malloc_r+0x3a2>
 8003df2:	ea13 0f0c 	tst.w	r3, ip
 8003df6:	f040 80a8 	bne.w	8003f4a <_malloc_r+0x3a2>
 8003dfa:	68b3      	ldr	r3, [r6, #8]
 8003dfc:	4449      	add	r1, r9
 8003dfe:	f041 0101 	orr.w	r1, r1, #1
 8003e02:	6059      	str	r1, [r3, #4]
 8003e04:	4a3b      	ldr	r2, [pc, #236]	; (8003ef4 <_malloc_r+0x34c>)
 8003e06:	f8da 3000 	ldr.w	r3, [sl]
 8003e0a:	6811      	ldr	r1, [r2, #0]
 8003e0c:	428b      	cmp	r3, r1
 8003e0e:	bf88      	it	hi
 8003e10:	6013      	strhi	r3, [r2, #0]
 8003e12:	4a39      	ldr	r2, [pc, #228]	; (8003ef8 <_malloc_r+0x350>)
 8003e14:	6811      	ldr	r1, [r2, #0]
 8003e16:	428b      	cmp	r3, r1
 8003e18:	bf88      	it	hi
 8003e1a:	6013      	strhi	r3, [r2, #0]
 8003e1c:	e0cf      	b.n	8003fbe <_malloc_r+0x416>
 8003e1e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8003e22:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8003e26:	d218      	bcs.n	8003e5a <_malloc_r+0x2b2>
 8003e28:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8003e2c:	3238      	adds	r2, #56	; 0x38
 8003e2e:	f102 0e01 	add.w	lr, r2, #1
 8003e32:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8003e36:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8003e3a:	45f0      	cmp	r8, lr
 8003e3c:	d12b      	bne.n	8003e96 <_malloc_r+0x2ee>
 8003e3e:	f04f 0c01 	mov.w	ip, #1
 8003e42:	1092      	asrs	r2, r2, #2
 8003e44:	fa0c f202 	lsl.w	r2, ip, r2
 8003e48:	4310      	orrs	r0, r2
 8003e4a:	6070      	str	r0, [r6, #4]
 8003e4c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8003e50:	f8c8 4008 	str.w	r4, [r8, #8]
 8003e54:	f8ce 400c 	str.w	r4, [lr, #12]
 8003e58:	e75a      	b.n	8003d10 <_malloc_r+0x168>
 8003e5a:	2a14      	cmp	r2, #20
 8003e5c:	d801      	bhi.n	8003e62 <_malloc_r+0x2ba>
 8003e5e:	325b      	adds	r2, #91	; 0x5b
 8003e60:	e7e5      	b.n	8003e2e <_malloc_r+0x286>
 8003e62:	2a54      	cmp	r2, #84	; 0x54
 8003e64:	d803      	bhi.n	8003e6e <_malloc_r+0x2c6>
 8003e66:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8003e6a:	326e      	adds	r2, #110	; 0x6e
 8003e6c:	e7df      	b.n	8003e2e <_malloc_r+0x286>
 8003e6e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003e72:	d803      	bhi.n	8003e7c <_malloc_r+0x2d4>
 8003e74:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8003e78:	3277      	adds	r2, #119	; 0x77
 8003e7a:	e7d8      	b.n	8003e2e <_malloc_r+0x286>
 8003e7c:	f240 5e54 	movw	lr, #1364	; 0x554
 8003e80:	4572      	cmp	r2, lr
 8003e82:	bf96      	itet	ls
 8003e84:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8003e88:	227e      	movhi	r2, #126	; 0x7e
 8003e8a:	327c      	addls	r2, #124	; 0x7c
 8003e8c:	e7cf      	b.n	8003e2e <_malloc_r+0x286>
 8003e8e:	f8de e008 	ldr.w	lr, [lr, #8]
 8003e92:	45f0      	cmp	r8, lr
 8003e94:	d005      	beq.n	8003ea2 <_malloc_r+0x2fa>
 8003e96:	f8de 2004 	ldr.w	r2, [lr, #4]
 8003e9a:	f022 0203 	bic.w	r2, r2, #3
 8003e9e:	4562      	cmp	r2, ip
 8003ea0:	d8f5      	bhi.n	8003e8e <_malloc_r+0x2e6>
 8003ea2:	f8de 800c 	ldr.w	r8, [lr, #12]
 8003ea6:	e7d1      	b.n	8003e4c <_malloc_r+0x2a4>
 8003ea8:	6860      	ldr	r0, [r4, #4]
 8003eaa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8003eae:	f020 0003 	bic.w	r0, r0, #3
 8003eb2:	eba0 0a07 	sub.w	sl, r0, r7
 8003eb6:	f1ba 0f0f 	cmp.w	sl, #15
 8003eba:	dd21      	ble.n	8003f00 <_malloc_r+0x358>
 8003ebc:	68a3      	ldr	r3, [r4, #8]
 8003ebe:	19e2      	adds	r2, r4, r7
 8003ec0:	f047 0701 	orr.w	r7, r7, #1
 8003ec4:	6067      	str	r7, [r4, #4]
 8003ec6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003eca:	f8cc 3008 	str.w	r3, [ip, #8]
 8003ece:	f04a 0301 	orr.w	r3, sl, #1
 8003ed2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003ed6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8003eda:	6053      	str	r3, [r2, #4]
 8003edc:	f844 a000 	str.w	sl, [r4, r0]
 8003ee0:	e693      	b.n	8003c0a <_malloc_r+0x62>
 8003ee2:	bf00      	nop
 8003ee4:	20000448 	.word	0x20000448
 8003ee8:	20000450 	.word	0x20000450
 8003eec:	20000e14 	.word	0x20000e14
 8003ef0:	20000850 	.word	0x20000850
 8003ef4:	20000e0c 	.word	0x20000e0c
 8003ef8:	20000e10 	.word	0x20000e10
 8003efc:	20000de4 	.word	0x20000de4
 8003f00:	f1ba 0f00 	cmp.w	sl, #0
 8003f04:	db11      	blt.n	8003f2a <_malloc_r+0x382>
 8003f06:	4420      	add	r0, r4
 8003f08:	6843      	ldr	r3, [r0, #4]
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6043      	str	r3, [r0, #4]
 8003f10:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8003f14:	4628      	mov	r0, r5
 8003f16:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003f1a:	f8cc 3008 	str.w	r3, [ip, #8]
 8003f1e:	f000 f893 	bl	8004048 <__malloc_unlock>
 8003f22:	4620      	mov	r0, r4
 8003f24:	b003      	add	sp, #12
 8003f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2a:	4664      	mov	r4, ip
 8003f2c:	e706      	b.n	8003d3c <_malloc_r+0x194>
 8003f2e:	f858 0908 	ldr.w	r0, [r8], #-8
 8003f32:	3b01      	subs	r3, #1
 8003f34:	4540      	cmp	r0, r8
 8003f36:	f43f af0b 	beq.w	8003d50 <_malloc_r+0x1a8>
 8003f3a:	e710      	b.n	8003d5e <_malloc_r+0x1b6>
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	0052      	lsls	r2, r2, #1
 8003f40:	4210      	tst	r0, r2
 8003f42:	d0fb      	beq.n	8003f3c <_malloc_r+0x394>
 8003f44:	e6f4      	b.n	8003d30 <_malloc_r+0x188>
 8003f46:	4673      	mov	r3, lr
 8003f48:	e7fa      	b.n	8003f40 <_malloc_r+0x398>
 8003f4a:	6810      	ldr	r0, [r2, #0]
 8003f4c:	3001      	adds	r0, #1
 8003f4e:	bf1b      	ittet	ne
 8003f50:	1ae3      	subne	r3, r4, r3
 8003f52:	4473      	addne	r3, lr
 8003f54:	6014      	streq	r4, [r2, #0]
 8003f56:	f8ca 3000 	strne.w	r3, [sl]
 8003f5a:	f014 0307 	ands.w	r3, r4, #7
 8003f5e:	bf0e      	itee	eq
 8003f60:	4618      	moveq	r0, r3
 8003f62:	f1c3 0008 	rsbne	r0, r3, #8
 8003f66:	1824      	addne	r4, r4, r0
 8003f68:	1862      	adds	r2, r4, r1
 8003f6a:	ea02 010c 	and.w	r1, r2, ip
 8003f6e:	4480      	add	r8, r0
 8003f70:	eba8 0801 	sub.w	r8, r8, r1
 8003f74:	ea08 080c 	and.w	r8, r8, ip
 8003f78:	4641      	mov	r1, r8
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	9301      	str	r3, [sp, #4]
 8003f7e:	9200      	str	r2, [sp, #0]
 8003f80:	f7fd f95e 	bl	8001240 <_sbrk_r>
 8003f84:	1c43      	adds	r3, r0, #1
 8003f86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f8a:	d105      	bne.n	8003f98 <_malloc_r+0x3f0>
 8003f8c:	b32b      	cbz	r3, 8003fda <_malloc_r+0x432>
 8003f8e:	f04f 0800 	mov.w	r8, #0
 8003f92:	f1a3 0008 	sub.w	r0, r3, #8
 8003f96:	4410      	add	r0, r2
 8003f98:	f8da 2000 	ldr.w	r2, [sl]
 8003f9c:	1b00      	subs	r0, r0, r4
 8003f9e:	4440      	add	r0, r8
 8003fa0:	4442      	add	r2, r8
 8003fa2:	f040 0001 	orr.w	r0, r0, #1
 8003fa6:	45b3      	cmp	fp, r6
 8003fa8:	60b4      	str	r4, [r6, #8]
 8003faa:	f8ca 2000 	str.w	r2, [sl]
 8003fae:	6060      	str	r0, [r4, #4]
 8003fb0:	f43f af28 	beq.w	8003e04 <_malloc_r+0x25c>
 8003fb4:	f1b9 0f0f 	cmp.w	r9, #15
 8003fb8:	d812      	bhi.n	8003fe0 <_malloc_r+0x438>
 8003fba:	2301      	movs	r3, #1
 8003fbc:	6063      	str	r3, [r4, #4]
 8003fbe:	68b3      	ldr	r3, [r6, #8]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f023 0303 	bic.w	r3, r3, #3
 8003fc6:	42bb      	cmp	r3, r7
 8003fc8:	eba3 0207 	sub.w	r2, r3, r7
 8003fcc:	d301      	bcc.n	8003fd2 <_malloc_r+0x42a>
 8003fce:	2a0f      	cmp	r2, #15
 8003fd0:	dc21      	bgt.n	8004016 <_malloc_r+0x46e>
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	f000 f838 	bl	8004048 <__malloc_unlock>
 8003fd8:	e5f2      	b.n	8003bc0 <_malloc_r+0x18>
 8003fda:	4610      	mov	r0, r2
 8003fdc:	4698      	mov	r8, r3
 8003fde:	e7db      	b.n	8003f98 <_malloc_r+0x3f0>
 8003fe0:	2205      	movs	r2, #5
 8003fe2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003fe6:	f1a9 090c 	sub.w	r9, r9, #12
 8003fea:	f029 0907 	bic.w	r9, r9, #7
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	ea43 0309 	orr.w	r3, r3, r9
 8003ff6:	f8cb 3004 	str.w	r3, [fp, #4]
 8003ffa:	f1b9 0f0f 	cmp.w	r9, #15
 8003ffe:	eb0b 0309 	add.w	r3, fp, r9
 8004002:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8004006:	f67f aefd 	bls.w	8003e04 <_malloc_r+0x25c>
 800400a:	4628      	mov	r0, r5
 800400c:	f10b 0108 	add.w	r1, fp, #8
 8004010:	f003 fda6 	bl	8007b60 <_free_r>
 8004014:	e6f6      	b.n	8003e04 <_malloc_r+0x25c>
 8004016:	68b4      	ldr	r4, [r6, #8]
 8004018:	f047 0301 	orr.w	r3, r7, #1
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	4427      	add	r7, r4
 8004022:	6063      	str	r3, [r4, #4]
 8004024:	60b7      	str	r7, [r6, #8]
 8004026:	607a      	str	r2, [r7, #4]
 8004028:	e5ef      	b.n	8003c0a <_malloc_r+0x62>
 800402a:	bf00      	nop

0800402c <memset>:
 800402c:	4603      	mov	r3, r0
 800402e:	4402      	add	r2, r0
 8004030:	4293      	cmp	r3, r2
 8004032:	d100      	bne.n	8004036 <memset+0xa>
 8004034:	4770      	bx	lr
 8004036:	f803 1b01 	strb.w	r1, [r3], #1
 800403a:	e7f9      	b.n	8004030 <memset+0x4>

0800403c <__malloc_lock>:
 800403c:	4801      	ldr	r0, [pc, #4]	; (8004044 <__malloc_lock+0x8>)
 800403e:	f003 bfbf 	b.w	8007fc0 <__retarget_lock_acquire_recursive>
 8004042:	bf00      	nop
 8004044:	20000ec0 	.word	0x20000ec0

08004048 <__malloc_unlock>:
 8004048:	4801      	ldr	r0, [pc, #4]	; (8004050 <__malloc_unlock+0x8>)
 800404a:	f003 bfba 	b.w	8007fc2 <__retarget_lock_release_recursive>
 800404e:	bf00      	nop
 8004050:	20000ec0 	.word	0x20000ec0

08004054 <printf>:
 8004054:	b40f      	push	{r0, r1, r2, r3}
 8004056:	b507      	push	{r0, r1, r2, lr}
 8004058:	4906      	ldr	r1, [pc, #24]	; (8004074 <printf+0x20>)
 800405a:	ab04      	add	r3, sp, #16
 800405c:	6808      	ldr	r0, [r1, #0]
 800405e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004062:	6881      	ldr	r1, [r0, #8]
 8004064:	9301      	str	r3, [sp, #4]
 8004066:	f001 faa3 	bl	80055b0 <_vfprintf_r>
 800406a:	b003      	add	sp, #12
 800406c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004070:	b004      	add	sp, #16
 8004072:	4770      	bx	lr
 8004074:	2000001c 	.word	0x2000001c

08004078 <setvbuf>:
 8004078:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800407c:	461d      	mov	r5, r3
 800407e:	4b59      	ldr	r3, [pc, #356]	; (80041e4 <setvbuf+0x16c>)
 8004080:	4604      	mov	r4, r0
 8004082:	681f      	ldr	r7, [r3, #0]
 8004084:	460e      	mov	r6, r1
 8004086:	4690      	mov	r8, r2
 8004088:	b127      	cbz	r7, 8004094 <setvbuf+0x1c>
 800408a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408c:	b913      	cbnz	r3, 8004094 <setvbuf+0x1c>
 800408e:	4638      	mov	r0, r7
 8004090:	f003 fcd6 	bl	8007a40 <__sinit>
 8004094:	f1b8 0f02 	cmp.w	r8, #2
 8004098:	d006      	beq.n	80040a8 <setvbuf+0x30>
 800409a:	f1b8 0f01 	cmp.w	r8, #1
 800409e:	f200 809b 	bhi.w	80041d8 <setvbuf+0x160>
 80040a2:	2d00      	cmp	r5, #0
 80040a4:	f2c0 8098 	blt.w	80041d8 <setvbuf+0x160>
 80040a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040aa:	07db      	lsls	r3, r3, #31
 80040ac:	d405      	bmi.n	80040ba <setvbuf+0x42>
 80040ae:	89a3      	ldrh	r3, [r4, #12]
 80040b0:	0598      	lsls	r0, r3, #22
 80040b2:	d402      	bmi.n	80040ba <setvbuf+0x42>
 80040b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040b6:	f003 ff83 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 80040ba:	4621      	mov	r1, r4
 80040bc:	4638      	mov	r0, r7
 80040be:	f003 fc53 	bl	8007968 <_fflush_r>
 80040c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80040c4:	b141      	cbz	r1, 80040d8 <setvbuf+0x60>
 80040c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80040ca:	4299      	cmp	r1, r3
 80040cc:	d002      	beq.n	80040d4 <setvbuf+0x5c>
 80040ce:	4638      	mov	r0, r7
 80040d0:	f003 fd46 	bl	8007b60 <_free_r>
 80040d4:	2300      	movs	r3, #0
 80040d6:	6323      	str	r3, [r4, #48]	; 0x30
 80040d8:	2300      	movs	r3, #0
 80040da:	61a3      	str	r3, [r4, #24]
 80040dc:	6063      	str	r3, [r4, #4]
 80040de:	89a3      	ldrh	r3, [r4, #12]
 80040e0:	0619      	lsls	r1, r3, #24
 80040e2:	d503      	bpl.n	80040ec <setvbuf+0x74>
 80040e4:	4638      	mov	r0, r7
 80040e6:	6921      	ldr	r1, [r4, #16]
 80040e8:	f003 fd3a 	bl	8007b60 <_free_r>
 80040ec:	89a3      	ldrh	r3, [r4, #12]
 80040ee:	f1b8 0f02 	cmp.w	r8, #2
 80040f2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80040f6:	f023 0303 	bic.w	r3, r3, #3
 80040fa:	81a3      	strh	r3, [r4, #12]
 80040fc:	d068      	beq.n	80041d0 <setvbuf+0x158>
 80040fe:	ab01      	add	r3, sp, #4
 8004100:	466a      	mov	r2, sp
 8004102:	4621      	mov	r1, r4
 8004104:	4638      	mov	r0, r7
 8004106:	f003 ff5d 	bl	8007fc4 <__swhatbuf_r>
 800410a:	89a3      	ldrh	r3, [r4, #12]
 800410c:	4318      	orrs	r0, r3
 800410e:	81a0      	strh	r0, [r4, #12]
 8004110:	bb35      	cbnz	r5, 8004160 <setvbuf+0xe8>
 8004112:	9d00      	ldr	r5, [sp, #0]
 8004114:	4628      	mov	r0, r5
 8004116:	f7ff fd3f 	bl	8003b98 <malloc>
 800411a:	4606      	mov	r6, r0
 800411c:	2800      	cmp	r0, #0
 800411e:	d152      	bne.n	80041c6 <setvbuf+0x14e>
 8004120:	f8dd 9000 	ldr.w	r9, [sp]
 8004124:	45a9      	cmp	r9, r5
 8004126:	d147      	bne.n	80041b8 <setvbuf+0x140>
 8004128:	f04f 35ff 	mov.w	r5, #4294967295
 800412c:	2200      	movs	r2, #0
 800412e:	60a2      	str	r2, [r4, #8]
 8004130:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004134:	6022      	str	r2, [r4, #0]
 8004136:	6122      	str	r2, [r4, #16]
 8004138:	2201      	movs	r2, #1
 800413a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800413e:	6162      	str	r2, [r4, #20]
 8004140:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004142:	f043 0302 	orr.w	r3, r3, #2
 8004146:	07d2      	lsls	r2, r2, #31
 8004148:	81a3      	strh	r3, [r4, #12]
 800414a:	d405      	bmi.n	8004158 <setvbuf+0xe0>
 800414c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004150:	d102      	bne.n	8004158 <setvbuf+0xe0>
 8004152:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004154:	f003 ff35 	bl	8007fc2 <__retarget_lock_release_recursive>
 8004158:	4628      	mov	r0, r5
 800415a:	b003      	add	sp, #12
 800415c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004160:	2e00      	cmp	r6, #0
 8004162:	d0d7      	beq.n	8004114 <setvbuf+0x9c>
 8004164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004166:	b913      	cbnz	r3, 800416e <setvbuf+0xf6>
 8004168:	4638      	mov	r0, r7
 800416a:	f003 fc69 	bl	8007a40 <__sinit>
 800416e:	9b00      	ldr	r3, [sp, #0]
 8004170:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004174:	42ab      	cmp	r3, r5
 8004176:	bf18      	it	ne
 8004178:	89a3      	ldrhne	r3, [r4, #12]
 800417a:	6026      	str	r6, [r4, #0]
 800417c:	bf1c      	itt	ne
 800417e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004182:	81a3      	strhne	r3, [r4, #12]
 8004184:	f1b8 0f01 	cmp.w	r8, #1
 8004188:	bf02      	ittt	eq
 800418a:	89a3      	ldrheq	r3, [r4, #12]
 800418c:	f043 0301 	orreq.w	r3, r3, #1
 8004190:	81a3      	strheq	r3, [r4, #12]
 8004192:	89a2      	ldrh	r2, [r4, #12]
 8004194:	f012 0308 	ands.w	r3, r2, #8
 8004198:	d01c      	beq.n	80041d4 <setvbuf+0x15c>
 800419a:	07d3      	lsls	r3, r2, #31
 800419c:	bf41      	itttt	mi
 800419e:	2300      	movmi	r3, #0
 80041a0:	426d      	negmi	r5, r5
 80041a2:	60a3      	strmi	r3, [r4, #8]
 80041a4:	61a5      	strmi	r5, [r4, #24]
 80041a6:	bf58      	it	pl
 80041a8:	60a5      	strpl	r5, [r4, #8]
 80041aa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80041ac:	f015 0501 	ands.w	r5, r5, #1
 80041b0:	d115      	bne.n	80041de <setvbuf+0x166>
 80041b2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80041b6:	e7cb      	b.n	8004150 <setvbuf+0xd8>
 80041b8:	4648      	mov	r0, r9
 80041ba:	f7ff fced 	bl	8003b98 <malloc>
 80041be:	4606      	mov	r6, r0
 80041c0:	2800      	cmp	r0, #0
 80041c2:	d0b1      	beq.n	8004128 <setvbuf+0xb0>
 80041c4:	464d      	mov	r5, r9
 80041c6:	89a3      	ldrh	r3, [r4, #12]
 80041c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041cc:	81a3      	strh	r3, [r4, #12]
 80041ce:	e7c9      	b.n	8004164 <setvbuf+0xec>
 80041d0:	2500      	movs	r5, #0
 80041d2:	e7ab      	b.n	800412c <setvbuf+0xb4>
 80041d4:	60a3      	str	r3, [r4, #8]
 80041d6:	e7e8      	b.n	80041aa <setvbuf+0x132>
 80041d8:	f04f 35ff 	mov.w	r5, #4294967295
 80041dc:	e7bc      	b.n	8004158 <setvbuf+0xe0>
 80041de:	2500      	movs	r5, #0
 80041e0:	e7ba      	b.n	8004158 <setvbuf+0xe0>
 80041e2:	bf00      	nop
 80041e4:	2000001c 	.word	0x2000001c

080041e8 <_svfprintf_r>:
 80041e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ec:	b0d3      	sub	sp, #332	; 0x14c
 80041ee:	468b      	mov	fp, r1
 80041f0:	9207      	str	r2, [sp, #28]
 80041f2:	461e      	mov	r6, r3
 80041f4:	4681      	mov	r9, r0
 80041f6:	f003 fedd 	bl	8007fb4 <_localeconv_r>
 80041fa:	6803      	ldr	r3, [r0, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	9318      	str	r3, [sp, #96]	; 0x60
 8004200:	f7fb ffa6 	bl	8000150 <strlen>
 8004204:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004208:	9012      	str	r0, [sp, #72]	; 0x48
 800420a:	061a      	lsls	r2, r3, #24
 800420c:	d518      	bpl.n	8004240 <_svfprintf_r+0x58>
 800420e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004212:	b9ab      	cbnz	r3, 8004240 <_svfprintf_r+0x58>
 8004214:	2140      	movs	r1, #64	; 0x40
 8004216:	4648      	mov	r0, r9
 8004218:	f7ff fcc6 	bl	8003ba8 <_malloc_r>
 800421c:	f8cb 0000 	str.w	r0, [fp]
 8004220:	f8cb 0010 	str.w	r0, [fp, #16]
 8004224:	b948      	cbnz	r0, 800423a <_svfprintf_r+0x52>
 8004226:	230c      	movs	r3, #12
 8004228:	f8c9 3000 	str.w	r3, [r9]
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
 8004230:	9313      	str	r3, [sp, #76]	; 0x4c
 8004232:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004234:	b053      	add	sp, #332	; 0x14c
 8004236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800423a:	2340      	movs	r3, #64	; 0x40
 800423c:	f8cb 3014 	str.w	r3, [fp, #20]
 8004240:	2500      	movs	r5, #0
 8004242:	2200      	movs	r2, #0
 8004244:	2300      	movs	r3, #0
 8004246:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800424a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800424e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8004252:	ac29      	add	r4, sp, #164	; 0xa4
 8004254:	9426      	str	r4, [sp, #152]	; 0x98
 8004256:	9508      	str	r5, [sp, #32]
 8004258:	950e      	str	r5, [sp, #56]	; 0x38
 800425a:	9516      	str	r5, [sp, #88]	; 0x58
 800425c:	9519      	str	r5, [sp, #100]	; 0x64
 800425e:	9513      	str	r5, [sp, #76]	; 0x4c
 8004260:	9b07      	ldr	r3, [sp, #28]
 8004262:	461d      	mov	r5, r3
 8004264:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004268:	b10a      	cbz	r2, 800426e <_svfprintf_r+0x86>
 800426a:	2a25      	cmp	r2, #37	; 0x25
 800426c:	d1f9      	bne.n	8004262 <_svfprintf_r+0x7a>
 800426e:	9b07      	ldr	r3, [sp, #28]
 8004270:	1aef      	subs	r7, r5, r3
 8004272:	d00d      	beq.n	8004290 <_svfprintf_r+0xa8>
 8004274:	e9c4 3700 	strd	r3, r7, [r4]
 8004278:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800427a:	443b      	add	r3, r7
 800427c:	9328      	str	r3, [sp, #160]	; 0xa0
 800427e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004280:	3301      	adds	r3, #1
 8004282:	2b07      	cmp	r3, #7
 8004284:	9327      	str	r3, [sp, #156]	; 0x9c
 8004286:	dc78      	bgt.n	800437a <_svfprintf_r+0x192>
 8004288:	3408      	adds	r4, #8
 800428a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800428c:	443b      	add	r3, r7
 800428e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004290:	782b      	ldrb	r3, [r5, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	f001 8142 	beq.w	800551c <_svfprintf_r+0x1334>
 8004298:	2300      	movs	r3, #0
 800429a:	f04f 38ff 	mov.w	r8, #4294967295
 800429e:	469a      	mov	sl, r3
 80042a0:	270a      	movs	r7, #10
 80042a2:	212b      	movs	r1, #43	; 0x2b
 80042a4:	3501      	adds	r5, #1
 80042a6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80042aa:	9314      	str	r3, [sp, #80]	; 0x50
 80042ac:	462a      	mov	r2, r5
 80042ae:	f812 3b01 	ldrb.w	r3, [r2], #1
 80042b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80042b4:	920f      	str	r2, [sp, #60]	; 0x3c
 80042b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042b8:	3b20      	subs	r3, #32
 80042ba:	2b5a      	cmp	r3, #90	; 0x5a
 80042bc:	f200 85a0 	bhi.w	8004e00 <_svfprintf_r+0xc18>
 80042c0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80042c4:	059e007e 	.word	0x059e007e
 80042c8:	0086059e 	.word	0x0086059e
 80042cc:	059e059e 	.word	0x059e059e
 80042d0:	0065059e 	.word	0x0065059e
 80042d4:	059e059e 	.word	0x059e059e
 80042d8:	00930089 	.word	0x00930089
 80042dc:	0090059e 	.word	0x0090059e
 80042e0:	059e0096 	.word	0x059e0096
 80042e4:	00b300b0 	.word	0x00b300b0
 80042e8:	00b300b3 	.word	0x00b300b3
 80042ec:	00b300b3 	.word	0x00b300b3
 80042f0:	00b300b3 	.word	0x00b300b3
 80042f4:	00b300b3 	.word	0x00b300b3
 80042f8:	059e059e 	.word	0x059e059e
 80042fc:	059e059e 	.word	0x059e059e
 8004300:	059e059e 	.word	0x059e059e
 8004304:	011d059e 	.word	0x011d059e
 8004308:	00e0059e 	.word	0x00e0059e
 800430c:	011d00f3 	.word	0x011d00f3
 8004310:	011d011d 	.word	0x011d011d
 8004314:	059e059e 	.word	0x059e059e
 8004318:	059e059e 	.word	0x059e059e
 800431c:	059e00c3 	.word	0x059e00c3
 8004320:	0471059e 	.word	0x0471059e
 8004324:	059e059e 	.word	0x059e059e
 8004328:	04b8059e 	.word	0x04b8059e
 800432c:	04da059e 	.word	0x04da059e
 8004330:	059e059e 	.word	0x059e059e
 8004334:	059e04f9 	.word	0x059e04f9
 8004338:	059e059e 	.word	0x059e059e
 800433c:	059e059e 	.word	0x059e059e
 8004340:	059e059e 	.word	0x059e059e
 8004344:	011d059e 	.word	0x011d059e
 8004348:	00e0059e 	.word	0x00e0059e
 800434c:	011d00f5 	.word	0x011d00f5
 8004350:	011d011d 	.word	0x011d011d
 8004354:	00f500c6 	.word	0x00f500c6
 8004358:	059e00da 	.word	0x059e00da
 800435c:	059e00d3 	.word	0x059e00d3
 8004360:	0473044e 	.word	0x0473044e
 8004364:	00da04a7 	.word	0x00da04a7
 8004368:	04b8059e 	.word	0x04b8059e
 800436c:	04dc007c 	.word	0x04dc007c
 8004370:	059e059e 	.word	0x059e059e
 8004374:	059e0516 	.word	0x059e0516
 8004378:	007c      	.short	0x007c
 800437a:	4659      	mov	r1, fp
 800437c:	4648      	mov	r0, r9
 800437e:	aa26      	add	r2, sp, #152	; 0x98
 8004380:	f004 fc2a 	bl	8008bd8 <__ssprint_r>
 8004384:	2800      	cmp	r0, #0
 8004386:	f040 8128 	bne.w	80045da <_svfprintf_r+0x3f2>
 800438a:	ac29      	add	r4, sp, #164	; 0xa4
 800438c:	e77d      	b.n	800428a <_svfprintf_r+0xa2>
 800438e:	4648      	mov	r0, r9
 8004390:	f003 fe10 	bl	8007fb4 <_localeconv_r>
 8004394:	6843      	ldr	r3, [r0, #4]
 8004396:	4618      	mov	r0, r3
 8004398:	9319      	str	r3, [sp, #100]	; 0x64
 800439a:	f7fb fed9 	bl	8000150 <strlen>
 800439e:	9016      	str	r0, [sp, #88]	; 0x58
 80043a0:	4648      	mov	r0, r9
 80043a2:	f003 fe07 	bl	8007fb4 <_localeconv_r>
 80043a6:	6883      	ldr	r3, [r0, #8]
 80043a8:	212b      	movs	r1, #43	; 0x2b
 80043aa:	930e      	str	r3, [sp, #56]	; 0x38
 80043ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80043ae:	b12b      	cbz	r3, 80043bc <_svfprintf_r+0x1d4>
 80043b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043b2:	b11b      	cbz	r3, 80043bc <_svfprintf_r+0x1d4>
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	b10b      	cbz	r3, 80043bc <_svfprintf_r+0x1d4>
 80043b8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80043bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80043be:	e775      	b.n	80042ac <_svfprintf_r+0xc4>
 80043c0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1f9      	bne.n	80043bc <_svfprintf_r+0x1d4>
 80043c8:	2320      	movs	r3, #32
 80043ca:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80043ce:	e7f5      	b.n	80043bc <_svfprintf_r+0x1d4>
 80043d0:	f04a 0a01 	orr.w	sl, sl, #1
 80043d4:	e7f2      	b.n	80043bc <_svfprintf_r+0x1d4>
 80043d6:	f856 3b04 	ldr.w	r3, [r6], #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	9314      	str	r3, [sp, #80]	; 0x50
 80043de:	daed      	bge.n	80043bc <_svfprintf_r+0x1d4>
 80043e0:	425b      	negs	r3, r3
 80043e2:	9314      	str	r3, [sp, #80]	; 0x50
 80043e4:	f04a 0a04 	orr.w	sl, sl, #4
 80043e8:	e7e8      	b.n	80043bc <_svfprintf_r+0x1d4>
 80043ea:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80043ee:	e7e5      	b.n	80043bc <_svfprintf_r+0x1d4>
 80043f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80043f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80043f6:	2b2a      	cmp	r3, #42	; 0x2a
 80043f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80043fa:	d110      	bne.n	800441e <_svfprintf_r+0x236>
 80043fc:	f856 0b04 	ldr.w	r0, [r6], #4
 8004400:	920f      	str	r2, [sp, #60]	; 0x3c
 8004402:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8004406:	e7d9      	b.n	80043bc <_svfprintf_r+0x1d4>
 8004408:	fb07 3808 	mla	r8, r7, r8, r3
 800440c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004410:	930b      	str	r3, [sp, #44]	; 0x2c
 8004412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004414:	3b30      	subs	r3, #48	; 0x30
 8004416:	2b09      	cmp	r3, #9
 8004418:	d9f6      	bls.n	8004408 <_svfprintf_r+0x220>
 800441a:	920f      	str	r2, [sp, #60]	; 0x3c
 800441c:	e74b      	b.n	80042b6 <_svfprintf_r+0xce>
 800441e:	f04f 0800 	mov.w	r8, #0
 8004422:	e7f6      	b.n	8004412 <_svfprintf_r+0x22a>
 8004424:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8004428:	e7c8      	b.n	80043bc <_svfprintf_r+0x1d4>
 800442a:	2300      	movs	r3, #0
 800442c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800442e:	9314      	str	r3, [sp, #80]	; 0x50
 8004430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004432:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004434:	3b30      	subs	r3, #48	; 0x30
 8004436:	fb07 3300 	mla	r3, r7, r0, r3
 800443a:	9314      	str	r3, [sp, #80]	; 0x50
 800443c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004440:	930b      	str	r3, [sp, #44]	; 0x2c
 8004442:	3b30      	subs	r3, #48	; 0x30
 8004444:	2b09      	cmp	r3, #9
 8004446:	d9f3      	bls.n	8004430 <_svfprintf_r+0x248>
 8004448:	e7e7      	b.n	800441a <_svfprintf_r+0x232>
 800444a:	f04a 0a08 	orr.w	sl, sl, #8
 800444e:	e7b5      	b.n	80043bc <_svfprintf_r+0x1d4>
 8004450:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	2b68      	cmp	r3, #104	; 0x68
 8004456:	bf01      	itttt	eq
 8004458:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800445a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800445e:	3301      	addeq	r3, #1
 8004460:	930f      	streq	r3, [sp, #60]	; 0x3c
 8004462:	bf18      	it	ne
 8004464:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004468:	e7a8      	b.n	80043bc <_svfprintf_r+0x1d4>
 800446a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	2b6c      	cmp	r3, #108	; 0x6c
 8004470:	d105      	bne.n	800447e <_svfprintf_r+0x296>
 8004472:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004474:	3301      	adds	r3, #1
 8004476:	930f      	str	r3, [sp, #60]	; 0x3c
 8004478:	f04a 0a20 	orr.w	sl, sl, #32
 800447c:	e79e      	b.n	80043bc <_svfprintf_r+0x1d4>
 800447e:	f04a 0a10 	orr.w	sl, sl, #16
 8004482:	e79b      	b.n	80043bc <_svfprintf_r+0x1d4>
 8004484:	4632      	mov	r2, r6
 8004486:	2000      	movs	r0, #0
 8004488:	f852 3b04 	ldr.w	r3, [r2], #4
 800448c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004490:	920a      	str	r2, [sp, #40]	; 0x28
 8004492:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004496:	ab39      	add	r3, sp, #228	; 0xe4
 8004498:	4607      	mov	r7, r0
 800449a:	f04f 0801 	mov.w	r8, #1
 800449e:	4606      	mov	r6, r0
 80044a0:	4605      	mov	r5, r0
 80044a2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80044a6:	9307      	str	r3, [sp, #28]
 80044a8:	e1a9      	b.n	80047fe <_svfprintf_r+0x616>
 80044aa:	f04a 0a10 	orr.w	sl, sl, #16
 80044ae:	f01a 0f20 	tst.w	sl, #32
 80044b2:	d011      	beq.n	80044d8 <_svfprintf_r+0x2f0>
 80044b4:	3607      	adds	r6, #7
 80044b6:	f026 0307 	bic.w	r3, r6, #7
 80044ba:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80044be:	930a      	str	r3, [sp, #40]	; 0x28
 80044c0:	2e00      	cmp	r6, #0
 80044c2:	f177 0300 	sbcs.w	r3, r7, #0
 80044c6:	da05      	bge.n	80044d4 <_svfprintf_r+0x2ec>
 80044c8:	232d      	movs	r3, #45	; 0x2d
 80044ca:	4276      	negs	r6, r6
 80044cc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80044d0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80044d4:	2301      	movs	r3, #1
 80044d6:	e377      	b.n	8004bc8 <_svfprintf_r+0x9e0>
 80044d8:	1d33      	adds	r3, r6, #4
 80044da:	f01a 0f10 	tst.w	sl, #16
 80044de:	930a      	str	r3, [sp, #40]	; 0x28
 80044e0:	d002      	beq.n	80044e8 <_svfprintf_r+0x300>
 80044e2:	6836      	ldr	r6, [r6, #0]
 80044e4:	17f7      	asrs	r7, r6, #31
 80044e6:	e7eb      	b.n	80044c0 <_svfprintf_r+0x2d8>
 80044e8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80044ec:	6836      	ldr	r6, [r6, #0]
 80044ee:	d001      	beq.n	80044f4 <_svfprintf_r+0x30c>
 80044f0:	b236      	sxth	r6, r6
 80044f2:	e7f7      	b.n	80044e4 <_svfprintf_r+0x2fc>
 80044f4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80044f8:	bf18      	it	ne
 80044fa:	b276      	sxtbne	r6, r6
 80044fc:	e7f2      	b.n	80044e4 <_svfprintf_r+0x2fc>
 80044fe:	3607      	adds	r6, #7
 8004500:	f026 0307 	bic.w	r3, r6, #7
 8004504:	4619      	mov	r1, r3
 8004506:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800450a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800450e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004512:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004516:	910a      	str	r1, [sp, #40]	; 0x28
 8004518:	f04f 32ff 	mov.w	r2, #4294967295
 800451c:	4630      	mov	r0, r6
 800451e:	4629      	mov	r1, r5
 8004520:	4b32      	ldr	r3, [pc, #200]	; (80045ec <_svfprintf_r+0x404>)
 8004522:	f7fc fa73 	bl	8000a0c <__aeabi_dcmpun>
 8004526:	bb08      	cbnz	r0, 800456c <_svfprintf_r+0x384>
 8004528:	f04f 32ff 	mov.w	r2, #4294967295
 800452c:	4630      	mov	r0, r6
 800452e:	4629      	mov	r1, r5
 8004530:	4b2e      	ldr	r3, [pc, #184]	; (80045ec <_svfprintf_r+0x404>)
 8004532:	f7fc fa4d 	bl	80009d0 <__aeabi_dcmple>
 8004536:	b9c8      	cbnz	r0, 800456c <_svfprintf_r+0x384>
 8004538:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800453c:	2200      	movs	r2, #0
 800453e:	2300      	movs	r3, #0
 8004540:	f7fc fa3c 	bl	80009bc <__aeabi_dcmplt>
 8004544:	b110      	cbz	r0, 800454c <_svfprintf_r+0x364>
 8004546:	232d      	movs	r3, #45	; 0x2d
 8004548:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800454c:	4a28      	ldr	r2, [pc, #160]	; (80045f0 <_svfprintf_r+0x408>)
 800454e:	4829      	ldr	r0, [pc, #164]	; (80045f4 <_svfprintf_r+0x40c>)
 8004550:	4613      	mov	r3, r2
 8004552:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004554:	2700      	movs	r7, #0
 8004556:	2947      	cmp	r1, #71	; 0x47
 8004558:	bfc8      	it	gt
 800455a:	4603      	movgt	r3, r0
 800455c:	f04f 0803 	mov.w	r8, #3
 8004560:	9307      	str	r3, [sp, #28]
 8004562:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004566:	463e      	mov	r6, r7
 8004568:	f000 bc24 	b.w	8004db4 <_svfprintf_r+0xbcc>
 800456c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004570:	4610      	mov	r0, r2
 8004572:	4619      	mov	r1, r3
 8004574:	f7fc fa4a 	bl	8000a0c <__aeabi_dcmpun>
 8004578:	4607      	mov	r7, r0
 800457a:	b148      	cbz	r0, 8004590 <_svfprintf_r+0x3a8>
 800457c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800457e:	4a1e      	ldr	r2, [pc, #120]	; (80045f8 <_svfprintf_r+0x410>)
 8004580:	2b00      	cmp	r3, #0
 8004582:	bfb8      	it	lt
 8004584:	232d      	movlt	r3, #45	; 0x2d
 8004586:	481d      	ldr	r0, [pc, #116]	; (80045fc <_svfprintf_r+0x414>)
 8004588:	bfb8      	it	lt
 800458a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800458e:	e7df      	b.n	8004550 <_svfprintf_r+0x368>
 8004590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004592:	f023 0320 	bic.w	r3, r3, #32
 8004596:	2b41      	cmp	r3, #65	; 0x41
 8004598:	930c      	str	r3, [sp, #48]	; 0x30
 800459a:	d131      	bne.n	8004600 <_svfprintf_r+0x418>
 800459c:	2330      	movs	r3, #48	; 0x30
 800459e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80045a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045a4:	f04a 0a02 	orr.w	sl, sl, #2
 80045a8:	2b61      	cmp	r3, #97	; 0x61
 80045aa:	bf0c      	ite	eq
 80045ac:	2378      	moveq	r3, #120	; 0x78
 80045ae:	2358      	movne	r3, #88	; 0x58
 80045b0:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80045b4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80045b8:	f340 81fa 	ble.w	80049b0 <_svfprintf_r+0x7c8>
 80045bc:	4648      	mov	r0, r9
 80045be:	f108 0101 	add.w	r1, r8, #1
 80045c2:	f7ff faf1 	bl	8003ba8 <_malloc_r>
 80045c6:	9007      	str	r0, [sp, #28]
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f040 81f4 	bne.w	80049b6 <_svfprintf_r+0x7ce>
 80045ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80045d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045d6:	f8ab 300c 	strh.w	r3, [fp, #12]
 80045da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80045de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80045e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80045e4:	bf18      	it	ne
 80045e6:	f04f 33ff 	movne.w	r3, #4294967295
 80045ea:	e621      	b.n	8004230 <_svfprintf_r+0x48>
 80045ec:	7fefffff 	.word	0x7fefffff
 80045f0:	0800a218 	.word	0x0800a218
 80045f4:	0800a21c 	.word	0x0800a21c
 80045f8:	0800a220 	.word	0x0800a220
 80045fc:	0800a224 	.word	0x0800a224
 8004600:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004604:	f000 81d9 	beq.w	80049ba <_svfprintf_r+0x7d2>
 8004608:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800460a:	2b47      	cmp	r3, #71	; 0x47
 800460c:	d105      	bne.n	800461a <_svfprintf_r+0x432>
 800460e:	f1b8 0f00 	cmp.w	r8, #0
 8004612:	d102      	bne.n	800461a <_svfprintf_r+0x432>
 8004614:	4647      	mov	r7, r8
 8004616:	f04f 0801 	mov.w	r8, #1
 800461a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800461e:	9315      	str	r3, [sp, #84]	; 0x54
 8004620:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004622:	1e1d      	subs	r5, r3, #0
 8004624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004626:	9308      	str	r3, [sp, #32]
 8004628:	bfb7      	itett	lt
 800462a:	462b      	movlt	r3, r5
 800462c:	2300      	movge	r3, #0
 800462e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8004632:	232d      	movlt	r3, #45	; 0x2d
 8004634:	931c      	str	r3, [sp, #112]	; 0x70
 8004636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004638:	2b41      	cmp	r3, #65	; 0x41
 800463a:	f040 81d7 	bne.w	80049ec <_svfprintf_r+0x804>
 800463e:	aa20      	add	r2, sp, #128	; 0x80
 8004640:	4629      	mov	r1, r5
 8004642:	9808      	ldr	r0, [sp, #32]
 8004644:	f004 fa3e 	bl	8008ac4 <frexp>
 8004648:	2200      	movs	r2, #0
 800464a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800464e:	f7fb ff43 	bl	80004d8 <__aeabi_dmul>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800465a:	2200      	movs	r2, #0
 800465c:	2300      	movs	r3, #0
 800465e:	f7fc f9a3 	bl	80009a8 <__aeabi_dcmpeq>
 8004662:	b108      	cbz	r0, 8004668 <_svfprintf_r+0x480>
 8004664:	2301      	movs	r3, #1
 8004666:	9320      	str	r3, [sp, #128]	; 0x80
 8004668:	4eb4      	ldr	r6, [pc, #720]	; (800493c <_svfprintf_r+0x754>)
 800466a:	4bb5      	ldr	r3, [pc, #724]	; (8004940 <_svfprintf_r+0x758>)
 800466c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800466e:	9d07      	ldr	r5, [sp, #28]
 8004670:	2a61      	cmp	r2, #97	; 0x61
 8004672:	bf18      	it	ne
 8004674:	461e      	movne	r6, r3
 8004676:	9617      	str	r6, [sp, #92]	; 0x5c
 8004678:	f108 36ff 	add.w	r6, r8, #4294967295
 800467c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004680:	2200      	movs	r2, #0
 8004682:	4bb0      	ldr	r3, [pc, #704]	; (8004944 <_svfprintf_r+0x75c>)
 8004684:	f7fb ff28 	bl	80004d8 <__aeabi_dmul>
 8004688:	4602      	mov	r2, r0
 800468a:	460b      	mov	r3, r1
 800468c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004690:	f7fc f9d2 	bl	8000a38 <__aeabi_d2iz>
 8004694:	901d      	str	r0, [sp, #116]	; 0x74
 8004696:	f7fb feb5 	bl	8000404 <__aeabi_i2d>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046a2:	f7fb fd61 	bl	8000168 <__aeabi_dsub>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80046ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80046b0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80046b2:	960d      	str	r6, [sp, #52]	; 0x34
 80046b4:	5c9b      	ldrb	r3, [r3, r2]
 80046b6:	f805 3b01 	strb.w	r3, [r5], #1
 80046ba:	1c73      	adds	r3, r6, #1
 80046bc:	d006      	beq.n	80046cc <_svfprintf_r+0x4e4>
 80046be:	2200      	movs	r2, #0
 80046c0:	2300      	movs	r3, #0
 80046c2:	3e01      	subs	r6, #1
 80046c4:	f7fc f970 	bl	80009a8 <__aeabi_dcmpeq>
 80046c8:	2800      	cmp	r0, #0
 80046ca:	d0d7      	beq.n	800467c <_svfprintf_r+0x494>
 80046cc:	2200      	movs	r2, #0
 80046ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046d2:	4b9d      	ldr	r3, [pc, #628]	; (8004948 <_svfprintf_r+0x760>)
 80046d4:	f7fc f990 	bl	80009f8 <__aeabi_dcmpgt>
 80046d8:	b960      	cbnz	r0, 80046f4 <_svfprintf_r+0x50c>
 80046da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046de:	2200      	movs	r2, #0
 80046e0:	4b99      	ldr	r3, [pc, #612]	; (8004948 <_svfprintf_r+0x760>)
 80046e2:	f7fc f961 	bl	80009a8 <__aeabi_dcmpeq>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	f000 817b 	beq.w	80049e2 <_svfprintf_r+0x7fa>
 80046ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80046ee:	07d8      	lsls	r0, r3, #31
 80046f0:	f140 8177 	bpl.w	80049e2 <_svfprintf_r+0x7fa>
 80046f4:	2030      	movs	r0, #48	; 0x30
 80046f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80046f8:	9524      	str	r5, [sp, #144]	; 0x90
 80046fa:	7bd9      	ldrb	r1, [r3, #15]
 80046fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046fe:	1e53      	subs	r3, r2, #1
 8004700:	9324      	str	r3, [sp, #144]	; 0x90
 8004702:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8004706:	428b      	cmp	r3, r1
 8004708:	f000 815a 	beq.w	80049c0 <_svfprintf_r+0x7d8>
 800470c:	2b39      	cmp	r3, #57	; 0x39
 800470e:	bf0b      	itete	eq
 8004710:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8004712:	3301      	addne	r3, #1
 8004714:	7a9b      	ldrbeq	r3, [r3, #10]
 8004716:	b2db      	uxtbne	r3, r3
 8004718:	f802 3c01 	strb.w	r3, [r2, #-1]
 800471c:	9b07      	ldr	r3, [sp, #28]
 800471e:	1aeb      	subs	r3, r5, r3
 8004720:	9308      	str	r3, [sp, #32]
 8004722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004724:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004726:	2b47      	cmp	r3, #71	; 0x47
 8004728:	f040 81ad 	bne.w	8004a86 <_svfprintf_r+0x89e>
 800472c:	1ce9      	adds	r1, r5, #3
 800472e:	db02      	blt.n	8004736 <_svfprintf_r+0x54e>
 8004730:	45a8      	cmp	r8, r5
 8004732:	f280 81cf 	bge.w	8004ad4 <_svfprintf_r+0x8ec>
 8004736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004738:	3b02      	subs	r3, #2
 800473a:	930b      	str	r3, [sp, #44]	; 0x2c
 800473c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800473e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8004742:	f021 0120 	bic.w	r1, r1, #32
 8004746:	2941      	cmp	r1, #65	; 0x41
 8004748:	bf08      	it	eq
 800474a:	320f      	addeq	r2, #15
 800474c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004750:	bf06      	itte	eq
 8004752:	b2d2      	uxtbeq	r2, r2
 8004754:	2101      	moveq	r1, #1
 8004756:	2100      	movne	r1, #0
 8004758:	2b00      	cmp	r3, #0
 800475a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800475e:	bfb4      	ite	lt
 8004760:	222d      	movlt	r2, #45	; 0x2d
 8004762:	222b      	movge	r2, #43	; 0x2b
 8004764:	9320      	str	r3, [sp, #128]	; 0x80
 8004766:	bfb8      	it	lt
 8004768:	f1c5 0301 	rsblt	r3, r5, #1
 800476c:	2b09      	cmp	r3, #9
 800476e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8004772:	f340 819e 	ble.w	8004ab2 <_svfprintf_r+0x8ca>
 8004776:	260a      	movs	r6, #10
 8004778:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800477c:	fb93 f5f6 	sdiv	r5, r3, r6
 8004780:	4611      	mov	r1, r2
 8004782:	fb06 3015 	mls	r0, r6, r5, r3
 8004786:	3030      	adds	r0, #48	; 0x30
 8004788:	f801 0c01 	strb.w	r0, [r1, #-1]
 800478c:	4618      	mov	r0, r3
 800478e:	2863      	cmp	r0, #99	; 0x63
 8004790:	462b      	mov	r3, r5
 8004792:	f102 32ff 	add.w	r2, r2, #4294967295
 8004796:	dcf1      	bgt.n	800477c <_svfprintf_r+0x594>
 8004798:	3330      	adds	r3, #48	; 0x30
 800479a:	1e88      	subs	r0, r1, #2
 800479c:	f802 3c01 	strb.w	r3, [r2, #-1]
 80047a0:	4603      	mov	r3, r0
 80047a2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80047a6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80047aa:	42ab      	cmp	r3, r5
 80047ac:	f0c0 817c 	bcc.w	8004aa8 <_svfprintf_r+0x8c0>
 80047b0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80047b4:	1a52      	subs	r2, r2, r1
 80047b6:	42a8      	cmp	r0, r5
 80047b8:	bf88      	it	hi
 80047ba:	2200      	movhi	r2, #0
 80047bc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80047c0:	441a      	add	r2, r3
 80047c2:	ab22      	add	r3, sp, #136	; 0x88
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	9a08      	ldr	r2, [sp, #32]
 80047c8:	931a      	str	r3, [sp, #104]	; 0x68
 80047ca:	2a01      	cmp	r2, #1
 80047cc:	eb03 0802 	add.w	r8, r3, r2
 80047d0:	dc02      	bgt.n	80047d8 <_svfprintf_r+0x5f0>
 80047d2:	f01a 0f01 	tst.w	sl, #1
 80047d6:	d001      	beq.n	80047dc <_svfprintf_r+0x5f4>
 80047d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047da:	4498      	add	r8, r3
 80047dc:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80047e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e4:	9315      	str	r3, [sp, #84]	; 0x54
 80047e6:	2300      	movs	r3, #0
 80047e8:	461d      	mov	r5, r3
 80047ea:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80047ee:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80047f0:	b113      	cbz	r3, 80047f8 <_svfprintf_r+0x610>
 80047f2:	232d      	movs	r3, #45	; 0x2d
 80047f4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80047f8:	2600      	movs	r6, #0
 80047fa:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80047fe:	4546      	cmp	r6, r8
 8004800:	4633      	mov	r3, r6
 8004802:	bfb8      	it	lt
 8004804:	4643      	movlt	r3, r8
 8004806:	9315      	str	r3, [sp, #84]	; 0x54
 8004808:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800480c:	b113      	cbz	r3, 8004814 <_svfprintf_r+0x62c>
 800480e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004810:	3301      	adds	r3, #1
 8004812:	9315      	str	r3, [sp, #84]	; 0x54
 8004814:	f01a 0302 	ands.w	r3, sl, #2
 8004818:	931c      	str	r3, [sp, #112]	; 0x70
 800481a:	bf1e      	ittt	ne
 800481c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800481e:	3302      	addne	r3, #2
 8004820:	9315      	strne	r3, [sp, #84]	; 0x54
 8004822:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8004826:	931d      	str	r3, [sp, #116]	; 0x74
 8004828:	d121      	bne.n	800486e <_svfprintf_r+0x686>
 800482a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	2b00      	cmp	r3, #0
 8004832:	9317      	str	r3, [sp, #92]	; 0x5c
 8004834:	dd1b      	ble.n	800486e <_svfprintf_r+0x686>
 8004836:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800483a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800483c:	3301      	adds	r3, #1
 800483e:	2810      	cmp	r0, #16
 8004840:	4842      	ldr	r0, [pc, #264]	; (800494c <_svfprintf_r+0x764>)
 8004842:	f104 0108 	add.w	r1, r4, #8
 8004846:	6020      	str	r0, [r4, #0]
 8004848:	f300 82e6 	bgt.w	8004e18 <_svfprintf_r+0xc30>
 800484c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800484e:	2b07      	cmp	r3, #7
 8004850:	4402      	add	r2, r0
 8004852:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004856:	6060      	str	r0, [r4, #4]
 8004858:	f340 82f3 	ble.w	8004e42 <_svfprintf_r+0xc5a>
 800485c:	4659      	mov	r1, fp
 800485e:	4648      	mov	r0, r9
 8004860:	aa26      	add	r2, sp, #152	; 0x98
 8004862:	f004 f9b9 	bl	8008bd8 <__ssprint_r>
 8004866:	2800      	cmp	r0, #0
 8004868:	f040 8636 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800486c:	ac29      	add	r4, sp, #164	; 0xa4
 800486e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004872:	b173      	cbz	r3, 8004892 <_svfprintf_r+0x6aa>
 8004874:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	2301      	movs	r3, #1
 800487c:	6063      	str	r3, [r4, #4]
 800487e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004880:	3301      	adds	r3, #1
 8004882:	9328      	str	r3, [sp, #160]	; 0xa0
 8004884:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004886:	3301      	adds	r3, #1
 8004888:	2b07      	cmp	r3, #7
 800488a:	9327      	str	r3, [sp, #156]	; 0x9c
 800488c:	f300 82db 	bgt.w	8004e46 <_svfprintf_r+0xc5e>
 8004890:	3408      	adds	r4, #8
 8004892:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004894:	b16b      	cbz	r3, 80048b2 <_svfprintf_r+0x6ca>
 8004896:	ab1f      	add	r3, sp, #124	; 0x7c
 8004898:	6023      	str	r3, [r4, #0]
 800489a:	2302      	movs	r3, #2
 800489c:	6063      	str	r3, [r4, #4]
 800489e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80048a0:	3302      	adds	r3, #2
 80048a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80048a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80048a6:	3301      	adds	r3, #1
 80048a8:	2b07      	cmp	r3, #7
 80048aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80048ac:	f300 82d5 	bgt.w	8004e5a <_svfprintf_r+0xc72>
 80048b0:	3408      	adds	r4, #8
 80048b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80048b4:	2b80      	cmp	r3, #128	; 0x80
 80048b6:	d121      	bne.n	80048fc <_svfprintf_r+0x714>
 80048b8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80048c2:	dd1b      	ble.n	80048fc <_svfprintf_r+0x714>
 80048c4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80048c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80048ca:	3301      	adds	r3, #1
 80048cc:	2810      	cmp	r0, #16
 80048ce:	4820      	ldr	r0, [pc, #128]	; (8004950 <_svfprintf_r+0x768>)
 80048d0:	f104 0108 	add.w	r1, r4, #8
 80048d4:	6020      	str	r0, [r4, #0]
 80048d6:	f300 82ca 	bgt.w	8004e6e <_svfprintf_r+0xc86>
 80048da:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80048dc:	2b07      	cmp	r3, #7
 80048de:	4402      	add	r2, r0
 80048e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80048e4:	6060      	str	r0, [r4, #4]
 80048e6:	f340 82d7 	ble.w	8004e98 <_svfprintf_r+0xcb0>
 80048ea:	4659      	mov	r1, fp
 80048ec:	4648      	mov	r0, r9
 80048ee:	aa26      	add	r2, sp, #152	; 0x98
 80048f0:	f004 f972 	bl	8008bd8 <__ssprint_r>
 80048f4:	2800      	cmp	r0, #0
 80048f6:	f040 85ef 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80048fa:	ac29      	add	r4, sp, #164	; 0xa4
 80048fc:	eba6 0608 	sub.w	r6, r6, r8
 8004900:	2e00      	cmp	r6, #0
 8004902:	dd27      	ble.n	8004954 <_svfprintf_r+0x76c>
 8004904:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004908:	4811      	ldr	r0, [pc, #68]	; (8004950 <_svfprintf_r+0x768>)
 800490a:	2e10      	cmp	r6, #16
 800490c:	f103 0301 	add.w	r3, r3, #1
 8004910:	f104 0108 	add.w	r1, r4, #8
 8004914:	6020      	str	r0, [r4, #0]
 8004916:	f300 82c1 	bgt.w	8004e9c <_svfprintf_r+0xcb4>
 800491a:	6066      	str	r6, [r4, #4]
 800491c:	2b07      	cmp	r3, #7
 800491e:	4416      	add	r6, r2
 8004920:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8004924:	f340 82cd 	ble.w	8004ec2 <_svfprintf_r+0xcda>
 8004928:	4659      	mov	r1, fp
 800492a:	4648      	mov	r0, r9
 800492c:	aa26      	add	r2, sp, #152	; 0x98
 800492e:	f004 f953 	bl	8008bd8 <__ssprint_r>
 8004932:	2800      	cmp	r0, #0
 8004934:	f040 85d0 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004938:	ac29      	add	r4, sp, #164	; 0xa4
 800493a:	e00b      	b.n	8004954 <_svfprintf_r+0x76c>
 800493c:	0800a228 	.word	0x0800a228
 8004940:	0800a239 	.word	0x0800a239
 8004944:	40300000 	.word	0x40300000
 8004948:	3fe00000 	.word	0x3fe00000
 800494c:	0800a24c 	.word	0x0800a24c
 8004950:	0800a25c 	.word	0x0800a25c
 8004954:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004958:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800495a:	f040 82b9 	bne.w	8004ed0 <_svfprintf_r+0xce8>
 800495e:	9b07      	ldr	r3, [sp, #28]
 8004960:	4446      	add	r6, r8
 8004962:	e9c4 3800 	strd	r3, r8, [r4]
 8004966:	9628      	str	r6, [sp, #160]	; 0xa0
 8004968:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800496a:	3301      	adds	r3, #1
 800496c:	2b07      	cmp	r3, #7
 800496e:	9327      	str	r3, [sp, #156]	; 0x9c
 8004970:	f300 82f4 	bgt.w	8004f5c <_svfprintf_r+0xd74>
 8004974:	3408      	adds	r4, #8
 8004976:	f01a 0f04 	tst.w	sl, #4
 800497a:	f040 858e 	bne.w	800549a <_svfprintf_r+0x12b2>
 800497e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004982:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004984:	428a      	cmp	r2, r1
 8004986:	bfac      	ite	ge
 8004988:	189b      	addge	r3, r3, r2
 800498a:	185b      	addlt	r3, r3, r1
 800498c:	9313      	str	r3, [sp, #76]	; 0x4c
 800498e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004990:	b13b      	cbz	r3, 80049a2 <_svfprintf_r+0x7ba>
 8004992:	4659      	mov	r1, fp
 8004994:	4648      	mov	r0, r9
 8004996:	aa26      	add	r2, sp, #152	; 0x98
 8004998:	f004 f91e 	bl	8008bd8 <__ssprint_r>
 800499c:	2800      	cmp	r0, #0
 800499e:	f040 859b 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80049a2:	2300      	movs	r3, #0
 80049a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80049a6:	2f00      	cmp	r7, #0
 80049a8:	f040 85b2 	bne.w	8005510 <_svfprintf_r+0x1328>
 80049ac:	ac29      	add	r4, sp, #164	; 0xa4
 80049ae:	e0e3      	b.n	8004b78 <_svfprintf_r+0x990>
 80049b0:	ab39      	add	r3, sp, #228	; 0xe4
 80049b2:	9307      	str	r3, [sp, #28]
 80049b4:	e631      	b.n	800461a <_svfprintf_r+0x432>
 80049b6:	9f07      	ldr	r7, [sp, #28]
 80049b8:	e62f      	b.n	800461a <_svfprintf_r+0x432>
 80049ba:	f04f 0806 	mov.w	r8, #6
 80049be:	e62c      	b.n	800461a <_svfprintf_r+0x432>
 80049c0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80049c4:	e69a      	b.n	80046fc <_svfprintf_r+0x514>
 80049c6:	f803 0b01 	strb.w	r0, [r3], #1
 80049ca:	1aca      	subs	r2, r1, r3
 80049cc:	2a00      	cmp	r2, #0
 80049ce:	dafa      	bge.n	80049c6 <_svfprintf_r+0x7de>
 80049d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049d4:	3201      	adds	r2, #1
 80049d6:	f103 0301 	add.w	r3, r3, #1
 80049da:	bfb8      	it	lt
 80049dc:	2300      	movlt	r3, #0
 80049de:	441d      	add	r5, r3
 80049e0:	e69c      	b.n	800471c <_svfprintf_r+0x534>
 80049e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049e4:	462b      	mov	r3, r5
 80049e6:	2030      	movs	r0, #48	; 0x30
 80049e8:	18a9      	adds	r1, r5, r2
 80049ea:	e7ee      	b.n	80049ca <_svfprintf_r+0x7e2>
 80049ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049ee:	2b46      	cmp	r3, #70	; 0x46
 80049f0:	d005      	beq.n	80049fe <_svfprintf_r+0x816>
 80049f2:	2b45      	cmp	r3, #69	; 0x45
 80049f4:	d11b      	bne.n	8004a2e <_svfprintf_r+0x846>
 80049f6:	f108 0601 	add.w	r6, r8, #1
 80049fa:	2302      	movs	r3, #2
 80049fc:	e001      	b.n	8004a02 <_svfprintf_r+0x81a>
 80049fe:	4646      	mov	r6, r8
 8004a00:	2303      	movs	r3, #3
 8004a02:	aa24      	add	r2, sp, #144	; 0x90
 8004a04:	9204      	str	r2, [sp, #16]
 8004a06:	aa21      	add	r2, sp, #132	; 0x84
 8004a08:	9203      	str	r2, [sp, #12]
 8004a0a:	aa20      	add	r2, sp, #128	; 0x80
 8004a0c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	4648      	mov	r0, r9
 8004a14:	462b      	mov	r3, r5
 8004a16:	9a08      	ldr	r2, [sp, #32]
 8004a18:	f002 f95a 	bl	8006cd0 <_dtoa_r>
 8004a1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a1e:	9007      	str	r0, [sp, #28]
 8004a20:	2b47      	cmp	r3, #71	; 0x47
 8004a22:	d106      	bne.n	8004a32 <_svfprintf_r+0x84a>
 8004a24:	f01a 0f01 	tst.w	sl, #1
 8004a28:	d103      	bne.n	8004a32 <_svfprintf_r+0x84a>
 8004a2a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8004a2c:	e676      	b.n	800471c <_svfprintf_r+0x534>
 8004a2e:	4646      	mov	r6, r8
 8004a30:	e7e3      	b.n	80049fa <_svfprintf_r+0x812>
 8004a32:	9b07      	ldr	r3, [sp, #28]
 8004a34:	4433      	add	r3, r6
 8004a36:	930d      	str	r3, [sp, #52]	; 0x34
 8004a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a3a:	2b46      	cmp	r3, #70	; 0x46
 8004a3c:	d111      	bne.n	8004a62 <_svfprintf_r+0x87a>
 8004a3e:	9b07      	ldr	r3, [sp, #28]
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	2b30      	cmp	r3, #48	; 0x30
 8004a44:	d109      	bne.n	8004a5a <_svfprintf_r+0x872>
 8004a46:	2200      	movs	r2, #0
 8004a48:	2300      	movs	r3, #0
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	9808      	ldr	r0, [sp, #32]
 8004a4e:	f7fb ffab 	bl	80009a8 <__aeabi_dcmpeq>
 8004a52:	b910      	cbnz	r0, 8004a5a <_svfprintf_r+0x872>
 8004a54:	f1c6 0601 	rsb	r6, r6, #1
 8004a58:	9620      	str	r6, [sp, #128]	; 0x80
 8004a5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004a5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004a5e:	441a      	add	r2, r3
 8004a60:	920d      	str	r2, [sp, #52]	; 0x34
 8004a62:	2200      	movs	r2, #0
 8004a64:	2300      	movs	r3, #0
 8004a66:	4629      	mov	r1, r5
 8004a68:	9808      	ldr	r0, [sp, #32]
 8004a6a:	f7fb ff9d 	bl	80009a8 <__aeabi_dcmpeq>
 8004a6e:	b108      	cbz	r0, 8004a74 <_svfprintf_r+0x88c>
 8004a70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a72:	9324      	str	r3, [sp, #144]	; 0x90
 8004a74:	2230      	movs	r2, #48	; 0x30
 8004a76:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004a78:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a7a:	4299      	cmp	r1, r3
 8004a7c:	d9d5      	bls.n	8004a2a <_svfprintf_r+0x842>
 8004a7e:	1c59      	adds	r1, r3, #1
 8004a80:	9124      	str	r1, [sp, #144]	; 0x90
 8004a82:	701a      	strb	r2, [r3, #0]
 8004a84:	e7f7      	b.n	8004a76 <_svfprintf_r+0x88e>
 8004a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a88:	2b46      	cmp	r3, #70	; 0x46
 8004a8a:	f47f ae57 	bne.w	800473c <_svfprintf_r+0x554>
 8004a8e:	f00a 0301 	and.w	r3, sl, #1
 8004a92:	2d00      	cmp	r5, #0
 8004a94:	ea43 0308 	orr.w	r3, r3, r8
 8004a98:	dd18      	ble.n	8004acc <_svfprintf_r+0x8e4>
 8004a9a:	b383      	cbz	r3, 8004afe <_svfprintf_r+0x916>
 8004a9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a9e:	18eb      	adds	r3, r5, r3
 8004aa0:	4498      	add	r8, r3
 8004aa2:	2366      	movs	r3, #102	; 0x66
 8004aa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004aa6:	e030      	b.n	8004b0a <_svfprintf_r+0x922>
 8004aa8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004aac:	f802 6b01 	strb.w	r6, [r2], #1
 8004ab0:	e67b      	b.n	80047aa <_svfprintf_r+0x5c2>
 8004ab2:	b941      	cbnz	r1, 8004ac6 <_svfprintf_r+0x8de>
 8004ab4:	2230      	movs	r2, #48	; 0x30
 8004ab6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8004aba:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8004abe:	3330      	adds	r3, #48	; 0x30
 8004ac0:	f802 3b01 	strb.w	r3, [r2], #1
 8004ac4:	e67d      	b.n	80047c2 <_svfprintf_r+0x5da>
 8004ac6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004aca:	e7f8      	b.n	8004abe <_svfprintf_r+0x8d6>
 8004acc:	b1cb      	cbz	r3, 8004b02 <_svfprintf_r+0x91a>
 8004ace:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	e7e5      	b.n	8004aa0 <_svfprintf_r+0x8b8>
 8004ad4:	9b08      	ldr	r3, [sp, #32]
 8004ad6:	429d      	cmp	r5, r3
 8004ad8:	db07      	blt.n	8004aea <_svfprintf_r+0x902>
 8004ada:	f01a 0f01 	tst.w	sl, #1
 8004ade:	d029      	beq.n	8004b34 <_svfprintf_r+0x94c>
 8004ae0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ae2:	eb05 0803 	add.w	r8, r5, r3
 8004ae6:	2367      	movs	r3, #103	; 0x67
 8004ae8:	e7dc      	b.n	8004aa4 <_svfprintf_r+0x8bc>
 8004aea:	9b08      	ldr	r3, [sp, #32]
 8004aec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004aee:	2d00      	cmp	r5, #0
 8004af0:	eb03 0802 	add.w	r8, r3, r2
 8004af4:	dcf7      	bgt.n	8004ae6 <_svfprintf_r+0x8fe>
 8004af6:	f1c5 0301 	rsb	r3, r5, #1
 8004afa:	4498      	add	r8, r3
 8004afc:	e7f3      	b.n	8004ae6 <_svfprintf_r+0x8fe>
 8004afe:	46a8      	mov	r8, r5
 8004b00:	e7cf      	b.n	8004aa2 <_svfprintf_r+0x8ba>
 8004b02:	2366      	movs	r3, #102	; 0x66
 8004b04:	f04f 0801 	mov.w	r8, #1
 8004b08:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b0a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8004b0e:	930d      	str	r3, [sp, #52]	; 0x34
 8004b10:	d023      	beq.n	8004b5a <_svfprintf_r+0x972>
 8004b12:	2300      	movs	r3, #0
 8004b14:	2d00      	cmp	r5, #0
 8004b16:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8004b1a:	f77f ae68 	ble.w	80047ee <_svfprintf_r+0x606>
 8004b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	2bff      	cmp	r3, #255	; 0xff
 8004b24:	d108      	bne.n	8004b38 <_svfprintf_r+0x950>
 8004b26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004b2a:	4413      	add	r3, r2
 8004b2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004b2e:	fb02 8803 	mla	r8, r2, r3, r8
 8004b32:	e65c      	b.n	80047ee <_svfprintf_r+0x606>
 8004b34:	46a8      	mov	r8, r5
 8004b36:	e7d6      	b.n	8004ae6 <_svfprintf_r+0x8fe>
 8004b38:	42ab      	cmp	r3, r5
 8004b3a:	daf4      	bge.n	8004b26 <_svfprintf_r+0x93e>
 8004b3c:	1aed      	subs	r5, r5, r3
 8004b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b40:	785b      	ldrb	r3, [r3, #1]
 8004b42:	b133      	cbz	r3, 8004b52 <_svfprintf_r+0x96a>
 8004b44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b46:	3301      	adds	r3, #1
 8004b48:	930d      	str	r3, [sp, #52]	; 0x34
 8004b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	930e      	str	r3, [sp, #56]	; 0x38
 8004b50:	e7e5      	b.n	8004b1e <_svfprintf_r+0x936>
 8004b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b54:	3301      	adds	r3, #1
 8004b56:	930c      	str	r3, [sp, #48]	; 0x30
 8004b58:	e7e1      	b.n	8004b1e <_svfprintf_r+0x936>
 8004b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b5c:	930c      	str	r3, [sp, #48]	; 0x30
 8004b5e:	e646      	b.n	80047ee <_svfprintf_r+0x606>
 8004b60:	4632      	mov	r2, r6
 8004b62:	f852 3b04 	ldr.w	r3, [r2], #4
 8004b66:	f01a 0f20 	tst.w	sl, #32
 8004b6a:	920a      	str	r2, [sp, #40]	; 0x28
 8004b6c:	d009      	beq.n	8004b82 <_svfprintf_r+0x99a>
 8004b6e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b70:	4610      	mov	r0, r2
 8004b72:	17d1      	asrs	r1, r2, #31
 8004b74:	e9c3 0100 	strd	r0, r1, [r3]
 8004b78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004b7c:	9307      	str	r3, [sp, #28]
 8004b7e:	f7ff bb6f 	b.w	8004260 <_svfprintf_r+0x78>
 8004b82:	f01a 0f10 	tst.w	sl, #16
 8004b86:	d002      	beq.n	8004b8e <_svfprintf_r+0x9a6>
 8004b88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	e7f4      	b.n	8004b78 <_svfprintf_r+0x990>
 8004b8e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004b92:	d002      	beq.n	8004b9a <_svfprintf_r+0x9b2>
 8004b94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b96:	801a      	strh	r2, [r3, #0]
 8004b98:	e7ee      	b.n	8004b78 <_svfprintf_r+0x990>
 8004b9a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004b9e:	d0f3      	beq.n	8004b88 <_svfprintf_r+0x9a0>
 8004ba0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004ba2:	701a      	strb	r2, [r3, #0]
 8004ba4:	e7e8      	b.n	8004b78 <_svfprintf_r+0x990>
 8004ba6:	f04a 0a10 	orr.w	sl, sl, #16
 8004baa:	f01a 0f20 	tst.w	sl, #32
 8004bae:	d01e      	beq.n	8004bee <_svfprintf_r+0xa06>
 8004bb0:	3607      	adds	r6, #7
 8004bb2:	f026 0307 	bic.w	r3, r6, #7
 8004bb6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004bba:	930a      	str	r3, [sp, #40]	; 0x28
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8004bc8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004bcc:	f000 84b1 	beq.w	8005532 <_svfprintf_r+0x134a>
 8004bd0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8004bd4:	920c      	str	r2, [sp, #48]	; 0x30
 8004bd6:	ea56 0207 	orrs.w	r2, r6, r7
 8004bda:	f040 84b0 	bne.w	800553e <_svfprintf_r+0x1356>
 8004bde:	f1b8 0f00 	cmp.w	r8, #0
 8004be2:	f000 8103 	beq.w	8004dec <_svfprintf_r+0xc04>
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	f040 84ac 	bne.w	8005544 <_svfprintf_r+0x135c>
 8004bec:	e098      	b.n	8004d20 <_svfprintf_r+0xb38>
 8004bee:	1d33      	adds	r3, r6, #4
 8004bf0:	f01a 0f10 	tst.w	sl, #16
 8004bf4:	930a      	str	r3, [sp, #40]	; 0x28
 8004bf6:	d001      	beq.n	8004bfc <_svfprintf_r+0xa14>
 8004bf8:	6836      	ldr	r6, [r6, #0]
 8004bfa:	e003      	b.n	8004c04 <_svfprintf_r+0xa1c>
 8004bfc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004c00:	d002      	beq.n	8004c08 <_svfprintf_r+0xa20>
 8004c02:	8836      	ldrh	r6, [r6, #0]
 8004c04:	2700      	movs	r7, #0
 8004c06:	e7d9      	b.n	8004bbc <_svfprintf_r+0x9d4>
 8004c08:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004c0c:	d0f4      	beq.n	8004bf8 <_svfprintf_r+0xa10>
 8004c0e:	7836      	ldrb	r6, [r6, #0]
 8004c10:	e7f8      	b.n	8004c04 <_svfprintf_r+0xa1c>
 8004c12:	4633      	mov	r3, r6
 8004c14:	f853 6b04 	ldr.w	r6, [r3], #4
 8004c18:	2278      	movs	r2, #120	; 0x78
 8004c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8004c1c:	f647 0330 	movw	r3, #30768	; 0x7830
 8004c20:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8004c24:	4ba8      	ldr	r3, [pc, #672]	; (8004ec8 <_svfprintf_r+0xce0>)
 8004c26:	2700      	movs	r7, #0
 8004c28:	931b      	str	r3, [sp, #108]	; 0x6c
 8004c2a:	f04a 0a02 	orr.w	sl, sl, #2
 8004c2e:	2302      	movs	r3, #2
 8004c30:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c32:	e7c6      	b.n	8004bc2 <_svfprintf_r+0x9da>
 8004c34:	4632      	mov	r2, r6
 8004c36:	2500      	movs	r5, #0
 8004c38:	f852 3b04 	ldr.w	r3, [r2], #4
 8004c3c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004c40:	9307      	str	r3, [sp, #28]
 8004c42:	920a      	str	r2, [sp, #40]	; 0x28
 8004c44:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8004c48:	d010      	beq.n	8004c6c <_svfprintf_r+0xa84>
 8004c4a:	4642      	mov	r2, r8
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	9807      	ldr	r0, [sp, #28]
 8004c50:	f003 fa24 	bl	800809c <memchr>
 8004c54:	4607      	mov	r7, r0
 8004c56:	2800      	cmp	r0, #0
 8004c58:	f43f ac85 	beq.w	8004566 <_svfprintf_r+0x37e>
 8004c5c:	9b07      	ldr	r3, [sp, #28]
 8004c5e:	462f      	mov	r7, r5
 8004c60:	462e      	mov	r6, r5
 8004c62:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8004c66:	eba0 0803 	sub.w	r8, r0, r3
 8004c6a:	e5c8      	b.n	80047fe <_svfprintf_r+0x616>
 8004c6c:	9807      	ldr	r0, [sp, #28]
 8004c6e:	f7fb fa6f 	bl	8000150 <strlen>
 8004c72:	462f      	mov	r7, r5
 8004c74:	4680      	mov	r8, r0
 8004c76:	e476      	b.n	8004566 <_svfprintf_r+0x37e>
 8004c78:	f04a 0a10 	orr.w	sl, sl, #16
 8004c7c:	f01a 0f20 	tst.w	sl, #32
 8004c80:	d007      	beq.n	8004c92 <_svfprintf_r+0xaaa>
 8004c82:	3607      	adds	r6, #7
 8004c84:	f026 0307 	bic.w	r3, r6, #7
 8004c88:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004c8c:	930a      	str	r3, [sp, #40]	; 0x28
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e797      	b.n	8004bc2 <_svfprintf_r+0x9da>
 8004c92:	1d33      	adds	r3, r6, #4
 8004c94:	f01a 0f10 	tst.w	sl, #16
 8004c98:	930a      	str	r3, [sp, #40]	; 0x28
 8004c9a:	d001      	beq.n	8004ca0 <_svfprintf_r+0xab8>
 8004c9c:	6836      	ldr	r6, [r6, #0]
 8004c9e:	e003      	b.n	8004ca8 <_svfprintf_r+0xac0>
 8004ca0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004ca4:	d002      	beq.n	8004cac <_svfprintf_r+0xac4>
 8004ca6:	8836      	ldrh	r6, [r6, #0]
 8004ca8:	2700      	movs	r7, #0
 8004caa:	e7f0      	b.n	8004c8e <_svfprintf_r+0xaa6>
 8004cac:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004cb0:	d0f4      	beq.n	8004c9c <_svfprintf_r+0xab4>
 8004cb2:	7836      	ldrb	r6, [r6, #0]
 8004cb4:	e7f8      	b.n	8004ca8 <_svfprintf_r+0xac0>
 8004cb6:	4b85      	ldr	r3, [pc, #532]	; (8004ecc <_svfprintf_r+0xce4>)
 8004cb8:	f01a 0f20 	tst.w	sl, #32
 8004cbc:	931b      	str	r3, [sp, #108]	; 0x6c
 8004cbe:	d019      	beq.n	8004cf4 <_svfprintf_r+0xb0c>
 8004cc0:	3607      	adds	r6, #7
 8004cc2:	f026 0307 	bic.w	r3, r6, #7
 8004cc6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004cca:	930a      	str	r3, [sp, #40]	; 0x28
 8004ccc:	f01a 0f01 	tst.w	sl, #1
 8004cd0:	d00a      	beq.n	8004ce8 <_svfprintf_r+0xb00>
 8004cd2:	ea56 0307 	orrs.w	r3, r6, r7
 8004cd6:	d007      	beq.n	8004ce8 <_svfprintf_r+0xb00>
 8004cd8:	2330      	movs	r3, #48	; 0x30
 8004cda:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ce0:	f04a 0a02 	orr.w	sl, sl, #2
 8004ce4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004ce8:	2302      	movs	r3, #2
 8004cea:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004cee:	e768      	b.n	8004bc2 <_svfprintf_r+0x9da>
 8004cf0:	4b75      	ldr	r3, [pc, #468]	; (8004ec8 <_svfprintf_r+0xce0>)
 8004cf2:	e7e1      	b.n	8004cb8 <_svfprintf_r+0xad0>
 8004cf4:	1d33      	adds	r3, r6, #4
 8004cf6:	f01a 0f10 	tst.w	sl, #16
 8004cfa:	930a      	str	r3, [sp, #40]	; 0x28
 8004cfc:	d001      	beq.n	8004d02 <_svfprintf_r+0xb1a>
 8004cfe:	6836      	ldr	r6, [r6, #0]
 8004d00:	e003      	b.n	8004d0a <_svfprintf_r+0xb22>
 8004d02:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004d06:	d002      	beq.n	8004d0e <_svfprintf_r+0xb26>
 8004d08:	8836      	ldrh	r6, [r6, #0]
 8004d0a:	2700      	movs	r7, #0
 8004d0c:	e7de      	b.n	8004ccc <_svfprintf_r+0xae4>
 8004d0e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004d12:	d0f4      	beq.n	8004cfe <_svfprintf_r+0xb16>
 8004d14:	7836      	ldrb	r6, [r6, #0]
 8004d16:	e7f8      	b.n	8004d0a <_svfprintf_r+0xb22>
 8004d18:	2f00      	cmp	r7, #0
 8004d1a:	bf08      	it	eq
 8004d1c:	2e0a      	cmpeq	r6, #10
 8004d1e:	d206      	bcs.n	8004d2e <_svfprintf_r+0xb46>
 8004d20:	3630      	adds	r6, #48	; 0x30
 8004d22:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8004d26:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8004d2a:	f000 bc2d 	b.w	8005588 <_svfprintf_r+0x13a0>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	9308      	str	r3, [sp, #32]
 8004d32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d34:	ad52      	add	r5, sp, #328	; 0x148
 8004d36:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8004d3a:	1e6b      	subs	r3, r5, #1
 8004d3c:	9307      	str	r3, [sp, #28]
 8004d3e:	220a      	movs	r2, #10
 8004d40:	2300      	movs	r3, #0
 8004d42:	4630      	mov	r0, r6
 8004d44:	4639      	mov	r1, r7
 8004d46:	f7fb fe9f 	bl	8000a88 <__aeabi_uldivmod>
 8004d4a:	9b08      	ldr	r3, [sp, #32]
 8004d4c:	3230      	adds	r2, #48	; 0x30
 8004d4e:	3301      	adds	r3, #1
 8004d50:	f805 2c01 	strb.w	r2, [r5, #-1]
 8004d54:	9308      	str	r3, [sp, #32]
 8004d56:	f1ba 0f00 	cmp.w	sl, #0
 8004d5a:	d019      	beq.n	8004d90 <_svfprintf_r+0xba8>
 8004d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d5e:	9a08      	ldr	r2, [sp, #32]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d114      	bne.n	8004d90 <_svfprintf_r+0xba8>
 8004d66:	2aff      	cmp	r2, #255	; 0xff
 8004d68:	d012      	beq.n	8004d90 <_svfprintf_r+0xba8>
 8004d6a:	2f00      	cmp	r7, #0
 8004d6c:	bf08      	it	eq
 8004d6e:	2e0a      	cmpeq	r6, #10
 8004d70:	d30e      	bcc.n	8004d90 <_svfprintf_r+0xba8>
 8004d72:	9b07      	ldr	r3, [sp, #28]
 8004d74:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004d76:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004d78:	1a9b      	subs	r3, r3, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	9307      	str	r3, [sp, #28]
 8004d7e:	f003 ff18 	bl	8008bb2 <strncpy>
 8004d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d84:	785d      	ldrb	r5, [r3, #1]
 8004d86:	b1ed      	cbz	r5, 8004dc4 <_svfprintf_r+0xbdc>
 8004d88:	3301      	adds	r3, #1
 8004d8a:	930e      	str	r3, [sp, #56]	; 0x38
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9308      	str	r3, [sp, #32]
 8004d90:	220a      	movs	r2, #10
 8004d92:	2300      	movs	r3, #0
 8004d94:	4630      	mov	r0, r6
 8004d96:	4639      	mov	r1, r7
 8004d98:	f7fb fe76 	bl	8000a88 <__aeabi_uldivmod>
 8004d9c:	2f00      	cmp	r7, #0
 8004d9e:	bf08      	it	eq
 8004da0:	2e0a      	cmpeq	r6, #10
 8004da2:	d20b      	bcs.n	8004dbc <_svfprintf_r+0xbd4>
 8004da4:	2700      	movs	r7, #0
 8004da6:	9b07      	ldr	r3, [sp, #28]
 8004da8:	aa52      	add	r2, sp, #328	; 0x148
 8004daa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004dae:	4646      	mov	r6, r8
 8004db0:	eba2 0803 	sub.w	r8, r2, r3
 8004db4:	463d      	mov	r5, r7
 8004db6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8004dba:	e520      	b.n	80047fe <_svfprintf_r+0x616>
 8004dbc:	4606      	mov	r6, r0
 8004dbe:	460f      	mov	r7, r1
 8004dc0:	9d07      	ldr	r5, [sp, #28]
 8004dc2:	e7ba      	b.n	8004d3a <_svfprintf_r+0xb52>
 8004dc4:	9508      	str	r5, [sp, #32]
 8004dc6:	e7e3      	b.n	8004d90 <_svfprintf_r+0xba8>
 8004dc8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004dca:	f006 030f 	and.w	r3, r6, #15
 8004dce:	5cd3      	ldrb	r3, [r2, r3]
 8004dd0:	9a07      	ldr	r2, [sp, #28]
 8004dd2:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004dd6:	0933      	lsrs	r3, r6, #4
 8004dd8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004ddc:	9207      	str	r2, [sp, #28]
 8004dde:	093a      	lsrs	r2, r7, #4
 8004de0:	461e      	mov	r6, r3
 8004de2:	4617      	mov	r7, r2
 8004de4:	ea56 0307 	orrs.w	r3, r6, r7
 8004de8:	d1ee      	bne.n	8004dc8 <_svfprintf_r+0xbe0>
 8004dea:	e7db      	b.n	8004da4 <_svfprintf_r+0xbbc>
 8004dec:	b933      	cbnz	r3, 8004dfc <_svfprintf_r+0xc14>
 8004dee:	f01a 0f01 	tst.w	sl, #1
 8004df2:	d003      	beq.n	8004dfc <_svfprintf_r+0xc14>
 8004df4:	2330      	movs	r3, #48	; 0x30
 8004df6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8004dfa:	e794      	b.n	8004d26 <_svfprintf_r+0xb3e>
 8004dfc:	ab52      	add	r3, sp, #328	; 0x148
 8004dfe:	e3c3      	b.n	8005588 <_svfprintf_r+0x13a0>
 8004e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 838a 	beq.w	800551c <_svfprintf_r+0x1334>
 8004e08:	2000      	movs	r0, #0
 8004e0a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004e0e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004e12:	960a      	str	r6, [sp, #40]	; 0x28
 8004e14:	f7ff bb3f 	b.w	8004496 <_svfprintf_r+0x2ae>
 8004e18:	2010      	movs	r0, #16
 8004e1a:	2b07      	cmp	r3, #7
 8004e1c:	4402      	add	r2, r0
 8004e1e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e22:	6060      	str	r0, [r4, #4]
 8004e24:	dd08      	ble.n	8004e38 <_svfprintf_r+0xc50>
 8004e26:	4659      	mov	r1, fp
 8004e28:	4648      	mov	r0, r9
 8004e2a:	aa26      	add	r2, sp, #152	; 0x98
 8004e2c:	f003 fed4 	bl	8008bd8 <__ssprint_r>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	f040 8351 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004e36:	a929      	add	r1, sp, #164	; 0xa4
 8004e38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e3a:	460c      	mov	r4, r1
 8004e3c:	3b10      	subs	r3, #16
 8004e3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e40:	e4f9      	b.n	8004836 <_svfprintf_r+0x64e>
 8004e42:	460c      	mov	r4, r1
 8004e44:	e513      	b.n	800486e <_svfprintf_r+0x686>
 8004e46:	4659      	mov	r1, fp
 8004e48:	4648      	mov	r0, r9
 8004e4a:	aa26      	add	r2, sp, #152	; 0x98
 8004e4c:	f003 fec4 	bl	8008bd8 <__ssprint_r>
 8004e50:	2800      	cmp	r0, #0
 8004e52:	f040 8341 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004e56:	ac29      	add	r4, sp, #164	; 0xa4
 8004e58:	e51b      	b.n	8004892 <_svfprintf_r+0x6aa>
 8004e5a:	4659      	mov	r1, fp
 8004e5c:	4648      	mov	r0, r9
 8004e5e:	aa26      	add	r2, sp, #152	; 0x98
 8004e60:	f003 feba 	bl	8008bd8 <__ssprint_r>
 8004e64:	2800      	cmp	r0, #0
 8004e66:	f040 8337 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004e6a:	ac29      	add	r4, sp, #164	; 0xa4
 8004e6c:	e521      	b.n	80048b2 <_svfprintf_r+0x6ca>
 8004e6e:	2010      	movs	r0, #16
 8004e70:	2b07      	cmp	r3, #7
 8004e72:	4402      	add	r2, r0
 8004e74:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e78:	6060      	str	r0, [r4, #4]
 8004e7a:	dd08      	ble.n	8004e8e <_svfprintf_r+0xca6>
 8004e7c:	4659      	mov	r1, fp
 8004e7e:	4648      	mov	r0, r9
 8004e80:	aa26      	add	r2, sp, #152	; 0x98
 8004e82:	f003 fea9 	bl	8008bd8 <__ssprint_r>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	f040 8326 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004e8c:	a929      	add	r1, sp, #164	; 0xa4
 8004e8e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e90:	460c      	mov	r4, r1
 8004e92:	3b10      	subs	r3, #16
 8004e94:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e96:	e515      	b.n	80048c4 <_svfprintf_r+0x6dc>
 8004e98:	460c      	mov	r4, r1
 8004e9a:	e52f      	b.n	80048fc <_svfprintf_r+0x714>
 8004e9c:	2010      	movs	r0, #16
 8004e9e:	2b07      	cmp	r3, #7
 8004ea0:	4402      	add	r2, r0
 8004ea2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004ea6:	6060      	str	r0, [r4, #4]
 8004ea8:	dd08      	ble.n	8004ebc <_svfprintf_r+0xcd4>
 8004eaa:	4659      	mov	r1, fp
 8004eac:	4648      	mov	r0, r9
 8004eae:	aa26      	add	r2, sp, #152	; 0x98
 8004eb0:	f003 fe92 	bl	8008bd8 <__ssprint_r>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	f040 830f 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004eba:	a929      	add	r1, sp, #164	; 0xa4
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	3e10      	subs	r6, #16
 8004ec0:	e520      	b.n	8004904 <_svfprintf_r+0x71c>
 8004ec2:	460c      	mov	r4, r1
 8004ec4:	e546      	b.n	8004954 <_svfprintf_r+0x76c>
 8004ec6:	bf00      	nop
 8004ec8:	0800a228 	.word	0x0800a228
 8004ecc:	0800a239 	.word	0x0800a239
 8004ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ed2:	2b65      	cmp	r3, #101	; 0x65
 8004ed4:	f340 824a 	ble.w	800536c <_svfprintf_r+0x1184>
 8004ed8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004edc:	2200      	movs	r2, #0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f7fb fd62 	bl	80009a8 <__aeabi_dcmpeq>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	d06a      	beq.n	8004fbe <_svfprintf_r+0xdd6>
 8004ee8:	4b6f      	ldr	r3, [pc, #444]	; (80050a8 <_svfprintf_r+0xec0>)
 8004eea:	6023      	str	r3, [r4, #0]
 8004eec:	2301      	movs	r3, #1
 8004eee:	441e      	add	r6, r3
 8004ef0:	6063      	str	r3, [r4, #4]
 8004ef2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ef4:	9628      	str	r6, [sp, #160]	; 0xa0
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	2b07      	cmp	r3, #7
 8004efa:	9327      	str	r3, [sp, #156]	; 0x9c
 8004efc:	dc38      	bgt.n	8004f70 <_svfprintf_r+0xd88>
 8004efe:	3408      	adds	r4, #8
 8004f00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f02:	9a08      	ldr	r2, [sp, #32]
 8004f04:	4293      	cmp	r3, r2
 8004f06:	db03      	blt.n	8004f10 <_svfprintf_r+0xd28>
 8004f08:	f01a 0f01 	tst.w	sl, #1
 8004f0c:	f43f ad33 	beq.w	8004976 <_svfprintf_r+0x78e>
 8004f10:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004f12:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f14:	6023      	str	r3, [r4, #0]
 8004f16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f18:	6063      	str	r3, [r4, #4]
 8004f1a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004f1c:	4413      	add	r3, r2
 8004f1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004f20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004f22:	3301      	adds	r3, #1
 8004f24:	2b07      	cmp	r3, #7
 8004f26:	9327      	str	r3, [sp, #156]	; 0x9c
 8004f28:	dc2c      	bgt.n	8004f84 <_svfprintf_r+0xd9c>
 8004f2a:	3408      	adds	r4, #8
 8004f2c:	9b08      	ldr	r3, [sp, #32]
 8004f2e:	1e5d      	subs	r5, r3, #1
 8004f30:	2d00      	cmp	r5, #0
 8004f32:	f77f ad20 	ble.w	8004976 <_svfprintf_r+0x78e>
 8004f36:	f04f 0810 	mov.w	r8, #16
 8004f3a:	4e5c      	ldr	r6, [pc, #368]	; (80050ac <_svfprintf_r+0xec4>)
 8004f3c:	2d10      	cmp	r5, #16
 8004f3e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004f42:	f104 0108 	add.w	r1, r4, #8
 8004f46:	f103 0301 	add.w	r3, r3, #1
 8004f4a:	6026      	str	r6, [r4, #0]
 8004f4c:	dc24      	bgt.n	8004f98 <_svfprintf_r+0xdb0>
 8004f4e:	6065      	str	r5, [r4, #4]
 8004f50:	2b07      	cmp	r3, #7
 8004f52:	4415      	add	r5, r2
 8004f54:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8004f58:	f340 829c 	ble.w	8005494 <_svfprintf_r+0x12ac>
 8004f5c:	4659      	mov	r1, fp
 8004f5e:	4648      	mov	r0, r9
 8004f60:	aa26      	add	r2, sp, #152	; 0x98
 8004f62:	f003 fe39 	bl	8008bd8 <__ssprint_r>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	f040 82b6 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004f6c:	ac29      	add	r4, sp, #164	; 0xa4
 8004f6e:	e502      	b.n	8004976 <_svfprintf_r+0x78e>
 8004f70:	4659      	mov	r1, fp
 8004f72:	4648      	mov	r0, r9
 8004f74:	aa26      	add	r2, sp, #152	; 0x98
 8004f76:	f003 fe2f 	bl	8008bd8 <__ssprint_r>
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	f040 82ac 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004f80:	ac29      	add	r4, sp, #164	; 0xa4
 8004f82:	e7bd      	b.n	8004f00 <_svfprintf_r+0xd18>
 8004f84:	4659      	mov	r1, fp
 8004f86:	4648      	mov	r0, r9
 8004f88:	aa26      	add	r2, sp, #152	; 0x98
 8004f8a:	f003 fe25 	bl	8008bd8 <__ssprint_r>
 8004f8e:	2800      	cmp	r0, #0
 8004f90:	f040 82a2 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004f94:	ac29      	add	r4, sp, #164	; 0xa4
 8004f96:	e7c9      	b.n	8004f2c <_svfprintf_r+0xd44>
 8004f98:	3210      	adds	r2, #16
 8004f9a:	2b07      	cmp	r3, #7
 8004f9c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004fa0:	f8c4 8004 	str.w	r8, [r4, #4]
 8004fa4:	dd08      	ble.n	8004fb8 <_svfprintf_r+0xdd0>
 8004fa6:	4659      	mov	r1, fp
 8004fa8:	4648      	mov	r0, r9
 8004faa:	aa26      	add	r2, sp, #152	; 0x98
 8004fac:	f003 fe14 	bl	8008bd8 <__ssprint_r>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	f040 8291 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8004fb6:	a929      	add	r1, sp, #164	; 0xa4
 8004fb8:	460c      	mov	r4, r1
 8004fba:	3d10      	subs	r5, #16
 8004fbc:	e7be      	b.n	8004f3c <_svfprintf_r+0xd54>
 8004fbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	dc75      	bgt.n	80050b0 <_svfprintf_r+0xec8>
 8004fc4:	4b38      	ldr	r3, [pc, #224]	; (80050a8 <_svfprintf_r+0xec0>)
 8004fc6:	6023      	str	r3, [r4, #0]
 8004fc8:	2301      	movs	r3, #1
 8004fca:	441e      	add	r6, r3
 8004fcc:	6063      	str	r3, [r4, #4]
 8004fce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004fd0:	9628      	str	r6, [sp, #160]	; 0xa0
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	2b07      	cmp	r3, #7
 8004fd6:	9327      	str	r3, [sp, #156]	; 0x9c
 8004fd8:	dc3e      	bgt.n	8005058 <_svfprintf_r+0xe70>
 8004fda:	3408      	adds	r4, #8
 8004fdc:	9908      	ldr	r1, [sp, #32]
 8004fde:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004fe0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	f00a 0101 	and.w	r1, sl, #1
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	f43f acc4 	beq.w	8004976 <_svfprintf_r+0x78e>
 8004fee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004ff0:	6022      	str	r2, [r4, #0]
 8004ff2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ff4:	4413      	add	r3, r2
 8004ff6:	9328      	str	r3, [sp, #160]	; 0xa0
 8004ff8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ffa:	6062      	str	r2, [r4, #4]
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	2b07      	cmp	r3, #7
 8005000:	9327      	str	r3, [sp, #156]	; 0x9c
 8005002:	dc33      	bgt.n	800506c <_svfprintf_r+0xe84>
 8005004:	3408      	adds	r4, #8
 8005006:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005008:	2d00      	cmp	r5, #0
 800500a:	da1c      	bge.n	8005046 <_svfprintf_r+0xe5e>
 800500c:	4623      	mov	r3, r4
 800500e:	f04f 0810 	mov.w	r8, #16
 8005012:	4e26      	ldr	r6, [pc, #152]	; (80050ac <_svfprintf_r+0xec4>)
 8005014:	426d      	negs	r5, r5
 8005016:	2d10      	cmp	r5, #16
 8005018:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800501c:	f104 0408 	add.w	r4, r4, #8
 8005020:	f102 0201 	add.w	r2, r2, #1
 8005024:	601e      	str	r6, [r3, #0]
 8005026:	dc2b      	bgt.n	8005080 <_svfprintf_r+0xe98>
 8005028:	605d      	str	r5, [r3, #4]
 800502a:	2a07      	cmp	r2, #7
 800502c:	440d      	add	r5, r1
 800502e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8005032:	dd08      	ble.n	8005046 <_svfprintf_r+0xe5e>
 8005034:	4659      	mov	r1, fp
 8005036:	4648      	mov	r0, r9
 8005038:	aa26      	add	r2, sp, #152	; 0x98
 800503a:	f003 fdcd 	bl	8008bd8 <__ssprint_r>
 800503e:	2800      	cmp	r0, #0
 8005040:	f040 824a 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005044:	ac29      	add	r4, sp, #164	; 0xa4
 8005046:	9b07      	ldr	r3, [sp, #28]
 8005048:	9a08      	ldr	r2, [sp, #32]
 800504a:	6023      	str	r3, [r4, #0]
 800504c:	9b08      	ldr	r3, [sp, #32]
 800504e:	6063      	str	r3, [r4, #4]
 8005050:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005052:	4413      	add	r3, r2
 8005054:	9328      	str	r3, [sp, #160]	; 0xa0
 8005056:	e487      	b.n	8004968 <_svfprintf_r+0x780>
 8005058:	4659      	mov	r1, fp
 800505a:	4648      	mov	r0, r9
 800505c:	aa26      	add	r2, sp, #152	; 0x98
 800505e:	f003 fdbb 	bl	8008bd8 <__ssprint_r>
 8005062:	2800      	cmp	r0, #0
 8005064:	f040 8238 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005068:	ac29      	add	r4, sp, #164	; 0xa4
 800506a:	e7b7      	b.n	8004fdc <_svfprintf_r+0xdf4>
 800506c:	4659      	mov	r1, fp
 800506e:	4648      	mov	r0, r9
 8005070:	aa26      	add	r2, sp, #152	; 0x98
 8005072:	f003 fdb1 	bl	8008bd8 <__ssprint_r>
 8005076:	2800      	cmp	r0, #0
 8005078:	f040 822e 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800507c:	ac29      	add	r4, sp, #164	; 0xa4
 800507e:	e7c2      	b.n	8005006 <_svfprintf_r+0xe1e>
 8005080:	3110      	adds	r1, #16
 8005082:	2a07      	cmp	r2, #7
 8005084:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8005088:	f8c3 8004 	str.w	r8, [r3, #4]
 800508c:	dd08      	ble.n	80050a0 <_svfprintf_r+0xeb8>
 800508e:	4659      	mov	r1, fp
 8005090:	4648      	mov	r0, r9
 8005092:	aa26      	add	r2, sp, #152	; 0x98
 8005094:	f003 fda0 	bl	8008bd8 <__ssprint_r>
 8005098:	2800      	cmp	r0, #0
 800509a:	f040 821d 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800509e:	ac29      	add	r4, sp, #164	; 0xa4
 80050a0:	4623      	mov	r3, r4
 80050a2:	3d10      	subs	r5, #16
 80050a4:	e7b7      	b.n	8005016 <_svfprintf_r+0xe2e>
 80050a6:	bf00      	nop
 80050a8:	0800a24a 	.word	0x0800a24a
 80050ac:	0800a25c 	.word	0x0800a25c
 80050b0:	9b08      	ldr	r3, [sp, #32]
 80050b2:	42ab      	cmp	r3, r5
 80050b4:	bfa8      	it	ge
 80050b6:	462b      	movge	r3, r5
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	4698      	mov	r8, r3
 80050bc:	dd0b      	ble.n	80050d6 <_svfprintf_r+0xeee>
 80050be:	9b07      	ldr	r3, [sp, #28]
 80050c0:	4446      	add	r6, r8
 80050c2:	e9c4 3800 	strd	r3, r8, [r4]
 80050c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80050c8:	9628      	str	r6, [sp, #160]	; 0xa0
 80050ca:	3301      	adds	r3, #1
 80050cc:	2b07      	cmp	r3, #7
 80050ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80050d0:	f300 808f 	bgt.w	80051f2 <_svfprintf_r+0x100a>
 80050d4:	3408      	adds	r4, #8
 80050d6:	f1b8 0f00 	cmp.w	r8, #0
 80050da:	bfb4      	ite	lt
 80050dc:	462e      	movlt	r6, r5
 80050de:	eba5 0608 	subge.w	r6, r5, r8
 80050e2:	2e00      	cmp	r6, #0
 80050e4:	dd1c      	ble.n	8005120 <_svfprintf_r+0xf38>
 80050e6:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8005368 <_svfprintf_r+0x1180>
 80050ea:	2e10      	cmp	r6, #16
 80050ec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80050f0:	f104 0108 	add.w	r1, r4, #8
 80050f4:	f103 0301 	add.w	r3, r3, #1
 80050f8:	f8c4 8000 	str.w	r8, [r4]
 80050fc:	f300 8083 	bgt.w	8005206 <_svfprintf_r+0x101e>
 8005100:	6066      	str	r6, [r4, #4]
 8005102:	2b07      	cmp	r3, #7
 8005104:	4416      	add	r6, r2
 8005106:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800510a:	f340 808f 	ble.w	800522c <_svfprintf_r+0x1044>
 800510e:	4659      	mov	r1, fp
 8005110:	4648      	mov	r0, r9
 8005112:	aa26      	add	r2, sp, #152	; 0x98
 8005114:	f003 fd60 	bl	8008bd8 <__ssprint_r>
 8005118:	2800      	cmp	r0, #0
 800511a:	f040 81dd 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800511e:	ac29      	add	r4, sp, #164	; 0xa4
 8005120:	9b07      	ldr	r3, [sp, #28]
 8005122:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8005126:	441d      	add	r5, r3
 8005128:	d00c      	beq.n	8005144 <_svfprintf_r+0xf5c>
 800512a:	4e8f      	ldr	r6, [pc, #572]	; (8005368 <_svfprintf_r+0x1180>)
 800512c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800512e:	2b00      	cmp	r3, #0
 8005130:	d17e      	bne.n	8005230 <_svfprintf_r+0x1048>
 8005132:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005134:	2b00      	cmp	r3, #0
 8005136:	d17e      	bne.n	8005236 <_svfprintf_r+0x104e>
 8005138:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800513c:	4413      	add	r3, r2
 800513e:	429d      	cmp	r5, r3
 8005140:	bf28      	it	cs
 8005142:	461d      	movcs	r5, r3
 8005144:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005146:	9a08      	ldr	r2, [sp, #32]
 8005148:	4293      	cmp	r3, r2
 800514a:	db02      	blt.n	8005152 <_svfprintf_r+0xf6a>
 800514c:	f01a 0f01 	tst.w	sl, #1
 8005150:	d00e      	beq.n	8005170 <_svfprintf_r+0xf88>
 8005152:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005154:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005156:	6023      	str	r3, [r4, #0]
 8005158:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800515a:	6063      	str	r3, [r4, #4]
 800515c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800515e:	4413      	add	r3, r2
 8005160:	9328      	str	r3, [sp, #160]	; 0xa0
 8005162:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005164:	3301      	adds	r3, #1
 8005166:	2b07      	cmp	r3, #7
 8005168:	9327      	str	r3, [sp, #156]	; 0x9c
 800516a:	f300 80e8 	bgt.w	800533e <_svfprintf_r+0x1156>
 800516e:	3408      	adds	r4, #8
 8005170:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8005172:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8005176:	440b      	add	r3, r1
 8005178:	1b8e      	subs	r6, r1, r6
 800517a:	1b5a      	subs	r2, r3, r5
 800517c:	4296      	cmp	r6, r2
 800517e:	bfa8      	it	ge
 8005180:	4616      	movge	r6, r2
 8005182:	2e00      	cmp	r6, #0
 8005184:	dd0b      	ble.n	800519e <_svfprintf_r+0xfb6>
 8005186:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005188:	e9c4 5600 	strd	r5, r6, [r4]
 800518c:	4433      	add	r3, r6
 800518e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005190:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005192:	3301      	adds	r3, #1
 8005194:	2b07      	cmp	r3, #7
 8005196:	9327      	str	r3, [sp, #156]	; 0x9c
 8005198:	f300 80db 	bgt.w	8005352 <_svfprintf_r+0x116a>
 800519c:	3408      	adds	r4, #8
 800519e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80051a0:	9b08      	ldr	r3, [sp, #32]
 80051a2:	2e00      	cmp	r6, #0
 80051a4:	eba3 0505 	sub.w	r5, r3, r5
 80051a8:	bfa8      	it	ge
 80051aa:	1bad      	subge	r5, r5, r6
 80051ac:	2d00      	cmp	r5, #0
 80051ae:	f77f abe2 	ble.w	8004976 <_svfprintf_r+0x78e>
 80051b2:	f04f 0810 	mov.w	r8, #16
 80051b6:	4e6c      	ldr	r6, [pc, #432]	; (8005368 <_svfprintf_r+0x1180>)
 80051b8:	2d10      	cmp	r5, #16
 80051ba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80051be:	f104 0108 	add.w	r1, r4, #8
 80051c2:	f103 0301 	add.w	r3, r3, #1
 80051c6:	6026      	str	r6, [r4, #0]
 80051c8:	f77f aec1 	ble.w	8004f4e <_svfprintf_r+0xd66>
 80051cc:	3210      	adds	r2, #16
 80051ce:	2b07      	cmp	r3, #7
 80051d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80051d4:	f8c4 8004 	str.w	r8, [r4, #4]
 80051d8:	dd08      	ble.n	80051ec <_svfprintf_r+0x1004>
 80051da:	4659      	mov	r1, fp
 80051dc:	4648      	mov	r0, r9
 80051de:	aa26      	add	r2, sp, #152	; 0x98
 80051e0:	f003 fcfa 	bl	8008bd8 <__ssprint_r>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	f040 8177 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80051ea:	a929      	add	r1, sp, #164	; 0xa4
 80051ec:	460c      	mov	r4, r1
 80051ee:	3d10      	subs	r5, #16
 80051f0:	e7e2      	b.n	80051b8 <_svfprintf_r+0xfd0>
 80051f2:	4659      	mov	r1, fp
 80051f4:	4648      	mov	r0, r9
 80051f6:	aa26      	add	r2, sp, #152	; 0x98
 80051f8:	f003 fcee 	bl	8008bd8 <__ssprint_r>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f040 816b 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005202:	ac29      	add	r4, sp, #164	; 0xa4
 8005204:	e767      	b.n	80050d6 <_svfprintf_r+0xeee>
 8005206:	2010      	movs	r0, #16
 8005208:	2b07      	cmp	r3, #7
 800520a:	4402      	add	r2, r0
 800520c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005210:	6060      	str	r0, [r4, #4]
 8005212:	dd08      	ble.n	8005226 <_svfprintf_r+0x103e>
 8005214:	4659      	mov	r1, fp
 8005216:	4648      	mov	r0, r9
 8005218:	aa26      	add	r2, sp, #152	; 0x98
 800521a:	f003 fcdd 	bl	8008bd8 <__ssprint_r>
 800521e:	2800      	cmp	r0, #0
 8005220:	f040 815a 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005224:	a929      	add	r1, sp, #164	; 0xa4
 8005226:	460c      	mov	r4, r1
 8005228:	3e10      	subs	r6, #16
 800522a:	e75e      	b.n	80050ea <_svfprintf_r+0xf02>
 800522c:	460c      	mov	r4, r1
 800522e:	e777      	b.n	8005120 <_svfprintf_r+0xf38>
 8005230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005232:	2b00      	cmp	r3, #0
 8005234:	d052      	beq.n	80052dc <_svfprintf_r+0x10f4>
 8005236:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005238:	3b01      	subs	r3, #1
 800523a:	930c      	str	r3, [sp, #48]	; 0x30
 800523c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800523e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005240:	6023      	str	r3, [r4, #0]
 8005242:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005244:	6063      	str	r3, [r4, #4]
 8005246:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005248:	4413      	add	r3, r2
 800524a:	9328      	str	r3, [sp, #160]	; 0xa0
 800524c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800524e:	3301      	adds	r3, #1
 8005250:	2b07      	cmp	r3, #7
 8005252:	9327      	str	r3, [sp, #156]	; 0x9c
 8005254:	dc49      	bgt.n	80052ea <_svfprintf_r+0x1102>
 8005256:	3408      	adds	r4, #8
 8005258:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800525c:	eb03 0802 	add.w	r8, r3, r2
 8005260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005262:	eba8 0805 	sub.w	r8, r8, r5
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	4598      	cmp	r8, r3
 800526a:	bfa8      	it	ge
 800526c:	4698      	movge	r8, r3
 800526e:	f1b8 0f00 	cmp.w	r8, #0
 8005272:	dd0a      	ble.n	800528a <_svfprintf_r+0x10a2>
 8005274:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005276:	e9c4 5800 	strd	r5, r8, [r4]
 800527a:	4443      	add	r3, r8
 800527c:	9328      	str	r3, [sp, #160]	; 0xa0
 800527e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005280:	3301      	adds	r3, #1
 8005282:	2b07      	cmp	r3, #7
 8005284:	9327      	str	r3, [sp, #156]	; 0x9c
 8005286:	dc3a      	bgt.n	80052fe <_svfprintf_r+0x1116>
 8005288:	3408      	adds	r4, #8
 800528a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800528c:	f1b8 0f00 	cmp.w	r8, #0
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	bfb4      	ite	lt
 8005294:	4698      	movlt	r8, r3
 8005296:	eba3 0808 	subge.w	r8, r3, r8
 800529a:	f1b8 0f00 	cmp.w	r8, #0
 800529e:	dd19      	ble.n	80052d4 <_svfprintf_r+0x10ec>
 80052a0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80052a4:	f1b8 0f10 	cmp.w	r8, #16
 80052a8:	f102 0201 	add.w	r2, r2, #1
 80052ac:	f104 0108 	add.w	r1, r4, #8
 80052b0:	6026      	str	r6, [r4, #0]
 80052b2:	dc2e      	bgt.n	8005312 <_svfprintf_r+0x112a>
 80052b4:	4443      	add	r3, r8
 80052b6:	2a07      	cmp	r2, #7
 80052b8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80052bc:	f8c4 8004 	str.w	r8, [r4, #4]
 80052c0:	dd3b      	ble.n	800533a <_svfprintf_r+0x1152>
 80052c2:	4659      	mov	r1, fp
 80052c4:	4648      	mov	r0, r9
 80052c6:	aa26      	add	r2, sp, #152	; 0x98
 80052c8:	f003 fc86 	bl	8008bd8 <__ssprint_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	f040 8103 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80052d2:	ac29      	add	r4, sp, #164	; 0xa4
 80052d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	441d      	add	r5, r3
 80052da:	e727      	b.n	800512c <_svfprintf_r+0xf44>
 80052dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052de:	3b01      	subs	r3, #1
 80052e0:	930e      	str	r3, [sp, #56]	; 0x38
 80052e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052e4:	3b01      	subs	r3, #1
 80052e6:	930d      	str	r3, [sp, #52]	; 0x34
 80052e8:	e7a8      	b.n	800523c <_svfprintf_r+0x1054>
 80052ea:	4659      	mov	r1, fp
 80052ec:	4648      	mov	r0, r9
 80052ee:	aa26      	add	r2, sp, #152	; 0x98
 80052f0:	f003 fc72 	bl	8008bd8 <__ssprint_r>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f040 80ef 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80052fa:	ac29      	add	r4, sp, #164	; 0xa4
 80052fc:	e7ac      	b.n	8005258 <_svfprintf_r+0x1070>
 80052fe:	4659      	mov	r1, fp
 8005300:	4648      	mov	r0, r9
 8005302:	aa26      	add	r2, sp, #152	; 0x98
 8005304:	f003 fc68 	bl	8008bd8 <__ssprint_r>
 8005308:	2800      	cmp	r0, #0
 800530a:	f040 80e5 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800530e:	ac29      	add	r4, sp, #164	; 0xa4
 8005310:	e7bb      	b.n	800528a <_svfprintf_r+0x10a2>
 8005312:	2010      	movs	r0, #16
 8005314:	2a07      	cmp	r2, #7
 8005316:	4403      	add	r3, r0
 8005318:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800531c:	6060      	str	r0, [r4, #4]
 800531e:	dd08      	ble.n	8005332 <_svfprintf_r+0x114a>
 8005320:	4659      	mov	r1, fp
 8005322:	4648      	mov	r0, r9
 8005324:	aa26      	add	r2, sp, #152	; 0x98
 8005326:	f003 fc57 	bl	8008bd8 <__ssprint_r>
 800532a:	2800      	cmp	r0, #0
 800532c:	f040 80d4 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005330:	a929      	add	r1, sp, #164	; 0xa4
 8005332:	460c      	mov	r4, r1
 8005334:	f1a8 0810 	sub.w	r8, r8, #16
 8005338:	e7b2      	b.n	80052a0 <_svfprintf_r+0x10b8>
 800533a:	460c      	mov	r4, r1
 800533c:	e7ca      	b.n	80052d4 <_svfprintf_r+0x10ec>
 800533e:	4659      	mov	r1, fp
 8005340:	4648      	mov	r0, r9
 8005342:	aa26      	add	r2, sp, #152	; 0x98
 8005344:	f003 fc48 	bl	8008bd8 <__ssprint_r>
 8005348:	2800      	cmp	r0, #0
 800534a:	f040 80c5 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 800534e:	ac29      	add	r4, sp, #164	; 0xa4
 8005350:	e70e      	b.n	8005170 <_svfprintf_r+0xf88>
 8005352:	4659      	mov	r1, fp
 8005354:	4648      	mov	r0, r9
 8005356:	aa26      	add	r2, sp, #152	; 0x98
 8005358:	f003 fc3e 	bl	8008bd8 <__ssprint_r>
 800535c:	2800      	cmp	r0, #0
 800535e:	f040 80bb 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 8005362:	ac29      	add	r4, sp, #164	; 0xa4
 8005364:	e71b      	b.n	800519e <_svfprintf_r+0xfb6>
 8005366:	bf00      	nop
 8005368:	0800a25c 	.word	0x0800a25c
 800536c:	9a08      	ldr	r2, [sp, #32]
 800536e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005370:	2a01      	cmp	r2, #1
 8005372:	9a07      	ldr	r2, [sp, #28]
 8005374:	f106 0601 	add.w	r6, r6, #1
 8005378:	6022      	str	r2, [r4, #0]
 800537a:	f04f 0201 	mov.w	r2, #1
 800537e:	f103 0301 	add.w	r3, r3, #1
 8005382:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005386:	f104 0508 	add.w	r5, r4, #8
 800538a:	6062      	str	r2, [r4, #4]
 800538c:	dc02      	bgt.n	8005394 <_svfprintf_r+0x11ac>
 800538e:	f01a 0f01 	tst.w	sl, #1
 8005392:	d07a      	beq.n	800548a <_svfprintf_r+0x12a2>
 8005394:	2b07      	cmp	r3, #7
 8005396:	dd08      	ble.n	80053aa <_svfprintf_r+0x11c2>
 8005398:	4659      	mov	r1, fp
 800539a:	4648      	mov	r0, r9
 800539c:	aa26      	add	r2, sp, #152	; 0x98
 800539e:	f003 fc1b 	bl	8008bd8 <__ssprint_r>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	f040 8098 	bne.w	80054d8 <_svfprintf_r+0x12f0>
 80053a8:	ad29      	add	r5, sp, #164	; 0xa4
 80053aa:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80053ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80053ae:	602b      	str	r3, [r5, #0]
 80053b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80053b2:	606b      	str	r3, [r5, #4]
 80053b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053b6:	4413      	add	r3, r2
 80053b8:	9328      	str	r3, [sp, #160]	; 0xa0
 80053ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80053bc:	3301      	adds	r3, #1
 80053be:	2b07      	cmp	r3, #7
 80053c0:	9327      	str	r3, [sp, #156]	; 0x9c
 80053c2:	dc32      	bgt.n	800542a <_svfprintf_r+0x1242>
 80053c4:	3508      	adds	r5, #8
 80053c6:	9b08      	ldr	r3, [sp, #32]
 80053c8:	2200      	movs	r2, #0
 80053ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80053ce:	1e5c      	subs	r4, r3, #1
 80053d0:	2300      	movs	r3, #0
 80053d2:	f7fb fae9 	bl	80009a8 <__aeabi_dcmpeq>
 80053d6:	2800      	cmp	r0, #0
 80053d8:	d130      	bne.n	800543c <_svfprintf_r+0x1254>
 80053da:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80053dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053de:	9807      	ldr	r0, [sp, #28]
 80053e0:	9a08      	ldr	r2, [sp, #32]
 80053e2:	3101      	adds	r1, #1
 80053e4:	3b01      	subs	r3, #1
 80053e6:	3001      	adds	r0, #1
 80053e8:	4413      	add	r3, r2
 80053ea:	2907      	cmp	r1, #7
 80053ec:	e9c5 0400 	strd	r0, r4, [r5]
 80053f0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80053f4:	dd4c      	ble.n	8005490 <_svfprintf_r+0x12a8>
 80053f6:	4659      	mov	r1, fp
 80053f8:	4648      	mov	r0, r9
 80053fa:	aa26      	add	r2, sp, #152	; 0x98
 80053fc:	f003 fbec 	bl	8008bd8 <__ssprint_r>
 8005400:	2800      	cmp	r0, #0
 8005402:	d169      	bne.n	80054d8 <_svfprintf_r+0x12f0>
 8005404:	ad29      	add	r5, sp, #164	; 0xa4
 8005406:	ab22      	add	r3, sp, #136	; 0x88
 8005408:	602b      	str	r3, [r5, #0]
 800540a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800540c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800540e:	606b      	str	r3, [r5, #4]
 8005410:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005412:	4413      	add	r3, r2
 8005414:	9328      	str	r3, [sp, #160]	; 0xa0
 8005416:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005418:	3301      	adds	r3, #1
 800541a:	2b07      	cmp	r3, #7
 800541c:	9327      	str	r3, [sp, #156]	; 0x9c
 800541e:	f73f ad9d 	bgt.w	8004f5c <_svfprintf_r+0xd74>
 8005422:	f105 0408 	add.w	r4, r5, #8
 8005426:	f7ff baa6 	b.w	8004976 <_svfprintf_r+0x78e>
 800542a:	4659      	mov	r1, fp
 800542c:	4648      	mov	r0, r9
 800542e:	aa26      	add	r2, sp, #152	; 0x98
 8005430:	f003 fbd2 	bl	8008bd8 <__ssprint_r>
 8005434:	2800      	cmp	r0, #0
 8005436:	d14f      	bne.n	80054d8 <_svfprintf_r+0x12f0>
 8005438:	ad29      	add	r5, sp, #164	; 0xa4
 800543a:	e7c4      	b.n	80053c6 <_svfprintf_r+0x11de>
 800543c:	2c00      	cmp	r4, #0
 800543e:	dde2      	ble.n	8005406 <_svfprintf_r+0x121e>
 8005440:	f04f 0810 	mov.w	r8, #16
 8005444:	4e51      	ldr	r6, [pc, #324]	; (800558c <_svfprintf_r+0x13a4>)
 8005446:	2c10      	cmp	r4, #16
 8005448:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800544c:	f105 0108 	add.w	r1, r5, #8
 8005450:	f103 0301 	add.w	r3, r3, #1
 8005454:	602e      	str	r6, [r5, #0]
 8005456:	dc07      	bgt.n	8005468 <_svfprintf_r+0x1280>
 8005458:	606c      	str	r4, [r5, #4]
 800545a:	2b07      	cmp	r3, #7
 800545c:	4414      	add	r4, r2
 800545e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005462:	dcc8      	bgt.n	80053f6 <_svfprintf_r+0x120e>
 8005464:	460d      	mov	r5, r1
 8005466:	e7ce      	b.n	8005406 <_svfprintf_r+0x121e>
 8005468:	3210      	adds	r2, #16
 800546a:	2b07      	cmp	r3, #7
 800546c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005470:	f8c5 8004 	str.w	r8, [r5, #4]
 8005474:	dd06      	ble.n	8005484 <_svfprintf_r+0x129c>
 8005476:	4659      	mov	r1, fp
 8005478:	4648      	mov	r0, r9
 800547a:	aa26      	add	r2, sp, #152	; 0x98
 800547c:	f003 fbac 	bl	8008bd8 <__ssprint_r>
 8005480:	bb50      	cbnz	r0, 80054d8 <_svfprintf_r+0x12f0>
 8005482:	a929      	add	r1, sp, #164	; 0xa4
 8005484:	460d      	mov	r5, r1
 8005486:	3c10      	subs	r4, #16
 8005488:	e7dd      	b.n	8005446 <_svfprintf_r+0x125e>
 800548a:	2b07      	cmp	r3, #7
 800548c:	ddbb      	ble.n	8005406 <_svfprintf_r+0x121e>
 800548e:	e7b2      	b.n	80053f6 <_svfprintf_r+0x120e>
 8005490:	3508      	adds	r5, #8
 8005492:	e7b8      	b.n	8005406 <_svfprintf_r+0x121e>
 8005494:	460c      	mov	r4, r1
 8005496:	f7ff ba6e 	b.w	8004976 <_svfprintf_r+0x78e>
 800549a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800549e:	1a9d      	subs	r5, r3, r2
 80054a0:	2d00      	cmp	r5, #0
 80054a2:	f77f aa6c 	ble.w	800497e <_svfprintf_r+0x796>
 80054a6:	f04f 0810 	mov.w	r8, #16
 80054aa:	4e39      	ldr	r6, [pc, #228]	; (8005590 <_svfprintf_r+0x13a8>)
 80054ac:	2d10      	cmp	r5, #16
 80054ae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80054b2:	6026      	str	r6, [r4, #0]
 80054b4:	f103 0301 	add.w	r3, r3, #1
 80054b8:	dc17      	bgt.n	80054ea <_svfprintf_r+0x1302>
 80054ba:	6065      	str	r5, [r4, #4]
 80054bc:	2b07      	cmp	r3, #7
 80054be:	4415      	add	r5, r2
 80054c0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80054c4:	f77f aa5b 	ble.w	800497e <_svfprintf_r+0x796>
 80054c8:	4659      	mov	r1, fp
 80054ca:	4648      	mov	r0, r9
 80054cc:	aa26      	add	r2, sp, #152	; 0x98
 80054ce:	f003 fb83 	bl	8008bd8 <__ssprint_r>
 80054d2:	2800      	cmp	r0, #0
 80054d4:	f43f aa53 	beq.w	800497e <_svfprintf_r+0x796>
 80054d8:	2f00      	cmp	r7, #0
 80054da:	f43f a87e 	beq.w	80045da <_svfprintf_r+0x3f2>
 80054de:	4639      	mov	r1, r7
 80054e0:	4648      	mov	r0, r9
 80054e2:	f002 fb3d 	bl	8007b60 <_free_r>
 80054e6:	f7ff b878 	b.w	80045da <_svfprintf_r+0x3f2>
 80054ea:	3210      	adds	r2, #16
 80054ec:	2b07      	cmp	r3, #7
 80054ee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80054f2:	f8c4 8004 	str.w	r8, [r4, #4]
 80054f6:	dc02      	bgt.n	80054fe <_svfprintf_r+0x1316>
 80054f8:	3408      	adds	r4, #8
 80054fa:	3d10      	subs	r5, #16
 80054fc:	e7d6      	b.n	80054ac <_svfprintf_r+0x12c4>
 80054fe:	4659      	mov	r1, fp
 8005500:	4648      	mov	r0, r9
 8005502:	aa26      	add	r2, sp, #152	; 0x98
 8005504:	f003 fb68 	bl	8008bd8 <__ssprint_r>
 8005508:	2800      	cmp	r0, #0
 800550a:	d1e5      	bne.n	80054d8 <_svfprintf_r+0x12f0>
 800550c:	ac29      	add	r4, sp, #164	; 0xa4
 800550e:	e7f4      	b.n	80054fa <_svfprintf_r+0x1312>
 8005510:	4639      	mov	r1, r7
 8005512:	4648      	mov	r0, r9
 8005514:	f002 fb24 	bl	8007b60 <_free_r>
 8005518:	f7ff ba48 	b.w	80049ac <_svfprintf_r+0x7c4>
 800551c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800551e:	2b00      	cmp	r3, #0
 8005520:	f43f a85b 	beq.w	80045da <_svfprintf_r+0x3f2>
 8005524:	4659      	mov	r1, fp
 8005526:	4648      	mov	r0, r9
 8005528:	aa26      	add	r2, sp, #152	; 0x98
 800552a:	f003 fb55 	bl	8008bd8 <__ssprint_r>
 800552e:	f7ff b854 	b.w	80045da <_svfprintf_r+0x3f2>
 8005532:	ea56 0207 	orrs.w	r2, r6, r7
 8005536:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800553a:	f43f ab54 	beq.w	8004be6 <_svfprintf_r+0x9fe>
 800553e:	2b01      	cmp	r3, #1
 8005540:	f43f abea 	beq.w	8004d18 <_svfprintf_r+0xb30>
 8005544:	2b02      	cmp	r3, #2
 8005546:	ab52      	add	r3, sp, #328	; 0x148
 8005548:	9307      	str	r3, [sp, #28]
 800554a:	f43f ac3d 	beq.w	8004dc8 <_svfprintf_r+0xbe0>
 800554e:	9907      	ldr	r1, [sp, #28]
 8005550:	f006 0307 	and.w	r3, r6, #7
 8005554:	460a      	mov	r2, r1
 8005556:	3330      	adds	r3, #48	; 0x30
 8005558:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800555c:	9207      	str	r2, [sp, #28]
 800555e:	08f2      	lsrs	r2, r6, #3
 8005560:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005564:	08f8      	lsrs	r0, r7, #3
 8005566:	4616      	mov	r6, r2
 8005568:	4607      	mov	r7, r0
 800556a:	ea56 0207 	orrs.w	r2, r6, r7
 800556e:	d1ee      	bne.n	800554e <_svfprintf_r+0x1366>
 8005570:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005572:	07d2      	lsls	r2, r2, #31
 8005574:	f57f ac16 	bpl.w	8004da4 <_svfprintf_r+0xbbc>
 8005578:	2b30      	cmp	r3, #48	; 0x30
 800557a:	f43f ac13 	beq.w	8004da4 <_svfprintf_r+0xbbc>
 800557e:	2330      	movs	r3, #48	; 0x30
 8005580:	9a07      	ldr	r2, [sp, #28]
 8005582:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005586:	1e8b      	subs	r3, r1, #2
 8005588:	9307      	str	r3, [sp, #28]
 800558a:	e40b      	b.n	8004da4 <_svfprintf_r+0xbbc>
 800558c:	0800a25c 	.word	0x0800a25c
 8005590:	0800a24c 	.word	0x0800a24c

08005594 <sysconf>:
 8005594:	2808      	cmp	r0, #8
 8005596:	b508      	push	{r3, lr}
 8005598:	d006      	beq.n	80055a8 <sysconf+0x14>
 800559a:	f7fe fad3 	bl	8003b44 <__errno>
 800559e:	2316      	movs	r3, #22
 80055a0:	6003      	str	r3, [r0, #0]
 80055a2:	f04f 30ff 	mov.w	r0, #4294967295
 80055a6:	bd08      	pop	{r3, pc}
 80055a8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80055ac:	e7fb      	b.n	80055a6 <sysconf+0x12>
	...

080055b0 <_vfprintf_r>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	b0d3      	sub	sp, #332	; 0x14c
 80055b6:	468a      	mov	sl, r1
 80055b8:	4691      	mov	r9, r2
 80055ba:	461c      	mov	r4, r3
 80055bc:	461e      	mov	r6, r3
 80055be:	4683      	mov	fp, r0
 80055c0:	f002 fcf8 	bl	8007fb4 <_localeconv_r>
 80055c4:	6803      	ldr	r3, [r0, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	9318      	str	r3, [sp, #96]	; 0x60
 80055ca:	f7fa fdc1 	bl	8000150 <strlen>
 80055ce:	9012      	str	r0, [sp, #72]	; 0x48
 80055d0:	f1bb 0f00 	cmp.w	fp, #0
 80055d4:	d005      	beq.n	80055e2 <_vfprintf_r+0x32>
 80055d6:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80055da:	b913      	cbnz	r3, 80055e2 <_vfprintf_r+0x32>
 80055dc:	4658      	mov	r0, fp
 80055de:	f002 fa2f 	bl	8007a40 <__sinit>
 80055e2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80055e6:	07da      	lsls	r2, r3, #31
 80055e8:	d407      	bmi.n	80055fa <_vfprintf_r+0x4a>
 80055ea:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80055ee:	059b      	lsls	r3, r3, #22
 80055f0:	d403      	bmi.n	80055fa <_vfprintf_r+0x4a>
 80055f2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80055f6:	f002 fce3 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 80055fa:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80055fe:	049f      	lsls	r7, r3, #18
 8005600:	d409      	bmi.n	8005616 <_vfprintf_r+0x66>
 8005602:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005606:	f8aa 300c 	strh.w	r3, [sl, #12]
 800560a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800560e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005612:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8005616:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800561a:	071d      	lsls	r5, r3, #28
 800561c:	d502      	bpl.n	8005624 <_vfprintf_r+0x74>
 800561e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005622:	b9c3      	cbnz	r3, 8005656 <_vfprintf_r+0xa6>
 8005624:	4651      	mov	r1, sl
 8005626:	4658      	mov	r0, fp
 8005628:	f001 fa5c 	bl	8006ae4 <__swsetup_r>
 800562c:	b198      	cbz	r0, 8005656 <_vfprintf_r+0xa6>
 800562e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005632:	07dc      	lsls	r4, r3, #31
 8005634:	d506      	bpl.n	8005644 <_vfprintf_r+0x94>
 8005636:	f04f 33ff 	mov.w	r3, #4294967295
 800563a:	9313      	str	r3, [sp, #76]	; 0x4c
 800563c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800563e:	b053      	add	sp, #332	; 0x14c
 8005640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005644:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005648:	0598      	lsls	r0, r3, #22
 800564a:	d4f4      	bmi.n	8005636 <_vfprintf_r+0x86>
 800564c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005650:	f002 fcb7 	bl	8007fc2 <__retarget_lock_release_recursive>
 8005654:	e7ef      	b.n	8005636 <_vfprintf_r+0x86>
 8005656:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800565a:	f003 021a 	and.w	r2, r3, #26
 800565e:	2a0a      	cmp	r2, #10
 8005660:	d115      	bne.n	800568e <_vfprintf_r+0xde>
 8005662:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8005666:	2a00      	cmp	r2, #0
 8005668:	db11      	blt.n	800568e <_vfprintf_r+0xde>
 800566a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800566e:	07d1      	lsls	r1, r2, #31
 8005670:	d405      	bmi.n	800567e <_vfprintf_r+0xce>
 8005672:	059a      	lsls	r2, r3, #22
 8005674:	d403      	bmi.n	800567e <_vfprintf_r+0xce>
 8005676:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800567a:	f002 fca2 	bl	8007fc2 <__retarget_lock_release_recursive>
 800567e:	4623      	mov	r3, r4
 8005680:	464a      	mov	r2, r9
 8005682:	4651      	mov	r1, sl
 8005684:	4658      	mov	r0, fp
 8005686:	f001 f9b3 	bl	80069f0 <__sbprintf>
 800568a:	9013      	str	r0, [sp, #76]	; 0x4c
 800568c:	e7d6      	b.n	800563c <_vfprintf_r+0x8c>
 800568e:	2500      	movs	r5, #0
 8005690:	2200      	movs	r2, #0
 8005692:	2300      	movs	r3, #0
 8005694:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005698:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800569c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80056a0:	ac29      	add	r4, sp, #164	; 0xa4
 80056a2:	9426      	str	r4, [sp, #152]	; 0x98
 80056a4:	9508      	str	r5, [sp, #32]
 80056a6:	950e      	str	r5, [sp, #56]	; 0x38
 80056a8:	9516      	str	r5, [sp, #88]	; 0x58
 80056aa:	9519      	str	r5, [sp, #100]	; 0x64
 80056ac:	9513      	str	r5, [sp, #76]	; 0x4c
 80056ae:	464b      	mov	r3, r9
 80056b0:	461d      	mov	r5, r3
 80056b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056b6:	b10a      	cbz	r2, 80056bc <_vfprintf_r+0x10c>
 80056b8:	2a25      	cmp	r2, #37	; 0x25
 80056ba:	d1f9      	bne.n	80056b0 <_vfprintf_r+0x100>
 80056bc:	ebb5 0709 	subs.w	r7, r5, r9
 80056c0:	d00d      	beq.n	80056de <_vfprintf_r+0x12e>
 80056c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80056c4:	e9c4 9700 	strd	r9, r7, [r4]
 80056c8:	443b      	add	r3, r7
 80056ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80056cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80056ce:	3301      	adds	r3, #1
 80056d0:	2b07      	cmp	r3, #7
 80056d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80056d4:	dc7a      	bgt.n	80057cc <_vfprintf_r+0x21c>
 80056d6:	3408      	adds	r4, #8
 80056d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80056da:	443b      	add	r3, r7
 80056dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80056de:	782b      	ldrb	r3, [r5, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f001 813d 	beq.w	8006960 <_vfprintf_r+0x13b0>
 80056e6:	2300      	movs	r3, #0
 80056e8:	f04f 32ff 	mov.w	r2, #4294967295
 80056ec:	4698      	mov	r8, r3
 80056ee:	270a      	movs	r7, #10
 80056f0:	212b      	movs	r1, #43	; 0x2b
 80056f2:	3501      	adds	r5, #1
 80056f4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80056f8:	9207      	str	r2, [sp, #28]
 80056fa:	9314      	str	r3, [sp, #80]	; 0x50
 80056fc:	462a      	mov	r2, r5
 80056fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005702:	930b      	str	r3, [sp, #44]	; 0x2c
 8005704:	4613      	mov	r3, r2
 8005706:	930f      	str	r3, [sp, #60]	; 0x3c
 8005708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800570a:	3b20      	subs	r3, #32
 800570c:	2b5a      	cmp	r3, #90	; 0x5a
 800570e:	f200 85a6 	bhi.w	800625e <_vfprintf_r+0xcae>
 8005712:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005716:	007e      	.short	0x007e
 8005718:	05a405a4 	.word	0x05a405a4
 800571c:	05a40086 	.word	0x05a40086
 8005720:	05a405a4 	.word	0x05a405a4
 8005724:	05a40065 	.word	0x05a40065
 8005728:	008905a4 	.word	0x008905a4
 800572c:	05a40093 	.word	0x05a40093
 8005730:	00960090 	.word	0x00960090
 8005734:	00b205a4 	.word	0x00b205a4
 8005738:	00b500b5 	.word	0x00b500b5
 800573c:	00b500b5 	.word	0x00b500b5
 8005740:	00b500b5 	.word	0x00b500b5
 8005744:	00b500b5 	.word	0x00b500b5
 8005748:	05a400b5 	.word	0x05a400b5
 800574c:	05a405a4 	.word	0x05a405a4
 8005750:	05a405a4 	.word	0x05a405a4
 8005754:	05a405a4 	.word	0x05a405a4
 8005758:	05a4011f 	.word	0x05a4011f
 800575c:	00f500e2 	.word	0x00f500e2
 8005760:	011f011f 	.word	0x011f011f
 8005764:	05a4011f 	.word	0x05a4011f
 8005768:	05a405a4 	.word	0x05a405a4
 800576c:	00c505a4 	.word	0x00c505a4
 8005770:	05a405a4 	.word	0x05a405a4
 8005774:	05a40484 	.word	0x05a40484
 8005778:	05a405a4 	.word	0x05a405a4
 800577c:	05a404cb 	.word	0x05a404cb
 8005780:	05a404ec 	.word	0x05a404ec
 8005784:	050b05a4 	.word	0x050b05a4
 8005788:	05a405a4 	.word	0x05a405a4
 800578c:	05a405a4 	.word	0x05a405a4
 8005790:	05a405a4 	.word	0x05a405a4
 8005794:	05a405a4 	.word	0x05a405a4
 8005798:	05a4011f 	.word	0x05a4011f
 800579c:	00f700e2 	.word	0x00f700e2
 80057a0:	011f011f 	.word	0x011f011f
 80057a4:	00c8011f 	.word	0x00c8011f
 80057a8:	00dc00f7 	.word	0x00dc00f7
 80057ac:	00d505a4 	.word	0x00d505a4
 80057b0:	046105a4 	.word	0x046105a4
 80057b4:	04ba0486 	.word	0x04ba0486
 80057b8:	05a400dc 	.word	0x05a400dc
 80057bc:	007c04cb 	.word	0x007c04cb
 80057c0:	05a404ee 	.word	0x05a404ee
 80057c4:	052805a4 	.word	0x052805a4
 80057c8:	007c05a4 	.word	0x007c05a4
 80057cc:	4651      	mov	r1, sl
 80057ce:	4658      	mov	r0, fp
 80057d0:	aa26      	add	r2, sp, #152	; 0x98
 80057d2:	f003 fa7c 	bl	8008cce <__sprint_r>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	f040 8127 	bne.w	8005a2a <_vfprintf_r+0x47a>
 80057dc:	ac29      	add	r4, sp, #164	; 0xa4
 80057de:	e77b      	b.n	80056d8 <_vfprintf_r+0x128>
 80057e0:	4658      	mov	r0, fp
 80057e2:	f002 fbe7 	bl	8007fb4 <_localeconv_r>
 80057e6:	6843      	ldr	r3, [r0, #4]
 80057e8:	4618      	mov	r0, r3
 80057ea:	9319      	str	r3, [sp, #100]	; 0x64
 80057ec:	f7fa fcb0 	bl	8000150 <strlen>
 80057f0:	9016      	str	r0, [sp, #88]	; 0x58
 80057f2:	4658      	mov	r0, fp
 80057f4:	f002 fbde 	bl	8007fb4 <_localeconv_r>
 80057f8:	6883      	ldr	r3, [r0, #8]
 80057fa:	212b      	movs	r1, #43	; 0x2b
 80057fc:	930e      	str	r3, [sp, #56]	; 0x38
 80057fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005800:	b12b      	cbz	r3, 800580e <_vfprintf_r+0x25e>
 8005802:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005804:	b11b      	cbz	r3, 800580e <_vfprintf_r+0x25e>
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	b10b      	cbz	r3, 800580e <_vfprintf_r+0x25e>
 800580a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800580e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005810:	e774      	b.n	80056fc <_vfprintf_r+0x14c>
 8005812:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1f9      	bne.n	800580e <_vfprintf_r+0x25e>
 800581a:	2320      	movs	r3, #32
 800581c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005820:	e7f5      	b.n	800580e <_vfprintf_r+0x25e>
 8005822:	f048 0801 	orr.w	r8, r8, #1
 8005826:	e7f2      	b.n	800580e <_vfprintf_r+0x25e>
 8005828:	f856 3b04 	ldr.w	r3, [r6], #4
 800582c:	2b00      	cmp	r3, #0
 800582e:	9314      	str	r3, [sp, #80]	; 0x50
 8005830:	daed      	bge.n	800580e <_vfprintf_r+0x25e>
 8005832:	425b      	negs	r3, r3
 8005834:	9314      	str	r3, [sp, #80]	; 0x50
 8005836:	f048 0804 	orr.w	r8, r8, #4
 800583a:	e7e8      	b.n	800580e <_vfprintf_r+0x25e>
 800583c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8005840:	e7e5      	b.n	800580e <_vfprintf_r+0x25e>
 8005842:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005848:	2a2a      	cmp	r2, #42	; 0x2a
 800584a:	920b      	str	r2, [sp, #44]	; 0x2c
 800584c:	d112      	bne.n	8005874 <_vfprintf_r+0x2c4>
 800584e:	f856 0b04 	ldr.w	r0, [r6], #4
 8005852:	930f      	str	r3, [sp, #60]	; 0x3c
 8005854:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8005858:	9207      	str	r2, [sp, #28]
 800585a:	e7d8      	b.n	800580e <_vfprintf_r+0x25e>
 800585c:	9807      	ldr	r0, [sp, #28]
 800585e:	fb07 2200 	mla	r2, r7, r0, r2
 8005862:	9207      	str	r2, [sp, #28]
 8005864:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005868:	920b      	str	r2, [sp, #44]	; 0x2c
 800586a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800586c:	3a30      	subs	r2, #48	; 0x30
 800586e:	2a09      	cmp	r2, #9
 8005870:	d9f4      	bls.n	800585c <_vfprintf_r+0x2ac>
 8005872:	e748      	b.n	8005706 <_vfprintf_r+0x156>
 8005874:	2200      	movs	r2, #0
 8005876:	9207      	str	r2, [sp, #28]
 8005878:	e7f7      	b.n	800586a <_vfprintf_r+0x2ba>
 800587a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800587e:	e7c6      	b.n	800580e <_vfprintf_r+0x25e>
 8005880:	2200      	movs	r2, #0
 8005882:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005884:	9214      	str	r2, [sp, #80]	; 0x50
 8005886:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005888:	9814      	ldr	r0, [sp, #80]	; 0x50
 800588a:	3a30      	subs	r2, #48	; 0x30
 800588c:	fb07 2200 	mla	r2, r7, r0, r2
 8005890:	9214      	str	r2, [sp, #80]	; 0x50
 8005892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005896:	920b      	str	r2, [sp, #44]	; 0x2c
 8005898:	3a30      	subs	r2, #48	; 0x30
 800589a:	2a09      	cmp	r2, #9
 800589c:	d9f3      	bls.n	8005886 <_vfprintf_r+0x2d6>
 800589e:	e732      	b.n	8005706 <_vfprintf_r+0x156>
 80058a0:	f048 0808 	orr.w	r8, r8, #8
 80058a4:	e7b3      	b.n	800580e <_vfprintf_r+0x25e>
 80058a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b68      	cmp	r3, #104	; 0x68
 80058ac:	bf01      	itttt	eq
 80058ae:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80058b0:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80058b4:	3301      	addeq	r3, #1
 80058b6:	930f      	streq	r3, [sp, #60]	; 0x3c
 80058b8:	bf18      	it	ne
 80058ba:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80058be:	e7a6      	b.n	800580e <_vfprintf_r+0x25e>
 80058c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	2b6c      	cmp	r3, #108	; 0x6c
 80058c6:	d105      	bne.n	80058d4 <_vfprintf_r+0x324>
 80058c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058ca:	3301      	adds	r3, #1
 80058cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80058ce:	f048 0820 	orr.w	r8, r8, #32
 80058d2:	e79c      	b.n	800580e <_vfprintf_r+0x25e>
 80058d4:	f048 0810 	orr.w	r8, r8, #16
 80058d8:	e799      	b.n	800580e <_vfprintf_r+0x25e>
 80058da:	4632      	mov	r2, r6
 80058dc:	2000      	movs	r0, #0
 80058de:	f852 3b04 	ldr.w	r3, [r2], #4
 80058e2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80058e6:	920a      	str	r2, [sp, #40]	; 0x28
 80058e8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80058ec:	2301      	movs	r3, #1
 80058ee:	4607      	mov	r7, r0
 80058f0:	4606      	mov	r6, r0
 80058f2:	4605      	mov	r5, r0
 80058f4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80058f8:	9307      	str	r3, [sp, #28]
 80058fa:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80058fe:	e1b4      	b.n	8005c6a <_vfprintf_r+0x6ba>
 8005900:	f048 0810 	orr.w	r8, r8, #16
 8005904:	f018 0f20 	tst.w	r8, #32
 8005908:	d011      	beq.n	800592e <_vfprintf_r+0x37e>
 800590a:	3607      	adds	r6, #7
 800590c:	f026 0307 	bic.w	r3, r6, #7
 8005910:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005914:	930a      	str	r3, [sp, #40]	; 0x28
 8005916:	2e00      	cmp	r6, #0
 8005918:	f177 0300 	sbcs.w	r3, r7, #0
 800591c:	da05      	bge.n	800592a <_vfprintf_r+0x37a>
 800591e:	232d      	movs	r3, #45	; 0x2d
 8005920:	4276      	negs	r6, r6
 8005922:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005926:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800592a:	2301      	movs	r3, #1
 800592c:	e388      	b.n	8006040 <_vfprintf_r+0xa90>
 800592e:	1d33      	adds	r3, r6, #4
 8005930:	f018 0f10 	tst.w	r8, #16
 8005934:	930a      	str	r3, [sp, #40]	; 0x28
 8005936:	d002      	beq.n	800593e <_vfprintf_r+0x38e>
 8005938:	6836      	ldr	r6, [r6, #0]
 800593a:	17f7      	asrs	r7, r6, #31
 800593c:	e7eb      	b.n	8005916 <_vfprintf_r+0x366>
 800593e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005942:	6836      	ldr	r6, [r6, #0]
 8005944:	d001      	beq.n	800594a <_vfprintf_r+0x39a>
 8005946:	b236      	sxth	r6, r6
 8005948:	e7f7      	b.n	800593a <_vfprintf_r+0x38a>
 800594a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800594e:	bf18      	it	ne
 8005950:	b276      	sxtbne	r6, r6
 8005952:	e7f2      	b.n	800593a <_vfprintf_r+0x38a>
 8005954:	3607      	adds	r6, #7
 8005956:	f026 0307 	bic.w	r3, r6, #7
 800595a:	4619      	mov	r1, r3
 800595c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005960:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005964:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005968:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800596c:	910a      	str	r1, [sp, #40]	; 0x28
 800596e:	f04f 32ff 	mov.w	r2, #4294967295
 8005972:	4630      	mov	r0, r6
 8005974:	4629      	mov	r1, r5
 8005976:	4b3c      	ldr	r3, [pc, #240]	; (8005a68 <_vfprintf_r+0x4b8>)
 8005978:	f7fb f848 	bl	8000a0c <__aeabi_dcmpun>
 800597c:	bb00      	cbnz	r0, 80059c0 <_vfprintf_r+0x410>
 800597e:	f04f 32ff 	mov.w	r2, #4294967295
 8005982:	4630      	mov	r0, r6
 8005984:	4629      	mov	r1, r5
 8005986:	4b38      	ldr	r3, [pc, #224]	; (8005a68 <_vfprintf_r+0x4b8>)
 8005988:	f7fb f822 	bl	80009d0 <__aeabi_dcmple>
 800598c:	b9c0      	cbnz	r0, 80059c0 <_vfprintf_r+0x410>
 800598e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005992:	2200      	movs	r2, #0
 8005994:	2300      	movs	r3, #0
 8005996:	f7fb f811 	bl	80009bc <__aeabi_dcmplt>
 800599a:	b110      	cbz	r0, 80059a2 <_vfprintf_r+0x3f2>
 800599c:	232d      	movs	r3, #45	; 0x2d
 800599e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80059a2:	4a32      	ldr	r2, [pc, #200]	; (8005a6c <_vfprintf_r+0x4bc>)
 80059a4:	4832      	ldr	r0, [pc, #200]	; (8005a70 <_vfprintf_r+0x4c0>)
 80059a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059a8:	2700      	movs	r7, #0
 80059aa:	2b47      	cmp	r3, #71	; 0x47
 80059ac:	bfd4      	ite	le
 80059ae:	4691      	movle	r9, r2
 80059b0:	4681      	movgt	r9, r0
 80059b2:	2303      	movs	r3, #3
 80059b4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80059b8:	9307      	str	r3, [sp, #28]
 80059ba:	463e      	mov	r6, r7
 80059bc:	f001 b80e 	b.w	80069dc <_vfprintf_r+0x142c>
 80059c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80059c4:	4610      	mov	r0, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	f7fb f820 	bl	8000a0c <__aeabi_dcmpun>
 80059cc:	4607      	mov	r7, r0
 80059ce:	b148      	cbz	r0, 80059e4 <_vfprintf_r+0x434>
 80059d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059d2:	4a28      	ldr	r2, [pc, #160]	; (8005a74 <_vfprintf_r+0x4c4>)
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	bfb8      	it	lt
 80059d8:	232d      	movlt	r3, #45	; 0x2d
 80059da:	4827      	ldr	r0, [pc, #156]	; (8005a78 <_vfprintf_r+0x4c8>)
 80059dc:	bfb8      	it	lt
 80059de:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80059e2:	e7e0      	b.n	80059a6 <_vfprintf_r+0x3f6>
 80059e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059e6:	f023 0320 	bic.w	r3, r3, #32
 80059ea:	2b41      	cmp	r3, #65	; 0x41
 80059ec:	930c      	str	r3, [sp, #48]	; 0x30
 80059ee:	d12e      	bne.n	8005a4e <_vfprintf_r+0x49e>
 80059f0:	2330      	movs	r3, #48	; 0x30
 80059f2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80059f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059f8:	f048 0802 	orr.w	r8, r8, #2
 80059fc:	2b61      	cmp	r3, #97	; 0x61
 80059fe:	bf0c      	ite	eq
 8005a00:	2378      	moveq	r3, #120	; 0x78
 8005a02:	2358      	movne	r3, #88	; 0x58
 8005a04:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005a08:	9b07      	ldr	r3, [sp, #28]
 8005a0a:	2b63      	cmp	r3, #99	; 0x63
 8005a0c:	dd36      	ble.n	8005a7c <_vfprintf_r+0x4cc>
 8005a0e:	4658      	mov	r0, fp
 8005a10:	1c59      	adds	r1, r3, #1
 8005a12:	f7fe f8c9 	bl	8003ba8 <_malloc_r>
 8005a16:	4681      	mov	r9, r0
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	f040 8201 	bne.w	8005e20 <_vfprintf_r+0x870>
 8005a1e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a26:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005a2a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005a2e:	07d9      	lsls	r1, r3, #31
 8005a30:	d407      	bmi.n	8005a42 <_vfprintf_r+0x492>
 8005a32:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a36:	059a      	lsls	r2, r3, #22
 8005a38:	d403      	bmi.n	8005a42 <_vfprintf_r+0x492>
 8005a3a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005a3e:	f002 fac0 	bl	8007fc2 <__retarget_lock_release_recursive>
 8005a42:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a46:	065b      	lsls	r3, r3, #25
 8005a48:	f57f adf8 	bpl.w	800563c <_vfprintf_r+0x8c>
 8005a4c:	e5f3      	b.n	8005636 <_vfprintf_r+0x86>
 8005a4e:	9b07      	ldr	r3, [sp, #28]
 8005a50:	3301      	adds	r3, #1
 8005a52:	f000 81e7 	beq.w	8005e24 <_vfprintf_r+0x874>
 8005a56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a58:	2b47      	cmp	r3, #71	; 0x47
 8005a5a:	d111      	bne.n	8005a80 <_vfprintf_r+0x4d0>
 8005a5c:	9b07      	ldr	r3, [sp, #28]
 8005a5e:	b97b      	cbnz	r3, 8005a80 <_vfprintf_r+0x4d0>
 8005a60:	461f      	mov	r7, r3
 8005a62:	2301      	movs	r3, #1
 8005a64:	9307      	str	r3, [sp, #28]
 8005a66:	e00b      	b.n	8005a80 <_vfprintf_r+0x4d0>
 8005a68:	7fefffff 	.word	0x7fefffff
 8005a6c:	0800a218 	.word	0x0800a218
 8005a70:	0800a21c 	.word	0x0800a21c
 8005a74:	0800a220 	.word	0x0800a220
 8005a78:	0800a224 	.word	0x0800a224
 8005a7c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005a80:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8005a84:	9315      	str	r3, [sp, #84]	; 0x54
 8005a86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a88:	1e1d      	subs	r5, r3, #0
 8005a8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a8c:	9308      	str	r3, [sp, #32]
 8005a8e:	bfb7      	itett	lt
 8005a90:	462b      	movlt	r3, r5
 8005a92:	2300      	movge	r3, #0
 8005a94:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005a98:	232d      	movlt	r3, #45	; 0x2d
 8005a9a:	931c      	str	r3, [sp, #112]	; 0x70
 8005a9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a9e:	2b41      	cmp	r3, #65	; 0x41
 8005aa0:	f040 81d8 	bne.w	8005e54 <_vfprintf_r+0x8a4>
 8005aa4:	aa20      	add	r2, sp, #128	; 0x80
 8005aa6:	4629      	mov	r1, r5
 8005aa8:	9808      	ldr	r0, [sp, #32]
 8005aaa:	f003 f80b 	bl	8008ac4 <frexp>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005ab4:	f7fa fd10 	bl	80004d8 <__aeabi_dmul>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	f7fa ff70 	bl	80009a8 <__aeabi_dcmpeq>
 8005ac8:	b108      	cbz	r0, 8005ace <_vfprintf_r+0x51e>
 8005aca:	2301      	movs	r3, #1
 8005acc:	9320      	str	r3, [sp, #128]	; 0x80
 8005ace:	4bb2      	ldr	r3, [pc, #712]	; (8005d98 <_vfprintf_r+0x7e8>)
 8005ad0:	4eb2      	ldr	r6, [pc, #712]	; (8005d9c <_vfprintf_r+0x7ec>)
 8005ad2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ad4:	464d      	mov	r5, r9
 8005ad6:	2a61      	cmp	r2, #97	; 0x61
 8005ad8:	bf18      	it	ne
 8005ada:	461e      	movne	r6, r3
 8005adc:	9b07      	ldr	r3, [sp, #28]
 8005ade:	9617      	str	r6, [sp, #92]	; 0x5c
 8005ae0:	1e5e      	subs	r6, r3, #1
 8005ae2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	4bad      	ldr	r3, [pc, #692]	; (8005da0 <_vfprintf_r+0x7f0>)
 8005aea:	f7fa fcf5 	bl	80004d8 <__aeabi_dmul>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005af6:	f7fa ff9f 	bl	8000a38 <__aeabi_d2iz>
 8005afa:	901d      	str	r0, [sp, #116]	; 0x74
 8005afc:	f7fa fc82 	bl	8000404 <__aeabi_i2d>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b08:	f7fa fb2e 	bl	8000168 <__aeabi_dsub>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005b14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b16:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005b18:	960d      	str	r6, [sp, #52]	; 0x34
 8005b1a:	5c9b      	ldrb	r3, [r3, r2]
 8005b1c:	f805 3b01 	strb.w	r3, [r5], #1
 8005b20:	1c73      	adds	r3, r6, #1
 8005b22:	d006      	beq.n	8005b32 <_vfprintf_r+0x582>
 8005b24:	2200      	movs	r2, #0
 8005b26:	2300      	movs	r3, #0
 8005b28:	3e01      	subs	r6, #1
 8005b2a:	f7fa ff3d 	bl	80009a8 <__aeabi_dcmpeq>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	d0d7      	beq.n	8005ae2 <_vfprintf_r+0x532>
 8005b32:	2200      	movs	r2, #0
 8005b34:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b38:	4b9a      	ldr	r3, [pc, #616]	; (8005da4 <_vfprintf_r+0x7f4>)
 8005b3a:	f7fa ff5d 	bl	80009f8 <__aeabi_dcmpgt>
 8005b3e:	b960      	cbnz	r0, 8005b5a <_vfprintf_r+0x5aa>
 8005b40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b44:	2200      	movs	r2, #0
 8005b46:	4b97      	ldr	r3, [pc, #604]	; (8005da4 <_vfprintf_r+0x7f4>)
 8005b48:	f7fa ff2e 	bl	80009a8 <__aeabi_dcmpeq>
 8005b4c:	2800      	cmp	r0, #0
 8005b4e:	f000 817c 	beq.w	8005e4a <_vfprintf_r+0x89a>
 8005b52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b54:	07da      	lsls	r2, r3, #31
 8005b56:	f140 8178 	bpl.w	8005e4a <_vfprintf_r+0x89a>
 8005b5a:	2030      	movs	r0, #48	; 0x30
 8005b5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b5e:	9524      	str	r5, [sp, #144]	; 0x90
 8005b60:	7bd9      	ldrb	r1, [r3, #15]
 8005b62:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b64:	1e53      	subs	r3, r2, #1
 8005b66:	9324      	str	r3, [sp, #144]	; 0x90
 8005b68:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005b6c:	428b      	cmp	r3, r1
 8005b6e:	f000 815b 	beq.w	8005e28 <_vfprintf_r+0x878>
 8005b72:	2b39      	cmp	r3, #57	; 0x39
 8005b74:	bf0b      	itete	eq
 8005b76:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005b78:	3301      	addne	r3, #1
 8005b7a:	7a9b      	ldrbeq	r3, [r3, #10]
 8005b7c:	b2db      	uxtbne	r3, r3
 8005b7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b82:	eba5 0309 	sub.w	r3, r5, r9
 8005b86:	9308      	str	r3, [sp, #32]
 8005b88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b8a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005b8c:	2b47      	cmp	r3, #71	; 0x47
 8005b8e:	f040 81ae 	bne.w	8005eee <_vfprintf_r+0x93e>
 8005b92:	1ceb      	adds	r3, r5, #3
 8005b94:	db03      	blt.n	8005b9e <_vfprintf_r+0x5ee>
 8005b96:	9b07      	ldr	r3, [sp, #28]
 8005b98:	429d      	cmp	r5, r3
 8005b9a:	f340 81d3 	ble.w	8005f44 <_vfprintf_r+0x994>
 8005b9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ba0:	3b02      	subs	r3, #2
 8005ba2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ba6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005baa:	f021 0120 	bic.w	r1, r1, #32
 8005bae:	2941      	cmp	r1, #65	; 0x41
 8005bb0:	bf08      	it	eq
 8005bb2:	320f      	addeq	r2, #15
 8005bb4:	f105 33ff 	add.w	r3, r5, #4294967295
 8005bb8:	bf06      	itte	eq
 8005bba:	b2d2      	uxtbeq	r2, r2
 8005bbc:	2101      	moveq	r1, #1
 8005bbe:	2100      	movne	r1, #0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005bc6:	bfb4      	ite	lt
 8005bc8:	222d      	movlt	r2, #45	; 0x2d
 8005bca:	222b      	movge	r2, #43	; 0x2b
 8005bcc:	9320      	str	r3, [sp, #128]	; 0x80
 8005bce:	bfb8      	it	lt
 8005bd0:	f1c5 0301 	rsblt	r3, r5, #1
 8005bd4:	2b09      	cmp	r3, #9
 8005bd6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005bda:	f340 81a1 	ble.w	8005f20 <_vfprintf_r+0x970>
 8005bde:	260a      	movs	r6, #10
 8005be0:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005be4:	fb93 f5f6 	sdiv	r5, r3, r6
 8005be8:	4611      	mov	r1, r2
 8005bea:	fb06 3015 	mls	r0, r6, r5, r3
 8005bee:	3030      	adds	r0, #48	; 0x30
 8005bf0:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	2863      	cmp	r0, #99	; 0x63
 8005bf8:	462b      	mov	r3, r5
 8005bfa:	f102 32ff 	add.w	r2, r2, #4294967295
 8005bfe:	dcf1      	bgt.n	8005be4 <_vfprintf_r+0x634>
 8005c00:	3330      	adds	r3, #48	; 0x30
 8005c02:	1e88      	subs	r0, r1, #2
 8005c04:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c08:	4603      	mov	r3, r0
 8005c0a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005c0e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005c12:	42ab      	cmp	r3, r5
 8005c14:	f0c0 817f 	bcc.w	8005f16 <_vfprintf_r+0x966>
 8005c18:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005c1c:	1a52      	subs	r2, r2, r1
 8005c1e:	42a8      	cmp	r0, r5
 8005c20:	bf88      	it	hi
 8005c22:	2200      	movhi	r2, #0
 8005c24:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005c28:	441a      	add	r2, r3
 8005c2a:	ab22      	add	r3, sp, #136	; 0x88
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	9a08      	ldr	r2, [sp, #32]
 8005c30:	931a      	str	r3, [sp, #104]	; 0x68
 8005c32:	2a01      	cmp	r2, #1
 8005c34:	4413      	add	r3, r2
 8005c36:	9307      	str	r3, [sp, #28]
 8005c38:	dc02      	bgt.n	8005c40 <_vfprintf_r+0x690>
 8005c3a:	f018 0f01 	tst.w	r8, #1
 8005c3e:	d003      	beq.n	8005c48 <_vfprintf_r+0x698>
 8005c40:	9b07      	ldr	r3, [sp, #28]
 8005c42:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c44:	4413      	add	r3, r2
 8005c46:	9307      	str	r3, [sp, #28]
 8005c48:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c50:	9315      	str	r3, [sp, #84]	; 0x54
 8005c52:	2300      	movs	r3, #0
 8005c54:	461d      	mov	r5, r3
 8005c56:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005c5a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005c5c:	b113      	cbz	r3, 8005c64 <_vfprintf_r+0x6b4>
 8005c5e:	232d      	movs	r3, #45	; 0x2d
 8005c60:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005c64:	2600      	movs	r6, #0
 8005c66:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8005c6a:	9b07      	ldr	r3, [sp, #28]
 8005c6c:	42b3      	cmp	r3, r6
 8005c6e:	bfb8      	it	lt
 8005c70:	4633      	movlt	r3, r6
 8005c72:	9315      	str	r3, [sp, #84]	; 0x54
 8005c74:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005c78:	b113      	cbz	r3, 8005c80 <_vfprintf_r+0x6d0>
 8005c7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	9315      	str	r3, [sp, #84]	; 0x54
 8005c80:	f018 0302 	ands.w	r3, r8, #2
 8005c84:	931c      	str	r3, [sp, #112]	; 0x70
 8005c86:	bf1e      	ittt	ne
 8005c88:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005c8a:	3302      	addne	r3, #2
 8005c8c:	9315      	strne	r3, [sp, #84]	; 0x54
 8005c8e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8005c92:	931d      	str	r3, [sp, #116]	; 0x74
 8005c94:	d121      	bne.n	8005cda <_vfprintf_r+0x72a>
 8005c96:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005c9a:	1a9b      	subs	r3, r3, r2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005ca0:	dd1b      	ble.n	8005cda <_vfprintf_r+0x72a>
 8005ca2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005ca6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005ca8:	3301      	adds	r3, #1
 8005caa:	2810      	cmp	r0, #16
 8005cac:	483e      	ldr	r0, [pc, #248]	; (8005da8 <_vfprintf_r+0x7f8>)
 8005cae:	f104 0108 	add.w	r1, r4, #8
 8005cb2:	6020      	str	r0, [r4, #0]
 8005cb4:	f300 82df 	bgt.w	8006276 <_vfprintf_r+0xcc6>
 8005cb8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005cba:	2b07      	cmp	r3, #7
 8005cbc:	4402      	add	r2, r0
 8005cbe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005cc2:	6060      	str	r0, [r4, #4]
 8005cc4:	f340 82ec 	ble.w	80062a0 <_vfprintf_r+0xcf0>
 8005cc8:	4651      	mov	r1, sl
 8005cca:	4658      	mov	r0, fp
 8005ccc:	aa26      	add	r2, sp, #152	; 0x98
 8005cce:	f002 fffe 	bl	8008cce <__sprint_r>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	f040 8622 	bne.w	800691c <_vfprintf_r+0x136c>
 8005cd8:	ac29      	add	r4, sp, #164	; 0xa4
 8005cda:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005cde:	b173      	cbz	r3, 8005cfe <_vfprintf_r+0x74e>
 8005ce0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	6063      	str	r3, [r4, #4]
 8005cea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cec:	3301      	adds	r3, #1
 8005cee:	9328      	str	r3, [sp, #160]	; 0xa0
 8005cf0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	2b07      	cmp	r3, #7
 8005cf6:	9327      	str	r3, [sp, #156]	; 0x9c
 8005cf8:	f300 82d4 	bgt.w	80062a4 <_vfprintf_r+0xcf4>
 8005cfc:	3408      	adds	r4, #8
 8005cfe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005d00:	b16b      	cbz	r3, 8005d1e <_vfprintf_r+0x76e>
 8005d02:	ab1f      	add	r3, sp, #124	; 0x7c
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	2302      	movs	r3, #2
 8005d08:	6063      	str	r3, [r4, #4]
 8005d0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005d0c:	3302      	adds	r3, #2
 8005d0e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005d10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005d12:	3301      	adds	r3, #1
 8005d14:	2b07      	cmp	r3, #7
 8005d16:	9327      	str	r3, [sp, #156]	; 0x9c
 8005d18:	f300 82ce 	bgt.w	80062b8 <_vfprintf_r+0xd08>
 8005d1c:	3408      	adds	r4, #8
 8005d1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d20:	2b80      	cmp	r3, #128	; 0x80
 8005d22:	d121      	bne.n	8005d68 <_vfprintf_r+0x7b8>
 8005d24:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005d28:	1a9b      	subs	r3, r3, r2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005d2e:	dd1b      	ble.n	8005d68 <_vfprintf_r+0x7b8>
 8005d30:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005d34:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005d36:	3301      	adds	r3, #1
 8005d38:	2810      	cmp	r0, #16
 8005d3a:	481c      	ldr	r0, [pc, #112]	; (8005dac <_vfprintf_r+0x7fc>)
 8005d3c:	f104 0108 	add.w	r1, r4, #8
 8005d40:	6020      	str	r0, [r4, #0]
 8005d42:	f300 82c3 	bgt.w	80062cc <_vfprintf_r+0xd1c>
 8005d46:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005d48:	2b07      	cmp	r3, #7
 8005d4a:	4402      	add	r2, r0
 8005d4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005d50:	6060      	str	r0, [r4, #4]
 8005d52:	f340 82d0 	ble.w	80062f6 <_vfprintf_r+0xd46>
 8005d56:	4651      	mov	r1, sl
 8005d58:	4658      	mov	r0, fp
 8005d5a:	aa26      	add	r2, sp, #152	; 0x98
 8005d5c:	f002 ffb7 	bl	8008cce <__sprint_r>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	f040 85db 	bne.w	800691c <_vfprintf_r+0x136c>
 8005d66:	ac29      	add	r4, sp, #164	; 0xa4
 8005d68:	9b07      	ldr	r3, [sp, #28]
 8005d6a:	1af6      	subs	r6, r6, r3
 8005d6c:	2e00      	cmp	r6, #0
 8005d6e:	dd28      	ble.n	8005dc2 <_vfprintf_r+0x812>
 8005d70:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005d74:	480d      	ldr	r0, [pc, #52]	; (8005dac <_vfprintf_r+0x7fc>)
 8005d76:	2e10      	cmp	r6, #16
 8005d78:	f103 0301 	add.w	r3, r3, #1
 8005d7c:	f104 0108 	add.w	r1, r4, #8
 8005d80:	6020      	str	r0, [r4, #0]
 8005d82:	f300 82ba 	bgt.w	80062fa <_vfprintf_r+0xd4a>
 8005d86:	6066      	str	r6, [r4, #4]
 8005d88:	2b07      	cmp	r3, #7
 8005d8a:	4416      	add	r6, r2
 8005d8c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005d90:	f340 82c6 	ble.w	8006320 <_vfprintf_r+0xd70>
 8005d94:	e00c      	b.n	8005db0 <_vfprintf_r+0x800>
 8005d96:	bf00      	nop
 8005d98:	0800a239 	.word	0x0800a239
 8005d9c:	0800a228 	.word	0x0800a228
 8005da0:	40300000 	.word	0x40300000
 8005da4:	3fe00000 	.word	0x3fe00000
 8005da8:	0800a26c 	.word	0x0800a26c
 8005dac:	0800a27c 	.word	0x0800a27c
 8005db0:	4651      	mov	r1, sl
 8005db2:	4658      	mov	r0, fp
 8005db4:	aa26      	add	r2, sp, #152	; 0x98
 8005db6:	f002 ff8a 	bl	8008cce <__sprint_r>
 8005dba:	2800      	cmp	r0, #0
 8005dbc:	f040 85ae 	bne.w	800691c <_vfprintf_r+0x136c>
 8005dc0:	ac29      	add	r4, sp, #164	; 0xa4
 8005dc2:	f418 7f80 	tst.w	r8, #256	; 0x100
 8005dc6:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005dc8:	f040 82b0 	bne.w	800632c <_vfprintf_r+0xd7c>
 8005dcc:	9b07      	ldr	r3, [sp, #28]
 8005dce:	f8c4 9000 	str.w	r9, [r4]
 8005dd2:	441e      	add	r6, r3
 8005dd4:	6063      	str	r3, [r4, #4]
 8005dd6:	9628      	str	r6, [sp, #160]	; 0xa0
 8005dd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005dda:	3301      	adds	r3, #1
 8005ddc:	2b07      	cmp	r3, #7
 8005dde:	9327      	str	r3, [sp, #156]	; 0x9c
 8005de0:	f300 82ea 	bgt.w	80063b8 <_vfprintf_r+0xe08>
 8005de4:	3408      	adds	r4, #8
 8005de6:	f018 0f04 	tst.w	r8, #4
 8005dea:	f040 8578 	bne.w	80068de <_vfprintf_r+0x132e>
 8005dee:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005df2:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005df4:	428a      	cmp	r2, r1
 8005df6:	bfac      	ite	ge
 8005df8:	189b      	addge	r3, r3, r2
 8005dfa:	185b      	addlt	r3, r3, r1
 8005dfc:	9313      	str	r3, [sp, #76]	; 0x4c
 8005dfe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005e00:	b13b      	cbz	r3, 8005e12 <_vfprintf_r+0x862>
 8005e02:	4651      	mov	r1, sl
 8005e04:	4658      	mov	r0, fp
 8005e06:	aa26      	add	r2, sp, #152	; 0x98
 8005e08:	f002 ff61 	bl	8008cce <__sprint_r>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	f040 8585 	bne.w	800691c <_vfprintf_r+0x136c>
 8005e12:	2300      	movs	r3, #0
 8005e14:	9327      	str	r3, [sp, #156]	; 0x9c
 8005e16:	2f00      	cmp	r7, #0
 8005e18:	f040 859c 	bne.w	8006954 <_vfprintf_r+0x13a4>
 8005e1c:	ac29      	add	r4, sp, #164	; 0xa4
 8005e1e:	e0e7      	b.n	8005ff0 <_vfprintf_r+0xa40>
 8005e20:	4607      	mov	r7, r0
 8005e22:	e62d      	b.n	8005a80 <_vfprintf_r+0x4d0>
 8005e24:	2306      	movs	r3, #6
 8005e26:	e61d      	b.n	8005a64 <_vfprintf_r+0x4b4>
 8005e28:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005e2c:	e699      	b.n	8005b62 <_vfprintf_r+0x5b2>
 8005e2e:	f803 0b01 	strb.w	r0, [r3], #1
 8005e32:	1aca      	subs	r2, r1, r3
 8005e34:	2a00      	cmp	r2, #0
 8005e36:	dafa      	bge.n	8005e2e <_vfprintf_r+0x87e>
 8005e38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e3c:	3201      	adds	r2, #1
 8005e3e:	f103 0301 	add.w	r3, r3, #1
 8005e42:	bfb8      	it	lt
 8005e44:	2300      	movlt	r3, #0
 8005e46:	441d      	add	r5, r3
 8005e48:	e69b      	b.n	8005b82 <_vfprintf_r+0x5d2>
 8005e4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e4c:	462b      	mov	r3, r5
 8005e4e:	2030      	movs	r0, #48	; 0x30
 8005e50:	18a9      	adds	r1, r5, r2
 8005e52:	e7ee      	b.n	8005e32 <_vfprintf_r+0x882>
 8005e54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e56:	2b46      	cmp	r3, #70	; 0x46
 8005e58:	d005      	beq.n	8005e66 <_vfprintf_r+0x8b6>
 8005e5a:	2b45      	cmp	r3, #69	; 0x45
 8005e5c:	d11b      	bne.n	8005e96 <_vfprintf_r+0x8e6>
 8005e5e:	9b07      	ldr	r3, [sp, #28]
 8005e60:	1c5e      	adds	r6, r3, #1
 8005e62:	2302      	movs	r3, #2
 8005e64:	e001      	b.n	8005e6a <_vfprintf_r+0x8ba>
 8005e66:	2303      	movs	r3, #3
 8005e68:	9e07      	ldr	r6, [sp, #28]
 8005e6a:	aa24      	add	r2, sp, #144	; 0x90
 8005e6c:	9204      	str	r2, [sp, #16]
 8005e6e:	aa21      	add	r2, sp, #132	; 0x84
 8005e70:	9203      	str	r2, [sp, #12]
 8005e72:	aa20      	add	r2, sp, #128	; 0x80
 8005e74:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	4658      	mov	r0, fp
 8005e7c:	462b      	mov	r3, r5
 8005e7e:	9a08      	ldr	r2, [sp, #32]
 8005e80:	f000 ff26 	bl	8006cd0 <_dtoa_r>
 8005e84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e86:	4681      	mov	r9, r0
 8005e88:	2b47      	cmp	r3, #71	; 0x47
 8005e8a:	d106      	bne.n	8005e9a <_vfprintf_r+0x8ea>
 8005e8c:	f018 0f01 	tst.w	r8, #1
 8005e90:	d103      	bne.n	8005e9a <_vfprintf_r+0x8ea>
 8005e92:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005e94:	e675      	b.n	8005b82 <_vfprintf_r+0x5d2>
 8005e96:	9e07      	ldr	r6, [sp, #28]
 8005e98:	e7e3      	b.n	8005e62 <_vfprintf_r+0x8b2>
 8005e9a:	eb09 0306 	add.w	r3, r9, r6
 8005e9e:	930d      	str	r3, [sp, #52]	; 0x34
 8005ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ea2:	2b46      	cmp	r3, #70	; 0x46
 8005ea4:	d111      	bne.n	8005eca <_vfprintf_r+0x91a>
 8005ea6:	f899 3000 	ldrb.w	r3, [r9]
 8005eaa:	2b30      	cmp	r3, #48	; 0x30
 8005eac:	d109      	bne.n	8005ec2 <_vfprintf_r+0x912>
 8005eae:	2200      	movs	r2, #0
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	9808      	ldr	r0, [sp, #32]
 8005eb6:	f7fa fd77 	bl	80009a8 <__aeabi_dcmpeq>
 8005eba:	b910      	cbnz	r0, 8005ec2 <_vfprintf_r+0x912>
 8005ebc:	f1c6 0601 	rsb	r6, r6, #1
 8005ec0:	9620      	str	r6, [sp, #128]	; 0x80
 8005ec2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ec4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ec6:	441a      	add	r2, r3
 8005ec8:	920d      	str	r2, [sp, #52]	; 0x34
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2300      	movs	r3, #0
 8005ece:	4629      	mov	r1, r5
 8005ed0:	9808      	ldr	r0, [sp, #32]
 8005ed2:	f7fa fd69 	bl	80009a8 <__aeabi_dcmpeq>
 8005ed6:	b108      	cbz	r0, 8005edc <_vfprintf_r+0x92c>
 8005ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005eda:	9324      	str	r3, [sp, #144]	; 0x90
 8005edc:	2230      	movs	r2, #48	; 0x30
 8005ede:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005ee0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ee2:	4299      	cmp	r1, r3
 8005ee4:	d9d5      	bls.n	8005e92 <_vfprintf_r+0x8e2>
 8005ee6:	1c59      	adds	r1, r3, #1
 8005ee8:	9124      	str	r1, [sp, #144]	; 0x90
 8005eea:	701a      	strb	r2, [r3, #0]
 8005eec:	e7f7      	b.n	8005ede <_vfprintf_r+0x92e>
 8005eee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ef0:	2b46      	cmp	r3, #70	; 0x46
 8005ef2:	f47f ae57 	bne.w	8005ba4 <_vfprintf_r+0x5f4>
 8005ef6:	9a07      	ldr	r2, [sp, #28]
 8005ef8:	f008 0301 	and.w	r3, r8, #1
 8005efc:	2d00      	cmp	r5, #0
 8005efe:	ea43 0302 	orr.w	r3, r3, r2
 8005f02:	dd1a      	ble.n	8005f3a <_vfprintf_r+0x98a>
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d034      	beq.n	8005f72 <_vfprintf_r+0x9c2>
 8005f08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f0a:	18eb      	adds	r3, r5, r3
 8005f0c:	441a      	add	r2, r3
 8005f0e:	9207      	str	r2, [sp, #28]
 8005f10:	2366      	movs	r3, #102	; 0x66
 8005f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f14:	e033      	b.n	8005f7e <_vfprintf_r+0x9ce>
 8005f16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f1a:	f802 6b01 	strb.w	r6, [r2], #1
 8005f1e:	e678      	b.n	8005c12 <_vfprintf_r+0x662>
 8005f20:	b941      	cbnz	r1, 8005f34 <_vfprintf_r+0x984>
 8005f22:	2230      	movs	r2, #48	; 0x30
 8005f24:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005f28:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005f2c:	3330      	adds	r3, #48	; 0x30
 8005f2e:	f802 3b01 	strb.w	r3, [r2], #1
 8005f32:	e67a      	b.n	8005c2a <_vfprintf_r+0x67a>
 8005f34:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005f38:	e7f8      	b.n	8005f2c <_vfprintf_r+0x97c>
 8005f3a:	b1e3      	cbz	r3, 8005f76 <_vfprintf_r+0x9c6>
 8005f3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f3e:	9a07      	ldr	r2, [sp, #28]
 8005f40:	3301      	adds	r3, #1
 8005f42:	e7e3      	b.n	8005f0c <_vfprintf_r+0x95c>
 8005f44:	9b08      	ldr	r3, [sp, #32]
 8005f46:	429d      	cmp	r5, r3
 8005f48:	db07      	blt.n	8005f5a <_vfprintf_r+0x9aa>
 8005f4a:	f018 0f01 	tst.w	r8, #1
 8005f4e:	d02d      	beq.n	8005fac <_vfprintf_r+0x9fc>
 8005f50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f52:	18eb      	adds	r3, r5, r3
 8005f54:	9307      	str	r3, [sp, #28]
 8005f56:	2367      	movs	r3, #103	; 0x67
 8005f58:	e7db      	b.n	8005f12 <_vfprintf_r+0x962>
 8005f5a:	9b08      	ldr	r3, [sp, #32]
 8005f5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f5e:	2d00      	cmp	r5, #0
 8005f60:	4413      	add	r3, r2
 8005f62:	9307      	str	r3, [sp, #28]
 8005f64:	dcf7      	bgt.n	8005f56 <_vfprintf_r+0x9a6>
 8005f66:	9a07      	ldr	r2, [sp, #28]
 8005f68:	f1c5 0301 	rsb	r3, r5, #1
 8005f6c:	441a      	add	r2, r3
 8005f6e:	4613      	mov	r3, r2
 8005f70:	e7f0      	b.n	8005f54 <_vfprintf_r+0x9a4>
 8005f72:	9507      	str	r5, [sp, #28]
 8005f74:	e7cc      	b.n	8005f10 <_vfprintf_r+0x960>
 8005f76:	2366      	movs	r3, #102	; 0x66
 8005f78:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	9307      	str	r3, [sp, #28]
 8005f7e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005f82:	930d      	str	r3, [sp, #52]	; 0x34
 8005f84:	d025      	beq.n	8005fd2 <_vfprintf_r+0xa22>
 8005f86:	2300      	movs	r3, #0
 8005f88:	2d00      	cmp	r5, #0
 8005f8a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005f8e:	f77f ae64 	ble.w	8005c5a <_vfprintf_r+0x6aa>
 8005f92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	2bff      	cmp	r3, #255	; 0xff
 8005f98:	d10a      	bne.n	8005fb0 <_vfprintf_r+0xa00>
 8005f9a:	9907      	ldr	r1, [sp, #28]
 8005f9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fa0:	4413      	add	r3, r2
 8005fa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005fa4:	fb02 1303 	mla	r3, r2, r3, r1
 8005fa8:	9307      	str	r3, [sp, #28]
 8005faa:	e656      	b.n	8005c5a <_vfprintf_r+0x6aa>
 8005fac:	9507      	str	r5, [sp, #28]
 8005fae:	e7d2      	b.n	8005f56 <_vfprintf_r+0x9a6>
 8005fb0:	42ab      	cmp	r3, r5
 8005fb2:	daf2      	bge.n	8005f9a <_vfprintf_r+0x9ea>
 8005fb4:	1aed      	subs	r5, r5, r3
 8005fb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fb8:	785b      	ldrb	r3, [r3, #1]
 8005fba:	b133      	cbz	r3, 8005fca <_vfprintf_r+0xa1a>
 8005fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	930d      	str	r3, [sp, #52]	; 0x34
 8005fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	930e      	str	r3, [sp, #56]	; 0x38
 8005fc8:	e7e3      	b.n	8005f92 <_vfprintf_r+0x9e2>
 8005fca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fcc:	3301      	adds	r3, #1
 8005fce:	930c      	str	r3, [sp, #48]	; 0x30
 8005fd0:	e7df      	b.n	8005f92 <_vfprintf_r+0x9e2>
 8005fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fd4:	930c      	str	r3, [sp, #48]	; 0x30
 8005fd6:	e640      	b.n	8005c5a <_vfprintf_r+0x6aa>
 8005fd8:	4632      	mov	r2, r6
 8005fda:	f852 3b04 	ldr.w	r3, [r2], #4
 8005fde:	f018 0f20 	tst.w	r8, #32
 8005fe2:	920a      	str	r2, [sp, #40]	; 0x28
 8005fe4:	d009      	beq.n	8005ffa <_vfprintf_r+0xa4a>
 8005fe6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005fe8:	4610      	mov	r0, r2
 8005fea:	17d1      	asrs	r1, r2, #31
 8005fec:	e9c3 0100 	strd	r0, r1, [r3]
 8005ff0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005ff2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8005ff6:	f7ff bb5a 	b.w	80056ae <_vfprintf_r+0xfe>
 8005ffa:	f018 0f10 	tst.w	r8, #16
 8005ffe:	d002      	beq.n	8006006 <_vfprintf_r+0xa56>
 8006000:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	e7f4      	b.n	8005ff0 <_vfprintf_r+0xa40>
 8006006:	f018 0f40 	tst.w	r8, #64	; 0x40
 800600a:	d002      	beq.n	8006012 <_vfprintf_r+0xa62>
 800600c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800600e:	801a      	strh	r2, [r3, #0]
 8006010:	e7ee      	b.n	8005ff0 <_vfprintf_r+0xa40>
 8006012:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006016:	d0f3      	beq.n	8006000 <_vfprintf_r+0xa50>
 8006018:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800601a:	701a      	strb	r2, [r3, #0]
 800601c:	e7e8      	b.n	8005ff0 <_vfprintf_r+0xa40>
 800601e:	f048 0810 	orr.w	r8, r8, #16
 8006022:	f018 0f20 	tst.w	r8, #32
 8006026:	d01e      	beq.n	8006066 <_vfprintf_r+0xab6>
 8006028:	3607      	adds	r6, #7
 800602a:	f026 0307 	bic.w	r3, r6, #7
 800602e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006032:	930a      	str	r3, [sp, #40]	; 0x28
 8006034:	2300      	movs	r3, #0
 8006036:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800603a:	2200      	movs	r2, #0
 800603c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006040:	9a07      	ldr	r2, [sp, #28]
 8006042:	3201      	adds	r2, #1
 8006044:	f000 849b 	beq.w	800697e <_vfprintf_r+0x13ce>
 8006048:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800604c:	920c      	str	r2, [sp, #48]	; 0x30
 800604e:	ea56 0207 	orrs.w	r2, r6, r7
 8006052:	f040 849a 	bne.w	800698a <_vfprintf_r+0x13da>
 8006056:	9a07      	ldr	r2, [sp, #28]
 8006058:	2a00      	cmp	r2, #0
 800605a:	f000 80f5 	beq.w	8006248 <_vfprintf_r+0xc98>
 800605e:	2b01      	cmp	r3, #1
 8006060:	f040 8496 	bne.w	8006990 <_vfprintf_r+0x13e0>
 8006064:	e097      	b.n	8006196 <_vfprintf_r+0xbe6>
 8006066:	1d33      	adds	r3, r6, #4
 8006068:	f018 0f10 	tst.w	r8, #16
 800606c:	930a      	str	r3, [sp, #40]	; 0x28
 800606e:	d001      	beq.n	8006074 <_vfprintf_r+0xac4>
 8006070:	6836      	ldr	r6, [r6, #0]
 8006072:	e003      	b.n	800607c <_vfprintf_r+0xacc>
 8006074:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006078:	d002      	beq.n	8006080 <_vfprintf_r+0xad0>
 800607a:	8836      	ldrh	r6, [r6, #0]
 800607c:	2700      	movs	r7, #0
 800607e:	e7d9      	b.n	8006034 <_vfprintf_r+0xa84>
 8006080:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006084:	d0f4      	beq.n	8006070 <_vfprintf_r+0xac0>
 8006086:	7836      	ldrb	r6, [r6, #0]
 8006088:	e7f8      	b.n	800607c <_vfprintf_r+0xacc>
 800608a:	4633      	mov	r3, r6
 800608c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006090:	2278      	movs	r2, #120	; 0x78
 8006092:	930a      	str	r3, [sp, #40]	; 0x28
 8006094:	f647 0330 	movw	r3, #30768	; 0x7830
 8006098:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800609c:	4ba1      	ldr	r3, [pc, #644]	; (8006324 <_vfprintf_r+0xd74>)
 800609e:	2700      	movs	r7, #0
 80060a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80060a2:	f048 0802 	orr.w	r8, r8, #2
 80060a6:	2302      	movs	r3, #2
 80060a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80060aa:	e7c6      	b.n	800603a <_vfprintf_r+0xa8a>
 80060ac:	4633      	mov	r3, r6
 80060ae:	2500      	movs	r5, #0
 80060b0:	f853 9b04 	ldr.w	r9, [r3], #4
 80060b4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80060b8:	930a      	str	r3, [sp, #40]	; 0x28
 80060ba:	9b07      	ldr	r3, [sp, #28]
 80060bc:	1c5e      	adds	r6, r3, #1
 80060be:	d010      	beq.n	80060e2 <_vfprintf_r+0xb32>
 80060c0:	461a      	mov	r2, r3
 80060c2:	4629      	mov	r1, r5
 80060c4:	4648      	mov	r0, r9
 80060c6:	f001 ffe9 	bl	800809c <memchr>
 80060ca:	4607      	mov	r7, r0
 80060cc:	2800      	cmp	r0, #0
 80060ce:	f43f ac74 	beq.w	80059ba <_vfprintf_r+0x40a>
 80060d2:	eba0 0309 	sub.w	r3, r0, r9
 80060d6:	462f      	mov	r7, r5
 80060d8:	462e      	mov	r6, r5
 80060da:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80060de:	9307      	str	r3, [sp, #28]
 80060e0:	e5c3      	b.n	8005c6a <_vfprintf_r+0x6ba>
 80060e2:	4648      	mov	r0, r9
 80060e4:	f7fa f834 	bl	8000150 <strlen>
 80060e8:	462f      	mov	r7, r5
 80060ea:	9007      	str	r0, [sp, #28]
 80060ec:	e465      	b.n	80059ba <_vfprintf_r+0x40a>
 80060ee:	f048 0810 	orr.w	r8, r8, #16
 80060f2:	f018 0f20 	tst.w	r8, #32
 80060f6:	d007      	beq.n	8006108 <_vfprintf_r+0xb58>
 80060f8:	3607      	adds	r6, #7
 80060fa:	f026 0307 	bic.w	r3, r6, #7
 80060fe:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006102:	930a      	str	r3, [sp, #40]	; 0x28
 8006104:	2301      	movs	r3, #1
 8006106:	e798      	b.n	800603a <_vfprintf_r+0xa8a>
 8006108:	1d33      	adds	r3, r6, #4
 800610a:	f018 0f10 	tst.w	r8, #16
 800610e:	930a      	str	r3, [sp, #40]	; 0x28
 8006110:	d001      	beq.n	8006116 <_vfprintf_r+0xb66>
 8006112:	6836      	ldr	r6, [r6, #0]
 8006114:	e003      	b.n	800611e <_vfprintf_r+0xb6e>
 8006116:	f018 0f40 	tst.w	r8, #64	; 0x40
 800611a:	d002      	beq.n	8006122 <_vfprintf_r+0xb72>
 800611c:	8836      	ldrh	r6, [r6, #0]
 800611e:	2700      	movs	r7, #0
 8006120:	e7f0      	b.n	8006104 <_vfprintf_r+0xb54>
 8006122:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006126:	d0f4      	beq.n	8006112 <_vfprintf_r+0xb62>
 8006128:	7836      	ldrb	r6, [r6, #0]
 800612a:	e7f8      	b.n	800611e <_vfprintf_r+0xb6e>
 800612c:	4b7e      	ldr	r3, [pc, #504]	; (8006328 <_vfprintf_r+0xd78>)
 800612e:	f018 0f20 	tst.w	r8, #32
 8006132:	931b      	str	r3, [sp, #108]	; 0x6c
 8006134:	d019      	beq.n	800616a <_vfprintf_r+0xbba>
 8006136:	3607      	adds	r6, #7
 8006138:	f026 0307 	bic.w	r3, r6, #7
 800613c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006140:	930a      	str	r3, [sp, #40]	; 0x28
 8006142:	f018 0f01 	tst.w	r8, #1
 8006146:	d00a      	beq.n	800615e <_vfprintf_r+0xbae>
 8006148:	ea56 0307 	orrs.w	r3, r6, r7
 800614c:	d007      	beq.n	800615e <_vfprintf_r+0xbae>
 800614e:	2330      	movs	r3, #48	; 0x30
 8006150:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006154:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006156:	f048 0802 	orr.w	r8, r8, #2
 800615a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800615e:	2302      	movs	r3, #2
 8006160:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006164:	e769      	b.n	800603a <_vfprintf_r+0xa8a>
 8006166:	4b6f      	ldr	r3, [pc, #444]	; (8006324 <_vfprintf_r+0xd74>)
 8006168:	e7e1      	b.n	800612e <_vfprintf_r+0xb7e>
 800616a:	1d33      	adds	r3, r6, #4
 800616c:	f018 0f10 	tst.w	r8, #16
 8006170:	930a      	str	r3, [sp, #40]	; 0x28
 8006172:	d001      	beq.n	8006178 <_vfprintf_r+0xbc8>
 8006174:	6836      	ldr	r6, [r6, #0]
 8006176:	e003      	b.n	8006180 <_vfprintf_r+0xbd0>
 8006178:	f018 0f40 	tst.w	r8, #64	; 0x40
 800617c:	d002      	beq.n	8006184 <_vfprintf_r+0xbd4>
 800617e:	8836      	ldrh	r6, [r6, #0]
 8006180:	2700      	movs	r7, #0
 8006182:	e7de      	b.n	8006142 <_vfprintf_r+0xb92>
 8006184:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006188:	d0f4      	beq.n	8006174 <_vfprintf_r+0xbc4>
 800618a:	7836      	ldrb	r6, [r6, #0]
 800618c:	e7f8      	b.n	8006180 <_vfprintf_r+0xbd0>
 800618e:	2f00      	cmp	r7, #0
 8006190:	bf08      	it	eq
 8006192:	2e0a      	cmpeq	r6, #10
 8006194:	d206      	bcs.n	80061a4 <_vfprintf_r+0xbf4>
 8006196:	3630      	adds	r6, #48	; 0x30
 8006198:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800619c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80061a0:	f000 bc14 	b.w	80069cc <_vfprintf_r+0x141c>
 80061a4:	2300      	movs	r3, #0
 80061a6:	9308      	str	r3, [sp, #32]
 80061a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061aa:	ad52      	add	r5, sp, #328	; 0x148
 80061ac:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80061b0:	220a      	movs	r2, #10
 80061b2:	2300      	movs	r3, #0
 80061b4:	4630      	mov	r0, r6
 80061b6:	4639      	mov	r1, r7
 80061b8:	f7fa fc66 	bl	8000a88 <__aeabi_uldivmod>
 80061bc:	9b08      	ldr	r3, [sp, #32]
 80061be:	3230      	adds	r2, #48	; 0x30
 80061c0:	3301      	adds	r3, #1
 80061c2:	f105 39ff 	add.w	r9, r5, #4294967295
 80061c6:	f805 2c01 	strb.w	r2, [r5, #-1]
 80061ca:	9308      	str	r3, [sp, #32]
 80061cc:	f1b8 0f00 	cmp.w	r8, #0
 80061d0:	d019      	beq.n	8006206 <_vfprintf_r+0xc56>
 80061d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061d4:	9a08      	ldr	r2, [sp, #32]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d114      	bne.n	8006206 <_vfprintf_r+0xc56>
 80061dc:	2aff      	cmp	r2, #255	; 0xff
 80061de:	d012      	beq.n	8006206 <_vfprintf_r+0xc56>
 80061e0:	2f00      	cmp	r7, #0
 80061e2:	bf08      	it	eq
 80061e4:	2e0a      	cmpeq	r6, #10
 80061e6:	d30e      	bcc.n	8006206 <_vfprintf_r+0xc56>
 80061e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061ea:	9919      	ldr	r1, [sp, #100]	; 0x64
 80061ec:	eba9 0903 	sub.w	r9, r9, r3
 80061f0:	461a      	mov	r2, r3
 80061f2:	4648      	mov	r0, r9
 80061f4:	f002 fcdd 	bl	8008bb2 <strncpy>
 80061f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061fa:	785d      	ldrb	r5, [r3, #1]
 80061fc:	b195      	cbz	r5, 8006224 <_vfprintf_r+0xc74>
 80061fe:	3301      	adds	r3, #1
 8006200:	930e      	str	r3, [sp, #56]	; 0x38
 8006202:	2300      	movs	r3, #0
 8006204:	9308      	str	r3, [sp, #32]
 8006206:	220a      	movs	r2, #10
 8006208:	2300      	movs	r3, #0
 800620a:	4630      	mov	r0, r6
 800620c:	4639      	mov	r1, r7
 800620e:	f7fa fc3b 	bl	8000a88 <__aeabi_uldivmod>
 8006212:	2f00      	cmp	r7, #0
 8006214:	bf08      	it	eq
 8006216:	2e0a      	cmpeq	r6, #10
 8006218:	f0c0 83d8 	bcc.w	80069cc <_vfprintf_r+0x141c>
 800621c:	4606      	mov	r6, r0
 800621e:	460f      	mov	r7, r1
 8006220:	464d      	mov	r5, r9
 8006222:	e7c5      	b.n	80061b0 <_vfprintf_r+0xc00>
 8006224:	9508      	str	r5, [sp, #32]
 8006226:	e7ee      	b.n	8006206 <_vfprintf_r+0xc56>
 8006228:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800622a:	f006 030f 	and.w	r3, r6, #15
 800622e:	5cd3      	ldrb	r3, [r2, r3]
 8006230:	093a      	lsrs	r2, r7, #4
 8006232:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006236:	0933      	lsrs	r3, r6, #4
 8006238:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800623c:	461e      	mov	r6, r3
 800623e:	4617      	mov	r7, r2
 8006240:	ea56 0307 	orrs.w	r3, r6, r7
 8006244:	d1f0      	bne.n	8006228 <_vfprintf_r+0xc78>
 8006246:	e3c1      	b.n	80069cc <_vfprintf_r+0x141c>
 8006248:	b933      	cbnz	r3, 8006258 <_vfprintf_r+0xca8>
 800624a:	f018 0f01 	tst.w	r8, #1
 800624e:	d003      	beq.n	8006258 <_vfprintf_r+0xca8>
 8006250:	2330      	movs	r3, #48	; 0x30
 8006252:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006256:	e7a1      	b.n	800619c <_vfprintf_r+0xbec>
 8006258:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800625c:	e3b6      	b.n	80069cc <_vfprintf_r+0x141c>
 800625e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 837d 	beq.w	8006960 <_vfprintf_r+0x13b0>
 8006266:	2000      	movs	r0, #0
 8006268:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800626c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006270:	960a      	str	r6, [sp, #40]	; 0x28
 8006272:	f7ff bb3b 	b.w	80058ec <_vfprintf_r+0x33c>
 8006276:	2010      	movs	r0, #16
 8006278:	2b07      	cmp	r3, #7
 800627a:	4402      	add	r2, r0
 800627c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006280:	6060      	str	r0, [r4, #4]
 8006282:	dd08      	ble.n	8006296 <_vfprintf_r+0xce6>
 8006284:	4651      	mov	r1, sl
 8006286:	4658      	mov	r0, fp
 8006288:	aa26      	add	r2, sp, #152	; 0x98
 800628a:	f002 fd20 	bl	8008cce <__sprint_r>
 800628e:	2800      	cmp	r0, #0
 8006290:	f040 8344 	bne.w	800691c <_vfprintf_r+0x136c>
 8006294:	a929      	add	r1, sp, #164	; 0xa4
 8006296:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006298:	460c      	mov	r4, r1
 800629a:	3b10      	subs	r3, #16
 800629c:	9317      	str	r3, [sp, #92]	; 0x5c
 800629e:	e500      	b.n	8005ca2 <_vfprintf_r+0x6f2>
 80062a0:	460c      	mov	r4, r1
 80062a2:	e51a      	b.n	8005cda <_vfprintf_r+0x72a>
 80062a4:	4651      	mov	r1, sl
 80062a6:	4658      	mov	r0, fp
 80062a8:	aa26      	add	r2, sp, #152	; 0x98
 80062aa:	f002 fd10 	bl	8008cce <__sprint_r>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f040 8334 	bne.w	800691c <_vfprintf_r+0x136c>
 80062b4:	ac29      	add	r4, sp, #164	; 0xa4
 80062b6:	e522      	b.n	8005cfe <_vfprintf_r+0x74e>
 80062b8:	4651      	mov	r1, sl
 80062ba:	4658      	mov	r0, fp
 80062bc:	aa26      	add	r2, sp, #152	; 0x98
 80062be:	f002 fd06 	bl	8008cce <__sprint_r>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	f040 832a 	bne.w	800691c <_vfprintf_r+0x136c>
 80062c8:	ac29      	add	r4, sp, #164	; 0xa4
 80062ca:	e528      	b.n	8005d1e <_vfprintf_r+0x76e>
 80062cc:	2010      	movs	r0, #16
 80062ce:	2b07      	cmp	r3, #7
 80062d0:	4402      	add	r2, r0
 80062d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062d6:	6060      	str	r0, [r4, #4]
 80062d8:	dd08      	ble.n	80062ec <_vfprintf_r+0xd3c>
 80062da:	4651      	mov	r1, sl
 80062dc:	4658      	mov	r0, fp
 80062de:	aa26      	add	r2, sp, #152	; 0x98
 80062e0:	f002 fcf5 	bl	8008cce <__sprint_r>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	f040 8319 	bne.w	800691c <_vfprintf_r+0x136c>
 80062ea:	a929      	add	r1, sp, #164	; 0xa4
 80062ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062ee:	460c      	mov	r4, r1
 80062f0:	3b10      	subs	r3, #16
 80062f2:	9317      	str	r3, [sp, #92]	; 0x5c
 80062f4:	e51c      	b.n	8005d30 <_vfprintf_r+0x780>
 80062f6:	460c      	mov	r4, r1
 80062f8:	e536      	b.n	8005d68 <_vfprintf_r+0x7b8>
 80062fa:	2010      	movs	r0, #16
 80062fc:	2b07      	cmp	r3, #7
 80062fe:	4402      	add	r2, r0
 8006300:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006304:	6060      	str	r0, [r4, #4]
 8006306:	dd08      	ble.n	800631a <_vfprintf_r+0xd6a>
 8006308:	4651      	mov	r1, sl
 800630a:	4658      	mov	r0, fp
 800630c:	aa26      	add	r2, sp, #152	; 0x98
 800630e:	f002 fcde 	bl	8008cce <__sprint_r>
 8006312:	2800      	cmp	r0, #0
 8006314:	f040 8302 	bne.w	800691c <_vfprintf_r+0x136c>
 8006318:	a929      	add	r1, sp, #164	; 0xa4
 800631a:	460c      	mov	r4, r1
 800631c:	3e10      	subs	r6, #16
 800631e:	e527      	b.n	8005d70 <_vfprintf_r+0x7c0>
 8006320:	460c      	mov	r4, r1
 8006322:	e54e      	b.n	8005dc2 <_vfprintf_r+0x812>
 8006324:	0800a228 	.word	0x0800a228
 8006328:	0800a239 	.word	0x0800a239
 800632c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800632e:	2b65      	cmp	r3, #101	; 0x65
 8006330:	f340 8238 	ble.w	80067a4 <_vfprintf_r+0x11f4>
 8006334:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006338:	2200      	movs	r2, #0
 800633a:	2300      	movs	r3, #0
 800633c:	f7fa fb34 	bl	80009a8 <__aeabi_dcmpeq>
 8006340:	2800      	cmp	r0, #0
 8006342:	d06a      	beq.n	800641a <_vfprintf_r+0xe6a>
 8006344:	4b6e      	ldr	r3, [pc, #440]	; (8006500 <_vfprintf_r+0xf50>)
 8006346:	6023      	str	r3, [r4, #0]
 8006348:	2301      	movs	r3, #1
 800634a:	441e      	add	r6, r3
 800634c:	6063      	str	r3, [r4, #4]
 800634e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006350:	9628      	str	r6, [sp, #160]	; 0xa0
 8006352:	3301      	adds	r3, #1
 8006354:	2b07      	cmp	r3, #7
 8006356:	9327      	str	r3, [sp, #156]	; 0x9c
 8006358:	dc38      	bgt.n	80063cc <_vfprintf_r+0xe1c>
 800635a:	3408      	adds	r4, #8
 800635c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800635e:	9a08      	ldr	r2, [sp, #32]
 8006360:	4293      	cmp	r3, r2
 8006362:	db03      	blt.n	800636c <_vfprintf_r+0xdbc>
 8006364:	f018 0f01 	tst.w	r8, #1
 8006368:	f43f ad3d 	beq.w	8005de6 <_vfprintf_r+0x836>
 800636c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800636e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006374:	6063      	str	r3, [r4, #4]
 8006376:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006378:	4413      	add	r3, r2
 800637a:	9328      	str	r3, [sp, #160]	; 0xa0
 800637c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800637e:	3301      	adds	r3, #1
 8006380:	2b07      	cmp	r3, #7
 8006382:	9327      	str	r3, [sp, #156]	; 0x9c
 8006384:	dc2c      	bgt.n	80063e0 <_vfprintf_r+0xe30>
 8006386:	3408      	adds	r4, #8
 8006388:	9b08      	ldr	r3, [sp, #32]
 800638a:	1e5d      	subs	r5, r3, #1
 800638c:	2d00      	cmp	r5, #0
 800638e:	f77f ad2a 	ble.w	8005de6 <_vfprintf_r+0x836>
 8006392:	f04f 0910 	mov.w	r9, #16
 8006396:	4e5b      	ldr	r6, [pc, #364]	; (8006504 <_vfprintf_r+0xf54>)
 8006398:	2d10      	cmp	r5, #16
 800639a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800639e:	f104 0108 	add.w	r1, r4, #8
 80063a2:	f103 0301 	add.w	r3, r3, #1
 80063a6:	6026      	str	r6, [r4, #0]
 80063a8:	dc24      	bgt.n	80063f4 <_vfprintf_r+0xe44>
 80063aa:	6065      	str	r5, [r4, #4]
 80063ac:	2b07      	cmp	r3, #7
 80063ae:	4415      	add	r5, r2
 80063b0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80063b4:	f340 8290 	ble.w	80068d8 <_vfprintf_r+0x1328>
 80063b8:	4651      	mov	r1, sl
 80063ba:	4658      	mov	r0, fp
 80063bc:	aa26      	add	r2, sp, #152	; 0x98
 80063be:	f002 fc86 	bl	8008cce <__sprint_r>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	f040 82aa 	bne.w	800691c <_vfprintf_r+0x136c>
 80063c8:	ac29      	add	r4, sp, #164	; 0xa4
 80063ca:	e50c      	b.n	8005de6 <_vfprintf_r+0x836>
 80063cc:	4651      	mov	r1, sl
 80063ce:	4658      	mov	r0, fp
 80063d0:	aa26      	add	r2, sp, #152	; 0x98
 80063d2:	f002 fc7c 	bl	8008cce <__sprint_r>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	f040 82a0 	bne.w	800691c <_vfprintf_r+0x136c>
 80063dc:	ac29      	add	r4, sp, #164	; 0xa4
 80063de:	e7bd      	b.n	800635c <_vfprintf_r+0xdac>
 80063e0:	4651      	mov	r1, sl
 80063e2:	4658      	mov	r0, fp
 80063e4:	aa26      	add	r2, sp, #152	; 0x98
 80063e6:	f002 fc72 	bl	8008cce <__sprint_r>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	f040 8296 	bne.w	800691c <_vfprintf_r+0x136c>
 80063f0:	ac29      	add	r4, sp, #164	; 0xa4
 80063f2:	e7c9      	b.n	8006388 <_vfprintf_r+0xdd8>
 80063f4:	3210      	adds	r2, #16
 80063f6:	2b07      	cmp	r3, #7
 80063f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80063fc:	f8c4 9004 	str.w	r9, [r4, #4]
 8006400:	dd08      	ble.n	8006414 <_vfprintf_r+0xe64>
 8006402:	4651      	mov	r1, sl
 8006404:	4658      	mov	r0, fp
 8006406:	aa26      	add	r2, sp, #152	; 0x98
 8006408:	f002 fc61 	bl	8008cce <__sprint_r>
 800640c:	2800      	cmp	r0, #0
 800640e:	f040 8285 	bne.w	800691c <_vfprintf_r+0x136c>
 8006412:	a929      	add	r1, sp, #164	; 0xa4
 8006414:	460c      	mov	r4, r1
 8006416:	3d10      	subs	r5, #16
 8006418:	e7be      	b.n	8006398 <_vfprintf_r+0xde8>
 800641a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800641c:	2b00      	cmp	r3, #0
 800641e:	dc73      	bgt.n	8006508 <_vfprintf_r+0xf58>
 8006420:	4b37      	ldr	r3, [pc, #220]	; (8006500 <_vfprintf_r+0xf50>)
 8006422:	6023      	str	r3, [r4, #0]
 8006424:	2301      	movs	r3, #1
 8006426:	441e      	add	r6, r3
 8006428:	6063      	str	r3, [r4, #4]
 800642a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800642c:	9628      	str	r6, [sp, #160]	; 0xa0
 800642e:	3301      	adds	r3, #1
 8006430:	2b07      	cmp	r3, #7
 8006432:	9327      	str	r3, [sp, #156]	; 0x9c
 8006434:	dc3c      	bgt.n	80064b0 <_vfprintf_r+0xf00>
 8006436:	3408      	adds	r4, #8
 8006438:	9908      	ldr	r1, [sp, #32]
 800643a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800643c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800643e:	430a      	orrs	r2, r1
 8006440:	f008 0101 	and.w	r1, r8, #1
 8006444:	430a      	orrs	r2, r1
 8006446:	f43f acce 	beq.w	8005de6 <_vfprintf_r+0x836>
 800644a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800644c:	6022      	str	r2, [r4, #0]
 800644e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006450:	4413      	add	r3, r2
 8006452:	9328      	str	r3, [sp, #160]	; 0xa0
 8006454:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006456:	6062      	str	r2, [r4, #4]
 8006458:	3301      	adds	r3, #1
 800645a:	2b07      	cmp	r3, #7
 800645c:	9327      	str	r3, [sp, #156]	; 0x9c
 800645e:	dc31      	bgt.n	80064c4 <_vfprintf_r+0xf14>
 8006460:	3408      	adds	r4, #8
 8006462:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006464:	2d00      	cmp	r5, #0
 8006466:	da1a      	bge.n	800649e <_vfprintf_r+0xeee>
 8006468:	4623      	mov	r3, r4
 800646a:	4e26      	ldr	r6, [pc, #152]	; (8006504 <_vfprintf_r+0xf54>)
 800646c:	426d      	negs	r5, r5
 800646e:	2d10      	cmp	r5, #16
 8006470:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006474:	f104 0408 	add.w	r4, r4, #8
 8006478:	f102 0201 	add.w	r2, r2, #1
 800647c:	601e      	str	r6, [r3, #0]
 800647e:	dc2b      	bgt.n	80064d8 <_vfprintf_r+0xf28>
 8006480:	605d      	str	r5, [r3, #4]
 8006482:	2a07      	cmp	r2, #7
 8006484:	440d      	add	r5, r1
 8006486:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800648a:	dd08      	ble.n	800649e <_vfprintf_r+0xeee>
 800648c:	4651      	mov	r1, sl
 800648e:	4658      	mov	r0, fp
 8006490:	aa26      	add	r2, sp, #152	; 0x98
 8006492:	f002 fc1c 	bl	8008cce <__sprint_r>
 8006496:	2800      	cmp	r0, #0
 8006498:	f040 8240 	bne.w	800691c <_vfprintf_r+0x136c>
 800649c:	ac29      	add	r4, sp, #164	; 0xa4
 800649e:	9b08      	ldr	r3, [sp, #32]
 80064a0:	9a08      	ldr	r2, [sp, #32]
 80064a2:	6063      	str	r3, [r4, #4]
 80064a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80064a6:	f8c4 9000 	str.w	r9, [r4]
 80064aa:	4413      	add	r3, r2
 80064ac:	9328      	str	r3, [sp, #160]	; 0xa0
 80064ae:	e493      	b.n	8005dd8 <_vfprintf_r+0x828>
 80064b0:	4651      	mov	r1, sl
 80064b2:	4658      	mov	r0, fp
 80064b4:	aa26      	add	r2, sp, #152	; 0x98
 80064b6:	f002 fc0a 	bl	8008cce <__sprint_r>
 80064ba:	2800      	cmp	r0, #0
 80064bc:	f040 822e 	bne.w	800691c <_vfprintf_r+0x136c>
 80064c0:	ac29      	add	r4, sp, #164	; 0xa4
 80064c2:	e7b9      	b.n	8006438 <_vfprintf_r+0xe88>
 80064c4:	4651      	mov	r1, sl
 80064c6:	4658      	mov	r0, fp
 80064c8:	aa26      	add	r2, sp, #152	; 0x98
 80064ca:	f002 fc00 	bl	8008cce <__sprint_r>
 80064ce:	2800      	cmp	r0, #0
 80064d0:	f040 8224 	bne.w	800691c <_vfprintf_r+0x136c>
 80064d4:	ac29      	add	r4, sp, #164	; 0xa4
 80064d6:	e7c4      	b.n	8006462 <_vfprintf_r+0xeb2>
 80064d8:	2010      	movs	r0, #16
 80064da:	2a07      	cmp	r2, #7
 80064dc:	4401      	add	r1, r0
 80064de:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80064e2:	6058      	str	r0, [r3, #4]
 80064e4:	dd08      	ble.n	80064f8 <_vfprintf_r+0xf48>
 80064e6:	4651      	mov	r1, sl
 80064e8:	4658      	mov	r0, fp
 80064ea:	aa26      	add	r2, sp, #152	; 0x98
 80064ec:	f002 fbef 	bl	8008cce <__sprint_r>
 80064f0:	2800      	cmp	r0, #0
 80064f2:	f040 8213 	bne.w	800691c <_vfprintf_r+0x136c>
 80064f6:	ac29      	add	r4, sp, #164	; 0xa4
 80064f8:	4623      	mov	r3, r4
 80064fa:	3d10      	subs	r5, #16
 80064fc:	e7b7      	b.n	800646e <_vfprintf_r+0xebe>
 80064fe:	bf00      	nop
 8006500:	0800a24a 	.word	0x0800a24a
 8006504:	0800a27c 	.word	0x0800a27c
 8006508:	9b08      	ldr	r3, [sp, #32]
 800650a:	42ab      	cmp	r3, r5
 800650c:	bfa8      	it	ge
 800650e:	462b      	movge	r3, r5
 8006510:	2b00      	cmp	r3, #0
 8006512:	9307      	str	r3, [sp, #28]
 8006514:	dd0a      	ble.n	800652c <_vfprintf_r+0xf7c>
 8006516:	441e      	add	r6, r3
 8006518:	e9c4 9300 	strd	r9, r3, [r4]
 800651c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800651e:	9628      	str	r6, [sp, #160]	; 0xa0
 8006520:	3301      	adds	r3, #1
 8006522:	2b07      	cmp	r3, #7
 8006524:	9327      	str	r3, [sp, #156]	; 0x9c
 8006526:	f300 8088 	bgt.w	800663a <_vfprintf_r+0x108a>
 800652a:	3408      	adds	r4, #8
 800652c:	9b07      	ldr	r3, [sp, #28]
 800652e:	2b00      	cmp	r3, #0
 8006530:	bfb4      	ite	lt
 8006532:	462e      	movlt	r6, r5
 8006534:	1aee      	subge	r6, r5, r3
 8006536:	2e00      	cmp	r6, #0
 8006538:	dd19      	ble.n	800656e <_vfprintf_r+0xfbe>
 800653a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800653e:	4898      	ldr	r0, [pc, #608]	; (80067a0 <_vfprintf_r+0x11f0>)
 8006540:	2e10      	cmp	r6, #16
 8006542:	f103 0301 	add.w	r3, r3, #1
 8006546:	f104 0108 	add.w	r1, r4, #8
 800654a:	6020      	str	r0, [r4, #0]
 800654c:	dc7f      	bgt.n	800664e <_vfprintf_r+0x109e>
 800654e:	6066      	str	r6, [r4, #4]
 8006550:	2b07      	cmp	r3, #7
 8006552:	4416      	add	r6, r2
 8006554:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006558:	f340 808c 	ble.w	8006674 <_vfprintf_r+0x10c4>
 800655c:	4651      	mov	r1, sl
 800655e:	4658      	mov	r0, fp
 8006560:	aa26      	add	r2, sp, #152	; 0x98
 8006562:	f002 fbb4 	bl	8008cce <__sprint_r>
 8006566:	2800      	cmp	r0, #0
 8006568:	f040 81d8 	bne.w	800691c <_vfprintf_r+0x136c>
 800656c:	ac29      	add	r4, sp, #164	; 0xa4
 800656e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8006572:	444d      	add	r5, r9
 8006574:	d00a      	beq.n	800658c <_vfprintf_r+0xfdc>
 8006576:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006578:	2b00      	cmp	r3, #0
 800657a:	d17d      	bne.n	8006678 <_vfprintf_r+0x10c8>
 800657c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800657e:	2b00      	cmp	r3, #0
 8006580:	d17d      	bne.n	800667e <_vfprintf_r+0x10ce>
 8006582:	9b08      	ldr	r3, [sp, #32]
 8006584:	444b      	add	r3, r9
 8006586:	429d      	cmp	r5, r3
 8006588:	bf28      	it	cs
 800658a:	461d      	movcs	r5, r3
 800658c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800658e:	9a08      	ldr	r2, [sp, #32]
 8006590:	4293      	cmp	r3, r2
 8006592:	db02      	blt.n	800659a <_vfprintf_r+0xfea>
 8006594:	f018 0f01 	tst.w	r8, #1
 8006598:	d00e      	beq.n	80065b8 <_vfprintf_r+0x1008>
 800659a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800659c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800659e:	6023      	str	r3, [r4, #0]
 80065a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065a2:	6063      	str	r3, [r4, #4]
 80065a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065a6:	4413      	add	r3, r2
 80065a8:	9328      	str	r3, [sp, #160]	; 0xa0
 80065aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065ac:	3301      	adds	r3, #1
 80065ae:	2b07      	cmp	r3, #7
 80065b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80065b2:	f300 80e0 	bgt.w	8006776 <_vfprintf_r+0x11c6>
 80065b6:	3408      	adds	r4, #8
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80065bc:	eb09 0203 	add.w	r2, r9, r3
 80065c0:	1b9e      	subs	r6, r3, r6
 80065c2:	1b52      	subs	r2, r2, r5
 80065c4:	4296      	cmp	r6, r2
 80065c6:	bfa8      	it	ge
 80065c8:	4616      	movge	r6, r2
 80065ca:	2e00      	cmp	r6, #0
 80065cc:	dd0b      	ble.n	80065e6 <_vfprintf_r+0x1036>
 80065ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065d0:	e9c4 5600 	strd	r5, r6, [r4]
 80065d4:	4433      	add	r3, r6
 80065d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80065d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065da:	3301      	adds	r3, #1
 80065dc:	2b07      	cmp	r3, #7
 80065de:	9327      	str	r3, [sp, #156]	; 0x9c
 80065e0:	f300 80d3 	bgt.w	800678a <_vfprintf_r+0x11da>
 80065e4:	3408      	adds	r4, #8
 80065e6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80065e8:	9b08      	ldr	r3, [sp, #32]
 80065ea:	2e00      	cmp	r6, #0
 80065ec:	eba3 0505 	sub.w	r5, r3, r5
 80065f0:	bfa8      	it	ge
 80065f2:	1bad      	subge	r5, r5, r6
 80065f4:	2d00      	cmp	r5, #0
 80065f6:	f77f abf6 	ble.w	8005de6 <_vfprintf_r+0x836>
 80065fa:	f04f 0910 	mov.w	r9, #16
 80065fe:	4e68      	ldr	r6, [pc, #416]	; (80067a0 <_vfprintf_r+0x11f0>)
 8006600:	2d10      	cmp	r5, #16
 8006602:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006606:	f104 0108 	add.w	r1, r4, #8
 800660a:	f103 0301 	add.w	r3, r3, #1
 800660e:	6026      	str	r6, [r4, #0]
 8006610:	f77f aecb 	ble.w	80063aa <_vfprintf_r+0xdfa>
 8006614:	3210      	adds	r2, #16
 8006616:	2b07      	cmp	r3, #7
 8006618:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800661c:	f8c4 9004 	str.w	r9, [r4, #4]
 8006620:	dd08      	ble.n	8006634 <_vfprintf_r+0x1084>
 8006622:	4651      	mov	r1, sl
 8006624:	4658      	mov	r0, fp
 8006626:	aa26      	add	r2, sp, #152	; 0x98
 8006628:	f002 fb51 	bl	8008cce <__sprint_r>
 800662c:	2800      	cmp	r0, #0
 800662e:	f040 8175 	bne.w	800691c <_vfprintf_r+0x136c>
 8006632:	a929      	add	r1, sp, #164	; 0xa4
 8006634:	460c      	mov	r4, r1
 8006636:	3d10      	subs	r5, #16
 8006638:	e7e2      	b.n	8006600 <_vfprintf_r+0x1050>
 800663a:	4651      	mov	r1, sl
 800663c:	4658      	mov	r0, fp
 800663e:	aa26      	add	r2, sp, #152	; 0x98
 8006640:	f002 fb45 	bl	8008cce <__sprint_r>
 8006644:	2800      	cmp	r0, #0
 8006646:	f040 8169 	bne.w	800691c <_vfprintf_r+0x136c>
 800664a:	ac29      	add	r4, sp, #164	; 0xa4
 800664c:	e76e      	b.n	800652c <_vfprintf_r+0xf7c>
 800664e:	2010      	movs	r0, #16
 8006650:	2b07      	cmp	r3, #7
 8006652:	4402      	add	r2, r0
 8006654:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006658:	6060      	str	r0, [r4, #4]
 800665a:	dd08      	ble.n	800666e <_vfprintf_r+0x10be>
 800665c:	4651      	mov	r1, sl
 800665e:	4658      	mov	r0, fp
 8006660:	aa26      	add	r2, sp, #152	; 0x98
 8006662:	f002 fb34 	bl	8008cce <__sprint_r>
 8006666:	2800      	cmp	r0, #0
 8006668:	f040 8158 	bne.w	800691c <_vfprintf_r+0x136c>
 800666c:	a929      	add	r1, sp, #164	; 0xa4
 800666e:	460c      	mov	r4, r1
 8006670:	3e10      	subs	r6, #16
 8006672:	e762      	b.n	800653a <_vfprintf_r+0xf8a>
 8006674:	460c      	mov	r4, r1
 8006676:	e77a      	b.n	800656e <_vfprintf_r+0xfbe>
 8006678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800667a:	2b00      	cmp	r3, #0
 800667c:	d04b      	beq.n	8006716 <_vfprintf_r+0x1166>
 800667e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006680:	3b01      	subs	r3, #1
 8006682:	930c      	str	r3, [sp, #48]	; 0x30
 8006684:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006686:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800668c:	6063      	str	r3, [r4, #4]
 800668e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006690:	4413      	add	r3, r2
 8006692:	9328      	str	r3, [sp, #160]	; 0xa0
 8006694:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006696:	3301      	adds	r3, #1
 8006698:	2b07      	cmp	r3, #7
 800669a:	9327      	str	r3, [sp, #156]	; 0x9c
 800669c:	dc42      	bgt.n	8006724 <_vfprintf_r+0x1174>
 800669e:	3408      	adds	r4, #8
 80066a0:	9b08      	ldr	r3, [sp, #32]
 80066a2:	444b      	add	r3, r9
 80066a4:	1b5a      	subs	r2, r3, r5
 80066a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	4293      	cmp	r3, r2
 80066ac:	bfa8      	it	ge
 80066ae:	4613      	movge	r3, r2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	461e      	mov	r6, r3
 80066b4:	dd0a      	ble.n	80066cc <_vfprintf_r+0x111c>
 80066b6:	e9c4 5300 	strd	r5, r3, [r4]
 80066ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066bc:	4433      	add	r3, r6
 80066be:	9328      	str	r3, [sp, #160]	; 0xa0
 80066c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066c2:	3301      	adds	r3, #1
 80066c4:	2b07      	cmp	r3, #7
 80066c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80066c8:	dc36      	bgt.n	8006738 <_vfprintf_r+0x1188>
 80066ca:	3408      	adds	r4, #8
 80066cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066ce:	2e00      	cmp	r6, #0
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	bfb4      	ite	lt
 80066d4:	461e      	movlt	r6, r3
 80066d6:	1b9e      	subge	r6, r3, r6
 80066d8:	2e00      	cmp	r6, #0
 80066da:	dd18      	ble.n	800670e <_vfprintf_r+0x115e>
 80066dc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80066e0:	482f      	ldr	r0, [pc, #188]	; (80067a0 <_vfprintf_r+0x11f0>)
 80066e2:	2e10      	cmp	r6, #16
 80066e4:	f102 0201 	add.w	r2, r2, #1
 80066e8:	f104 0108 	add.w	r1, r4, #8
 80066ec:	6020      	str	r0, [r4, #0]
 80066ee:	dc2d      	bgt.n	800674c <_vfprintf_r+0x119c>
 80066f0:	4433      	add	r3, r6
 80066f2:	2a07      	cmp	r2, #7
 80066f4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80066f8:	6066      	str	r6, [r4, #4]
 80066fa:	dd3a      	ble.n	8006772 <_vfprintf_r+0x11c2>
 80066fc:	4651      	mov	r1, sl
 80066fe:	4658      	mov	r0, fp
 8006700:	aa26      	add	r2, sp, #152	; 0x98
 8006702:	f002 fae4 	bl	8008cce <__sprint_r>
 8006706:	2800      	cmp	r0, #0
 8006708:	f040 8108 	bne.w	800691c <_vfprintf_r+0x136c>
 800670c:	ac29      	add	r4, sp, #164	; 0xa4
 800670e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	441d      	add	r5, r3
 8006714:	e72f      	b.n	8006576 <_vfprintf_r+0xfc6>
 8006716:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006718:	3b01      	subs	r3, #1
 800671a:	930e      	str	r3, [sp, #56]	; 0x38
 800671c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800671e:	3b01      	subs	r3, #1
 8006720:	930d      	str	r3, [sp, #52]	; 0x34
 8006722:	e7af      	b.n	8006684 <_vfprintf_r+0x10d4>
 8006724:	4651      	mov	r1, sl
 8006726:	4658      	mov	r0, fp
 8006728:	aa26      	add	r2, sp, #152	; 0x98
 800672a:	f002 fad0 	bl	8008cce <__sprint_r>
 800672e:	2800      	cmp	r0, #0
 8006730:	f040 80f4 	bne.w	800691c <_vfprintf_r+0x136c>
 8006734:	ac29      	add	r4, sp, #164	; 0xa4
 8006736:	e7b3      	b.n	80066a0 <_vfprintf_r+0x10f0>
 8006738:	4651      	mov	r1, sl
 800673a:	4658      	mov	r0, fp
 800673c:	aa26      	add	r2, sp, #152	; 0x98
 800673e:	f002 fac6 	bl	8008cce <__sprint_r>
 8006742:	2800      	cmp	r0, #0
 8006744:	f040 80ea 	bne.w	800691c <_vfprintf_r+0x136c>
 8006748:	ac29      	add	r4, sp, #164	; 0xa4
 800674a:	e7bf      	b.n	80066cc <_vfprintf_r+0x111c>
 800674c:	2010      	movs	r0, #16
 800674e:	2a07      	cmp	r2, #7
 8006750:	4403      	add	r3, r0
 8006752:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006756:	6060      	str	r0, [r4, #4]
 8006758:	dd08      	ble.n	800676c <_vfprintf_r+0x11bc>
 800675a:	4651      	mov	r1, sl
 800675c:	4658      	mov	r0, fp
 800675e:	aa26      	add	r2, sp, #152	; 0x98
 8006760:	f002 fab5 	bl	8008cce <__sprint_r>
 8006764:	2800      	cmp	r0, #0
 8006766:	f040 80d9 	bne.w	800691c <_vfprintf_r+0x136c>
 800676a:	a929      	add	r1, sp, #164	; 0xa4
 800676c:	460c      	mov	r4, r1
 800676e:	3e10      	subs	r6, #16
 8006770:	e7b4      	b.n	80066dc <_vfprintf_r+0x112c>
 8006772:	460c      	mov	r4, r1
 8006774:	e7cb      	b.n	800670e <_vfprintf_r+0x115e>
 8006776:	4651      	mov	r1, sl
 8006778:	4658      	mov	r0, fp
 800677a:	aa26      	add	r2, sp, #152	; 0x98
 800677c:	f002 faa7 	bl	8008cce <__sprint_r>
 8006780:	2800      	cmp	r0, #0
 8006782:	f040 80cb 	bne.w	800691c <_vfprintf_r+0x136c>
 8006786:	ac29      	add	r4, sp, #164	; 0xa4
 8006788:	e716      	b.n	80065b8 <_vfprintf_r+0x1008>
 800678a:	4651      	mov	r1, sl
 800678c:	4658      	mov	r0, fp
 800678e:	aa26      	add	r2, sp, #152	; 0x98
 8006790:	f002 fa9d 	bl	8008cce <__sprint_r>
 8006794:	2800      	cmp	r0, #0
 8006796:	f040 80c1 	bne.w	800691c <_vfprintf_r+0x136c>
 800679a:	ac29      	add	r4, sp, #164	; 0xa4
 800679c:	e723      	b.n	80065e6 <_vfprintf_r+0x1036>
 800679e:	bf00      	nop
 80067a0:	0800a27c 	.word	0x0800a27c
 80067a4:	9a08      	ldr	r2, [sp, #32]
 80067a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067a8:	2a01      	cmp	r2, #1
 80067aa:	f106 0601 	add.w	r6, r6, #1
 80067ae:	f103 0301 	add.w	r3, r3, #1
 80067b2:	f104 0508 	add.w	r5, r4, #8
 80067b6:	dc03      	bgt.n	80067c0 <_vfprintf_r+0x1210>
 80067b8:	f018 0f01 	tst.w	r8, #1
 80067bc:	f000 8081 	beq.w	80068c2 <_vfprintf_r+0x1312>
 80067c0:	2201      	movs	r2, #1
 80067c2:	2b07      	cmp	r3, #7
 80067c4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80067c8:	f8c4 9000 	str.w	r9, [r4]
 80067cc:	6062      	str	r2, [r4, #4]
 80067ce:	dd08      	ble.n	80067e2 <_vfprintf_r+0x1232>
 80067d0:	4651      	mov	r1, sl
 80067d2:	4658      	mov	r0, fp
 80067d4:	aa26      	add	r2, sp, #152	; 0x98
 80067d6:	f002 fa7a 	bl	8008cce <__sprint_r>
 80067da:	2800      	cmp	r0, #0
 80067dc:	f040 809e 	bne.w	800691c <_vfprintf_r+0x136c>
 80067e0:	ad29      	add	r5, sp, #164	; 0xa4
 80067e2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80067e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067e6:	602b      	str	r3, [r5, #0]
 80067e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067ea:	606b      	str	r3, [r5, #4]
 80067ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80067ee:	4413      	add	r3, r2
 80067f0:	9328      	str	r3, [sp, #160]	; 0xa0
 80067f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067f4:	3301      	adds	r3, #1
 80067f6:	2b07      	cmp	r3, #7
 80067f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80067fa:	dc32      	bgt.n	8006862 <_vfprintf_r+0x12b2>
 80067fc:	3508      	adds	r5, #8
 80067fe:	9b08      	ldr	r3, [sp, #32]
 8006800:	2200      	movs	r2, #0
 8006802:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006806:	1e5c      	subs	r4, r3, #1
 8006808:	2300      	movs	r3, #0
 800680a:	f7fa f8cd 	bl	80009a8 <__aeabi_dcmpeq>
 800680e:	2800      	cmp	r0, #0
 8006810:	d130      	bne.n	8006874 <_vfprintf_r+0x12c4>
 8006812:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006814:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006816:	9a08      	ldr	r2, [sp, #32]
 8006818:	3101      	adds	r1, #1
 800681a:	3b01      	subs	r3, #1
 800681c:	f109 0001 	add.w	r0, r9, #1
 8006820:	4413      	add	r3, r2
 8006822:	2907      	cmp	r1, #7
 8006824:	e9c5 0400 	strd	r0, r4, [r5]
 8006828:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800682c:	dd52      	ble.n	80068d4 <_vfprintf_r+0x1324>
 800682e:	4651      	mov	r1, sl
 8006830:	4658      	mov	r0, fp
 8006832:	aa26      	add	r2, sp, #152	; 0x98
 8006834:	f002 fa4b 	bl	8008cce <__sprint_r>
 8006838:	2800      	cmp	r0, #0
 800683a:	d16f      	bne.n	800691c <_vfprintf_r+0x136c>
 800683c:	ad29      	add	r5, sp, #164	; 0xa4
 800683e:	ab22      	add	r3, sp, #136	; 0x88
 8006840:	602b      	str	r3, [r5, #0]
 8006842:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006844:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006846:	606b      	str	r3, [r5, #4]
 8006848:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800684a:	4413      	add	r3, r2
 800684c:	9328      	str	r3, [sp, #160]	; 0xa0
 800684e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006850:	3301      	adds	r3, #1
 8006852:	2b07      	cmp	r3, #7
 8006854:	9327      	str	r3, [sp, #156]	; 0x9c
 8006856:	f73f adaf 	bgt.w	80063b8 <_vfprintf_r+0xe08>
 800685a:	f105 0408 	add.w	r4, r5, #8
 800685e:	f7ff bac2 	b.w	8005de6 <_vfprintf_r+0x836>
 8006862:	4651      	mov	r1, sl
 8006864:	4658      	mov	r0, fp
 8006866:	aa26      	add	r2, sp, #152	; 0x98
 8006868:	f002 fa31 	bl	8008cce <__sprint_r>
 800686c:	2800      	cmp	r0, #0
 800686e:	d155      	bne.n	800691c <_vfprintf_r+0x136c>
 8006870:	ad29      	add	r5, sp, #164	; 0xa4
 8006872:	e7c4      	b.n	80067fe <_vfprintf_r+0x124e>
 8006874:	2c00      	cmp	r4, #0
 8006876:	dde2      	ble.n	800683e <_vfprintf_r+0x128e>
 8006878:	f04f 0910 	mov.w	r9, #16
 800687c:	4e5a      	ldr	r6, [pc, #360]	; (80069e8 <_vfprintf_r+0x1438>)
 800687e:	2c10      	cmp	r4, #16
 8006880:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006884:	f105 0108 	add.w	r1, r5, #8
 8006888:	f103 0301 	add.w	r3, r3, #1
 800688c:	602e      	str	r6, [r5, #0]
 800688e:	dc07      	bgt.n	80068a0 <_vfprintf_r+0x12f0>
 8006890:	606c      	str	r4, [r5, #4]
 8006892:	2b07      	cmp	r3, #7
 8006894:	4414      	add	r4, r2
 8006896:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800689a:	dcc8      	bgt.n	800682e <_vfprintf_r+0x127e>
 800689c:	460d      	mov	r5, r1
 800689e:	e7ce      	b.n	800683e <_vfprintf_r+0x128e>
 80068a0:	3210      	adds	r2, #16
 80068a2:	2b07      	cmp	r3, #7
 80068a4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80068a8:	f8c5 9004 	str.w	r9, [r5, #4]
 80068ac:	dd06      	ble.n	80068bc <_vfprintf_r+0x130c>
 80068ae:	4651      	mov	r1, sl
 80068b0:	4658      	mov	r0, fp
 80068b2:	aa26      	add	r2, sp, #152	; 0x98
 80068b4:	f002 fa0b 	bl	8008cce <__sprint_r>
 80068b8:	bb80      	cbnz	r0, 800691c <_vfprintf_r+0x136c>
 80068ba:	a929      	add	r1, sp, #164	; 0xa4
 80068bc:	460d      	mov	r5, r1
 80068be:	3c10      	subs	r4, #16
 80068c0:	e7dd      	b.n	800687e <_vfprintf_r+0x12ce>
 80068c2:	2201      	movs	r2, #1
 80068c4:	2b07      	cmp	r3, #7
 80068c6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80068ca:	f8c4 9000 	str.w	r9, [r4]
 80068ce:	6062      	str	r2, [r4, #4]
 80068d0:	ddb5      	ble.n	800683e <_vfprintf_r+0x128e>
 80068d2:	e7ac      	b.n	800682e <_vfprintf_r+0x127e>
 80068d4:	3508      	adds	r5, #8
 80068d6:	e7b2      	b.n	800683e <_vfprintf_r+0x128e>
 80068d8:	460c      	mov	r4, r1
 80068da:	f7ff ba84 	b.w	8005de6 <_vfprintf_r+0x836>
 80068de:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80068e2:	1a9d      	subs	r5, r3, r2
 80068e4:	2d00      	cmp	r5, #0
 80068e6:	f77f aa82 	ble.w	8005dee <_vfprintf_r+0x83e>
 80068ea:	f04f 0810 	mov.w	r8, #16
 80068ee:	4e3f      	ldr	r6, [pc, #252]	; (80069ec <_vfprintf_r+0x143c>)
 80068f0:	2d10      	cmp	r5, #16
 80068f2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80068f6:	6026      	str	r6, [r4, #0]
 80068f8:	f103 0301 	add.w	r3, r3, #1
 80068fc:	dc17      	bgt.n	800692e <_vfprintf_r+0x137e>
 80068fe:	6065      	str	r5, [r4, #4]
 8006900:	2b07      	cmp	r3, #7
 8006902:	4415      	add	r5, r2
 8006904:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006908:	f77f aa71 	ble.w	8005dee <_vfprintf_r+0x83e>
 800690c:	4651      	mov	r1, sl
 800690e:	4658      	mov	r0, fp
 8006910:	aa26      	add	r2, sp, #152	; 0x98
 8006912:	f002 f9dc 	bl	8008cce <__sprint_r>
 8006916:	2800      	cmp	r0, #0
 8006918:	f43f aa69 	beq.w	8005dee <_vfprintf_r+0x83e>
 800691c:	2f00      	cmp	r7, #0
 800691e:	f43f a884 	beq.w	8005a2a <_vfprintf_r+0x47a>
 8006922:	4639      	mov	r1, r7
 8006924:	4658      	mov	r0, fp
 8006926:	f001 f91b 	bl	8007b60 <_free_r>
 800692a:	f7ff b87e 	b.w	8005a2a <_vfprintf_r+0x47a>
 800692e:	3210      	adds	r2, #16
 8006930:	2b07      	cmp	r3, #7
 8006932:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006936:	f8c4 8004 	str.w	r8, [r4, #4]
 800693a:	dc02      	bgt.n	8006942 <_vfprintf_r+0x1392>
 800693c:	3408      	adds	r4, #8
 800693e:	3d10      	subs	r5, #16
 8006940:	e7d6      	b.n	80068f0 <_vfprintf_r+0x1340>
 8006942:	4651      	mov	r1, sl
 8006944:	4658      	mov	r0, fp
 8006946:	aa26      	add	r2, sp, #152	; 0x98
 8006948:	f002 f9c1 	bl	8008cce <__sprint_r>
 800694c:	2800      	cmp	r0, #0
 800694e:	d1e5      	bne.n	800691c <_vfprintf_r+0x136c>
 8006950:	ac29      	add	r4, sp, #164	; 0xa4
 8006952:	e7f4      	b.n	800693e <_vfprintf_r+0x138e>
 8006954:	4639      	mov	r1, r7
 8006956:	4658      	mov	r0, fp
 8006958:	f001 f902 	bl	8007b60 <_free_r>
 800695c:	f7ff ba5e 	b.w	8005e1c <_vfprintf_r+0x86c>
 8006960:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006962:	b91b      	cbnz	r3, 800696c <_vfprintf_r+0x13bc>
 8006964:	2300      	movs	r3, #0
 8006966:	9327      	str	r3, [sp, #156]	; 0x9c
 8006968:	f7ff b85f 	b.w	8005a2a <_vfprintf_r+0x47a>
 800696c:	4651      	mov	r1, sl
 800696e:	4658      	mov	r0, fp
 8006970:	aa26      	add	r2, sp, #152	; 0x98
 8006972:	f002 f9ac 	bl	8008cce <__sprint_r>
 8006976:	2800      	cmp	r0, #0
 8006978:	d0f4      	beq.n	8006964 <_vfprintf_r+0x13b4>
 800697a:	f7ff b856 	b.w	8005a2a <_vfprintf_r+0x47a>
 800697e:	ea56 0207 	orrs.w	r2, r6, r7
 8006982:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006986:	f43f ab6a 	beq.w	800605e <_vfprintf_r+0xaae>
 800698a:	2b01      	cmp	r3, #1
 800698c:	f43f abff 	beq.w	800618e <_vfprintf_r+0xbde>
 8006990:	2b02      	cmp	r3, #2
 8006992:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006996:	f43f ac47 	beq.w	8006228 <_vfprintf_r+0xc78>
 800699a:	08f2      	lsrs	r2, r6, #3
 800699c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80069a0:	08f8      	lsrs	r0, r7, #3
 80069a2:	f006 0307 	and.w	r3, r6, #7
 80069a6:	4607      	mov	r7, r0
 80069a8:	4616      	mov	r6, r2
 80069aa:	3330      	adds	r3, #48	; 0x30
 80069ac:	ea56 0207 	orrs.w	r2, r6, r7
 80069b0:	4649      	mov	r1, r9
 80069b2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80069b6:	d1f0      	bne.n	800699a <_vfprintf_r+0x13ea>
 80069b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069ba:	07d0      	lsls	r0, r2, #31
 80069bc:	d506      	bpl.n	80069cc <_vfprintf_r+0x141c>
 80069be:	2b30      	cmp	r3, #48	; 0x30
 80069c0:	d004      	beq.n	80069cc <_vfprintf_r+0x141c>
 80069c2:	2330      	movs	r3, #48	; 0x30
 80069c4:	f809 3c01 	strb.w	r3, [r9, #-1]
 80069c8:	f1a1 0902 	sub.w	r9, r1, #2
 80069cc:	2700      	movs	r7, #0
 80069ce:	ab52      	add	r3, sp, #328	; 0x148
 80069d0:	eba3 0309 	sub.w	r3, r3, r9
 80069d4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80069d8:	9e07      	ldr	r6, [sp, #28]
 80069da:	9307      	str	r3, [sp, #28]
 80069dc:	463d      	mov	r5, r7
 80069de:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80069e2:	f7ff b942 	b.w	8005c6a <_vfprintf_r+0x6ba>
 80069e6:	bf00      	nop
 80069e8:	0800a27c 	.word	0x0800a27c
 80069ec:	0800a26c 	.word	0x0800a26c

080069f0 <__sbprintf>:
 80069f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069f2:	461f      	mov	r7, r3
 80069f4:	898b      	ldrh	r3, [r1, #12]
 80069f6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80069fa:	f023 0302 	bic.w	r3, r3, #2
 80069fe:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006a02:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006a04:	4615      	mov	r5, r2
 8006a06:	9319      	str	r3, [sp, #100]	; 0x64
 8006a08:	89cb      	ldrh	r3, [r1, #14]
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006a10:	69cb      	ldr	r3, [r1, #28]
 8006a12:	a816      	add	r0, sp, #88	; 0x58
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006a18:	460c      	mov	r4, r1
 8006a1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a1c:	ab1a      	add	r3, sp, #104	; 0x68
 8006a1e:	9300      	str	r3, [sp, #0]
 8006a20:	9304      	str	r3, [sp, #16]
 8006a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a26:	9302      	str	r3, [sp, #8]
 8006a28:	9305      	str	r3, [sp, #20]
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	9306      	str	r3, [sp, #24]
 8006a2e:	f001 fac5 	bl	8007fbc <__retarget_lock_init_recursive>
 8006a32:	462a      	mov	r2, r5
 8006a34:	463b      	mov	r3, r7
 8006a36:	4669      	mov	r1, sp
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7fe fdb9 	bl	80055b0 <_vfprintf_r>
 8006a3e:	1e05      	subs	r5, r0, #0
 8006a40:	db07      	blt.n	8006a52 <__sbprintf+0x62>
 8006a42:	4669      	mov	r1, sp
 8006a44:	4630      	mov	r0, r6
 8006a46:	f000 ff8f 	bl	8007968 <_fflush_r>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	bf18      	it	ne
 8006a4e:	f04f 35ff 	movne.w	r5, #4294967295
 8006a52:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006a56:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006a58:	065b      	lsls	r3, r3, #25
 8006a5a:	bf42      	ittt	mi
 8006a5c:	89a3      	ldrhmi	r3, [r4, #12]
 8006a5e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006a62:	81a3      	strhmi	r3, [r4, #12]
 8006a64:	f001 faab 	bl	8007fbe <__retarget_lock_close_recursive>
 8006a68:	4628      	mov	r0, r5
 8006a6a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a70 <_vsnprintf_r>:
 8006a70:	b530      	push	{r4, r5, lr}
 8006a72:	1e14      	subs	r4, r2, #0
 8006a74:	4605      	mov	r5, r0
 8006a76:	b09b      	sub	sp, #108	; 0x6c
 8006a78:	4618      	mov	r0, r3
 8006a7a:	da05      	bge.n	8006a88 <_vsnprintf_r+0x18>
 8006a7c:	238b      	movs	r3, #139	; 0x8b
 8006a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a82:	602b      	str	r3, [r5, #0]
 8006a84:	b01b      	add	sp, #108	; 0x6c
 8006a86:	bd30      	pop	{r4, r5, pc}
 8006a88:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a8c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006a90:	bf0c      	ite	eq
 8006a92:	4623      	moveq	r3, r4
 8006a94:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a98:	9302      	str	r3, [sp, #8]
 8006a9a:	9305      	str	r3, [sp, #20]
 8006a9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	9100      	str	r1, [sp, #0]
 8006aa4:	9104      	str	r1, [sp, #16]
 8006aa6:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006aaa:	4669      	mov	r1, sp
 8006aac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006aae:	4628      	mov	r0, r5
 8006ab0:	f7fd fb9a 	bl	80041e8 <_svfprintf_r>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	bfbc      	itt	lt
 8006ab8:	238b      	movlt	r3, #139	; 0x8b
 8006aba:	602b      	strlt	r3, [r5, #0]
 8006abc:	2c00      	cmp	r4, #0
 8006abe:	d0e1      	beq.n	8006a84 <_vsnprintf_r+0x14>
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	9b00      	ldr	r3, [sp, #0]
 8006ac4:	701a      	strb	r2, [r3, #0]
 8006ac6:	e7dd      	b.n	8006a84 <_vsnprintf_r+0x14>

08006ac8 <vsnprintf>:
 8006ac8:	b507      	push	{r0, r1, r2, lr}
 8006aca:	9300      	str	r3, [sp, #0]
 8006acc:	4613      	mov	r3, r2
 8006ace:	460a      	mov	r2, r1
 8006ad0:	4601      	mov	r1, r0
 8006ad2:	4803      	ldr	r0, [pc, #12]	; (8006ae0 <vsnprintf+0x18>)
 8006ad4:	6800      	ldr	r0, [r0, #0]
 8006ad6:	f7ff ffcb 	bl	8006a70 <_vsnprintf_r>
 8006ada:	b003      	add	sp, #12
 8006adc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ae0:	2000001c 	.word	0x2000001c

08006ae4 <__swsetup_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4b2a      	ldr	r3, [pc, #168]	; (8006b90 <__swsetup_r+0xac>)
 8006ae8:	4605      	mov	r5, r0
 8006aea:	6818      	ldr	r0, [r3, #0]
 8006aec:	460c      	mov	r4, r1
 8006aee:	b118      	cbz	r0, 8006af8 <__swsetup_r+0x14>
 8006af0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006af2:	b90b      	cbnz	r3, 8006af8 <__swsetup_r+0x14>
 8006af4:	f000 ffa4 	bl	8007a40 <__sinit>
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006afe:	0718      	lsls	r0, r3, #28
 8006b00:	d422      	bmi.n	8006b48 <__swsetup_r+0x64>
 8006b02:	06d9      	lsls	r1, r3, #27
 8006b04:	d407      	bmi.n	8006b16 <__swsetup_r+0x32>
 8006b06:	2309      	movs	r3, #9
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b12:	81a3      	strh	r3, [r4, #12]
 8006b14:	e034      	b.n	8006b80 <__swsetup_r+0x9c>
 8006b16:	0758      	lsls	r0, r3, #29
 8006b18:	d512      	bpl.n	8006b40 <__swsetup_r+0x5c>
 8006b1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006b1c:	b141      	cbz	r1, 8006b30 <__swsetup_r+0x4c>
 8006b1e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006b22:	4299      	cmp	r1, r3
 8006b24:	d002      	beq.n	8006b2c <__swsetup_r+0x48>
 8006b26:	4628      	mov	r0, r5
 8006b28:	f001 f81a 	bl	8007b60 <_free_r>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	6323      	str	r3, [r4, #48]	; 0x30
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b36:	81a3      	strh	r3, [r4, #12]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	6063      	str	r3, [r4, #4]
 8006b3c:	6923      	ldr	r3, [r4, #16]
 8006b3e:	6023      	str	r3, [r4, #0]
 8006b40:	89a3      	ldrh	r3, [r4, #12]
 8006b42:	f043 0308 	orr.w	r3, r3, #8
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	b94b      	cbnz	r3, 8006b60 <__swsetup_r+0x7c>
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b56:	d003      	beq.n	8006b60 <__swsetup_r+0x7c>
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f001 fa5e 	bl	800801c <__smakebuf_r>
 8006b60:	89a0      	ldrh	r0, [r4, #12]
 8006b62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b66:	f010 0301 	ands.w	r3, r0, #1
 8006b6a:	d00a      	beq.n	8006b82 <__swsetup_r+0x9e>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	60a3      	str	r3, [r4, #8]
 8006b70:	6963      	ldr	r3, [r4, #20]
 8006b72:	425b      	negs	r3, r3
 8006b74:	61a3      	str	r3, [r4, #24]
 8006b76:	6923      	ldr	r3, [r4, #16]
 8006b78:	b943      	cbnz	r3, 8006b8c <__swsetup_r+0xa8>
 8006b7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b7e:	d1c4      	bne.n	8006b0a <__swsetup_r+0x26>
 8006b80:	bd38      	pop	{r3, r4, r5, pc}
 8006b82:	0781      	lsls	r1, r0, #30
 8006b84:	bf58      	it	pl
 8006b86:	6963      	ldrpl	r3, [r4, #20]
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	e7f4      	b.n	8006b76 <__swsetup_r+0x92>
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	e7f7      	b.n	8006b80 <__swsetup_r+0x9c>
 8006b90:	2000001c 	.word	0x2000001c

08006b94 <register_fini>:
 8006b94:	4b02      	ldr	r3, [pc, #8]	; (8006ba0 <register_fini+0xc>)
 8006b96:	b113      	cbz	r3, 8006b9e <register_fini+0xa>
 8006b98:	4802      	ldr	r0, [pc, #8]	; (8006ba4 <register_fini+0x10>)
 8006b9a:	f000 b805 	b.w	8006ba8 <atexit>
 8006b9e:	4770      	bx	lr
 8006ba0:	00000000 	.word	0x00000000
 8006ba4:	08007a91 	.word	0x08007a91

08006ba8 <atexit>:
 8006ba8:	2300      	movs	r3, #0
 8006baa:	4601      	mov	r1, r0
 8006bac:	461a      	mov	r2, r3
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f002 bd92 	b.w	80096d8 <__register_exitproc>

08006bb4 <quorem>:
 8006bb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb8:	6903      	ldr	r3, [r0, #16]
 8006bba:	690c      	ldr	r4, [r1, #16]
 8006bbc:	4607      	mov	r7, r0
 8006bbe:	42a3      	cmp	r3, r4
 8006bc0:	f2c0 8083 	blt.w	8006cca <quorem+0x116>
 8006bc4:	3c01      	subs	r4, #1
 8006bc6:	f100 0514 	add.w	r5, r0, #20
 8006bca:	f101 0814 	add.w	r8, r1, #20
 8006bce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bd2:	9301      	str	r3, [sp, #4]
 8006bd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	429a      	cmp	r2, r3
 8006be0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006be4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006be8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bec:	d332      	bcc.n	8006c54 <quorem+0xa0>
 8006bee:	f04f 0e00 	mov.w	lr, #0
 8006bf2:	4640      	mov	r0, r8
 8006bf4:	46ac      	mov	ip, r5
 8006bf6:	46f2      	mov	sl, lr
 8006bf8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006bfc:	b293      	uxth	r3, r2
 8006bfe:	fb06 e303 	mla	r3, r6, r3, lr
 8006c02:	0c12      	lsrs	r2, r2, #16
 8006c04:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006c08:	fb06 e202 	mla	r2, r6, r2, lr
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	ebaa 0303 	sub.w	r3, sl, r3
 8006c12:	f8dc a000 	ldr.w	sl, [ip]
 8006c16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c1a:	fa1f fa8a 	uxth.w	sl, sl
 8006c1e:	4453      	add	r3, sl
 8006c20:	fa1f fa82 	uxth.w	sl, r2
 8006c24:	f8dc 2000 	ldr.w	r2, [ip]
 8006c28:	4581      	cmp	r9, r0
 8006c2a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006c2e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c38:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c3c:	f84c 3b04 	str.w	r3, [ip], #4
 8006c40:	d2da      	bcs.n	8006bf8 <quorem+0x44>
 8006c42:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c46:	b92b      	cbnz	r3, 8006c54 <quorem+0xa0>
 8006c48:	9b01      	ldr	r3, [sp, #4]
 8006c4a:	3b04      	subs	r3, #4
 8006c4c:	429d      	cmp	r5, r3
 8006c4e:	461a      	mov	r2, r3
 8006c50:	d32f      	bcc.n	8006cb2 <quorem+0xfe>
 8006c52:	613c      	str	r4, [r7, #16]
 8006c54:	4638      	mov	r0, r7
 8006c56:	f001 fc83 	bl	8008560 <__mcmp>
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	db25      	blt.n	8006caa <quorem+0xf6>
 8006c5e:	4628      	mov	r0, r5
 8006c60:	f04f 0c00 	mov.w	ip, #0
 8006c64:	3601      	adds	r6, #1
 8006c66:	f858 1b04 	ldr.w	r1, [r8], #4
 8006c6a:	f8d0 e000 	ldr.w	lr, [r0]
 8006c6e:	b28b      	uxth	r3, r1
 8006c70:	ebac 0303 	sub.w	r3, ip, r3
 8006c74:	fa1f f28e 	uxth.w	r2, lr
 8006c78:	4413      	add	r3, r2
 8006c7a:	0c0a      	lsrs	r2, r1, #16
 8006c7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c8a:	45c1      	cmp	r9, r8
 8006c8c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c90:	f840 3b04 	str.w	r3, [r0], #4
 8006c94:	d2e7      	bcs.n	8006c66 <quorem+0xb2>
 8006c96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c9e:	b922      	cbnz	r2, 8006caa <quorem+0xf6>
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	429d      	cmp	r5, r3
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	d30a      	bcc.n	8006cbe <quorem+0x10a>
 8006ca8:	613c      	str	r4, [r7, #16]
 8006caa:	4630      	mov	r0, r6
 8006cac:	b003      	add	sp, #12
 8006cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb2:	6812      	ldr	r2, [r2, #0]
 8006cb4:	3b04      	subs	r3, #4
 8006cb6:	2a00      	cmp	r2, #0
 8006cb8:	d1cb      	bne.n	8006c52 <quorem+0x9e>
 8006cba:	3c01      	subs	r4, #1
 8006cbc:	e7c6      	b.n	8006c4c <quorem+0x98>
 8006cbe:	6812      	ldr	r2, [r2, #0]
 8006cc0:	3b04      	subs	r3, #4
 8006cc2:	2a00      	cmp	r2, #0
 8006cc4:	d1f0      	bne.n	8006ca8 <quorem+0xf4>
 8006cc6:	3c01      	subs	r4, #1
 8006cc8:	e7eb      	b.n	8006ca2 <quorem+0xee>
 8006cca:	2000      	movs	r0, #0
 8006ccc:	e7ee      	b.n	8006cac <quorem+0xf8>
	...

08006cd0 <_dtoa_r>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006cd6:	b097      	sub	sp, #92	; 0x5c
 8006cd8:	4681      	mov	r9, r0
 8006cda:	4614      	mov	r4, r2
 8006cdc:	461d      	mov	r5, r3
 8006cde:	4692      	mov	sl, r2
 8006ce0:	469b      	mov	fp, r3
 8006ce2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8006ce4:	b149      	cbz	r1, 8006cfa <_dtoa_r+0x2a>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006cea:	4093      	lsls	r3, r2
 8006cec:	608b      	str	r3, [r1, #8]
 8006cee:	604a      	str	r2, [r1, #4]
 8006cf0:	f001 fa2f 	bl	8008152 <_Bfree>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006cfa:	1e2b      	subs	r3, r5, #0
 8006cfc:	bfad      	iteet	ge
 8006cfe:	2300      	movge	r3, #0
 8006d00:	2201      	movlt	r2, #1
 8006d02:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006d06:	6033      	strge	r3, [r6, #0]
 8006d08:	4ba3      	ldr	r3, [pc, #652]	; (8006f98 <_dtoa_r+0x2c8>)
 8006d0a:	bfb8      	it	lt
 8006d0c:	6032      	strlt	r2, [r6, #0]
 8006d0e:	ea33 030b 	bics.w	r3, r3, fp
 8006d12:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d16:	d119      	bne.n	8006d4c <_dtoa_r+0x7c>
 8006d18:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d1c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d24:	4323      	orrs	r3, r4
 8006d26:	f000 857b 	beq.w	8007820 <_dtoa_r+0xb50>
 8006d2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d2c:	b90b      	cbnz	r3, 8006d32 <_dtoa_r+0x62>
 8006d2e:	4b9b      	ldr	r3, [pc, #620]	; (8006f9c <_dtoa_r+0x2cc>)
 8006d30:	e020      	b.n	8006d74 <_dtoa_r+0xa4>
 8006d32:	4b9a      	ldr	r3, [pc, #616]	; (8006f9c <_dtoa_r+0x2cc>)
 8006d34:	9306      	str	r3, [sp, #24]
 8006d36:	3303      	adds	r3, #3
 8006d38:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d3a:	6013      	str	r3, [r2, #0]
 8006d3c:	9806      	ldr	r0, [sp, #24]
 8006d3e:	b017      	add	sp, #92	; 0x5c
 8006d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d44:	4b96      	ldr	r3, [pc, #600]	; (8006fa0 <_dtoa_r+0x2d0>)
 8006d46:	9306      	str	r3, [sp, #24]
 8006d48:	3308      	adds	r3, #8
 8006d4a:	e7f5      	b.n	8006d38 <_dtoa_r+0x68>
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2300      	movs	r3, #0
 8006d50:	4650      	mov	r0, sl
 8006d52:	4659      	mov	r1, fp
 8006d54:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8006d58:	f7f9 fe26 	bl	80009a8 <__aeabi_dcmpeq>
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	b158      	cbz	r0, 8006d78 <_dtoa_r+0xa8>
 8006d60:	2301      	movs	r3, #1
 8006d62:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d64:	6013      	str	r3, [r2, #0]
 8006d66:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f000 8556 	beq.w	800781a <_dtoa_r+0xb4a>
 8006d6e:	488d      	ldr	r0, [pc, #564]	; (8006fa4 <_dtoa_r+0x2d4>)
 8006d70:	6018      	str	r0, [r3, #0]
 8006d72:	1e43      	subs	r3, r0, #1
 8006d74:	9306      	str	r3, [sp, #24]
 8006d76:	e7e1      	b.n	8006d3c <_dtoa_r+0x6c>
 8006d78:	ab14      	add	r3, sp, #80	; 0x50
 8006d7a:	9301      	str	r3, [sp, #4]
 8006d7c:	ab15      	add	r3, sp, #84	; 0x54
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	4648      	mov	r0, r9
 8006d82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d86:	f001 fc97 	bl	80086b8 <__d2b>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	4680      	mov	r8, r0
 8006d8e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8006d92:	2e00      	cmp	r6, #0
 8006d94:	d07f      	beq.n	8006e96 <_dtoa_r+0x1c6>
 8006d96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d9c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006da0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006da4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006da8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006dac:	9713      	str	r7, [sp, #76]	; 0x4c
 8006dae:	2200      	movs	r2, #0
 8006db0:	4b7d      	ldr	r3, [pc, #500]	; (8006fa8 <_dtoa_r+0x2d8>)
 8006db2:	f7f9 f9d9 	bl	8000168 <__aeabi_dsub>
 8006db6:	a372      	add	r3, pc, #456	; (adr r3, 8006f80 <_dtoa_r+0x2b0>)
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	f7f9 fb8c 	bl	80004d8 <__aeabi_dmul>
 8006dc0:	a371      	add	r3, pc, #452	; (adr r3, 8006f88 <_dtoa_r+0x2b8>)
 8006dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc6:	f7f9 f9d1 	bl	800016c <__adddf3>
 8006dca:	4604      	mov	r4, r0
 8006dcc:	4630      	mov	r0, r6
 8006dce:	460d      	mov	r5, r1
 8006dd0:	f7f9 fb18 	bl	8000404 <__aeabi_i2d>
 8006dd4:	a36e      	add	r3, pc, #440	; (adr r3, 8006f90 <_dtoa_r+0x2c0>)
 8006dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dda:	f7f9 fb7d 	bl	80004d8 <__aeabi_dmul>
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	4620      	mov	r0, r4
 8006de4:	4629      	mov	r1, r5
 8006de6:	f7f9 f9c1 	bl	800016c <__adddf3>
 8006dea:	4604      	mov	r4, r0
 8006dec:	460d      	mov	r5, r1
 8006dee:	f7f9 fe23 	bl	8000a38 <__aeabi_d2iz>
 8006df2:	2200      	movs	r2, #0
 8006df4:	9003      	str	r0, [sp, #12]
 8006df6:	2300      	movs	r3, #0
 8006df8:	4620      	mov	r0, r4
 8006dfa:	4629      	mov	r1, r5
 8006dfc:	f7f9 fdde 	bl	80009bc <__aeabi_dcmplt>
 8006e00:	b150      	cbz	r0, 8006e18 <_dtoa_r+0x148>
 8006e02:	9803      	ldr	r0, [sp, #12]
 8006e04:	f7f9 fafe 	bl	8000404 <__aeabi_i2d>
 8006e08:	4622      	mov	r2, r4
 8006e0a:	462b      	mov	r3, r5
 8006e0c:	f7f9 fdcc 	bl	80009a8 <__aeabi_dcmpeq>
 8006e10:	b910      	cbnz	r0, 8006e18 <_dtoa_r+0x148>
 8006e12:	9b03      	ldr	r3, [sp, #12]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	9303      	str	r3, [sp, #12]
 8006e18:	9b03      	ldr	r3, [sp, #12]
 8006e1a:	2b16      	cmp	r3, #22
 8006e1c:	d858      	bhi.n	8006ed0 <_dtoa_r+0x200>
 8006e1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e22:	9a03      	ldr	r2, [sp, #12]
 8006e24:	4b61      	ldr	r3, [pc, #388]	; (8006fac <_dtoa_r+0x2dc>)
 8006e26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	f7f9 fdc5 	bl	80009bc <__aeabi_dcmplt>
 8006e32:	2800      	cmp	r0, #0
 8006e34:	d04e      	beq.n	8006ed4 <_dtoa_r+0x204>
 8006e36:	9b03      	ldr	r3, [sp, #12]
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	9303      	str	r3, [sp, #12]
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e42:	1b9e      	subs	r6, r3, r6
 8006e44:	1e73      	subs	r3, r6, #1
 8006e46:	9309      	str	r3, [sp, #36]	; 0x24
 8006e48:	bf49      	itett	mi
 8006e4a:	f1c6 0301 	rsbmi	r3, r6, #1
 8006e4e:	2300      	movpl	r3, #0
 8006e50:	9308      	strmi	r3, [sp, #32]
 8006e52:	2300      	movmi	r3, #0
 8006e54:	bf54      	ite	pl
 8006e56:	9308      	strpl	r3, [sp, #32]
 8006e58:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006e5a:	9b03      	ldr	r3, [sp, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	db3b      	blt.n	8006ed8 <_dtoa_r+0x208>
 8006e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e62:	9a03      	ldr	r2, [sp, #12]
 8006e64:	4413      	add	r3, r2
 8006e66:	9309      	str	r3, [sp, #36]	; 0x24
 8006e68:	2300      	movs	r3, #0
 8006e6a:	920e      	str	r2, [sp, #56]	; 0x38
 8006e6c:	930a      	str	r3, [sp, #40]	; 0x28
 8006e6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e70:	2b09      	cmp	r3, #9
 8006e72:	d86b      	bhi.n	8006f4c <_dtoa_r+0x27c>
 8006e74:	2b05      	cmp	r3, #5
 8006e76:	bfc4      	itt	gt
 8006e78:	3b04      	subgt	r3, #4
 8006e7a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8006e7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e7e:	bfc8      	it	gt
 8006e80:	2400      	movgt	r4, #0
 8006e82:	f1a3 0302 	sub.w	r3, r3, #2
 8006e86:	bfd8      	it	le
 8006e88:	2401      	movle	r4, #1
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	d869      	bhi.n	8006f62 <_dtoa_r+0x292>
 8006e8e:	e8df f003 	tbb	[pc, r3]
 8006e92:	392c      	.short	0x392c
 8006e94:	5b37      	.short	0x5b37
 8006e96:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006e9a:	441e      	add	r6, r3
 8006e9c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006ea0:	2b20      	cmp	r3, #32
 8006ea2:	dd10      	ble.n	8006ec6 <_dtoa_r+0x1f6>
 8006ea4:	9a03      	ldr	r2, [sp, #12]
 8006ea6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006eaa:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006eae:	409a      	lsls	r2, r3
 8006eb0:	fa24 f000 	lsr.w	r0, r4, r0
 8006eb4:	4310      	orrs	r0, r2
 8006eb6:	f7f9 fa95 	bl	80003e4 <__aeabi_ui2d>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006ec0:	3e01      	subs	r6, #1
 8006ec2:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ec4:	e773      	b.n	8006dae <_dtoa_r+0xde>
 8006ec6:	f1c3 0320 	rsb	r3, r3, #32
 8006eca:	fa04 f003 	lsl.w	r0, r4, r3
 8006ece:	e7f2      	b.n	8006eb6 <_dtoa_r+0x1e6>
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e7b4      	b.n	8006e3e <_dtoa_r+0x16e>
 8006ed4:	900f      	str	r0, [sp, #60]	; 0x3c
 8006ed6:	e7b3      	b.n	8006e40 <_dtoa_r+0x170>
 8006ed8:	9b08      	ldr	r3, [sp, #32]
 8006eda:	9a03      	ldr	r2, [sp, #12]
 8006edc:	1a9b      	subs	r3, r3, r2
 8006ede:	9308      	str	r3, [sp, #32]
 8006ee0:	4253      	negs	r3, r2
 8006ee2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	930e      	str	r3, [sp, #56]	; 0x38
 8006ee8:	e7c1      	b.n	8006e6e <_dtoa_r+0x19e>
 8006eea:	2300      	movs	r3, #0
 8006eec:	930b      	str	r3, [sp, #44]	; 0x2c
 8006eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	dc39      	bgt.n	8006f68 <_dtoa_r+0x298>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	9304      	str	r3, [sp, #16]
 8006efa:	9307      	str	r3, [sp, #28]
 8006efc:	9221      	str	r2, [sp, #132]	; 0x84
 8006efe:	e00c      	b.n	8006f1a <_dtoa_r+0x24a>
 8006f00:	2301      	movs	r3, #1
 8006f02:	e7f3      	b.n	8006eec <_dtoa_r+0x21c>
 8006f04:	2300      	movs	r3, #0
 8006f06:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f08:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	9304      	str	r3, [sp, #16]
 8006f10:	3301      	adds	r3, #1
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	9307      	str	r3, [sp, #28]
 8006f16:	bfb8      	it	lt
 8006f18:	2301      	movlt	r3, #1
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8006f20:	2204      	movs	r2, #4
 8006f22:	f102 0014 	add.w	r0, r2, #20
 8006f26:	4298      	cmp	r0, r3
 8006f28:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006f2c:	d920      	bls.n	8006f70 <_dtoa_r+0x2a0>
 8006f2e:	4648      	mov	r0, r9
 8006f30:	f001 f8ea 	bl	8008108 <_Balloc>
 8006f34:	9006      	str	r0, [sp, #24]
 8006f36:	2800      	cmp	r0, #0
 8006f38:	d13e      	bne.n	8006fb8 <_dtoa_r+0x2e8>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006f40:	4b1b      	ldr	r3, [pc, #108]	; (8006fb0 <_dtoa_r+0x2e0>)
 8006f42:	481c      	ldr	r0, [pc, #112]	; (8006fb4 <_dtoa_r+0x2e4>)
 8006f44:	f002 fc08 	bl	8009758 <__assert_func>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e7dc      	b.n	8006f06 <_dtoa_r+0x236>
 8006f4c:	2401      	movs	r4, #1
 8006f4e:	2300      	movs	r3, #0
 8006f50:	940b      	str	r4, [sp, #44]	; 0x2c
 8006f52:	9320      	str	r3, [sp, #128]	; 0x80
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295
 8006f58:	2200      	movs	r2, #0
 8006f5a:	9304      	str	r3, [sp, #16]
 8006f5c:	9307      	str	r3, [sp, #28]
 8006f5e:	2312      	movs	r3, #18
 8006f60:	e7cc      	b.n	8006efc <_dtoa_r+0x22c>
 8006f62:	2301      	movs	r3, #1
 8006f64:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f66:	e7f5      	b.n	8006f54 <_dtoa_r+0x284>
 8006f68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f6a:	9304      	str	r3, [sp, #16]
 8006f6c:	9307      	str	r3, [sp, #28]
 8006f6e:	e7d4      	b.n	8006f1a <_dtoa_r+0x24a>
 8006f70:	3101      	adds	r1, #1
 8006f72:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006f76:	0052      	lsls	r2, r2, #1
 8006f78:	e7d3      	b.n	8006f22 <_dtoa_r+0x252>
 8006f7a:	bf00      	nop
 8006f7c:	f3af 8000 	nop.w
 8006f80:	636f4361 	.word	0x636f4361
 8006f84:	3fd287a7 	.word	0x3fd287a7
 8006f88:	8b60c8b3 	.word	0x8b60c8b3
 8006f8c:	3fc68a28 	.word	0x3fc68a28
 8006f90:	509f79fb 	.word	0x509f79fb
 8006f94:	3fd34413 	.word	0x3fd34413
 8006f98:	7ff00000 	.word	0x7ff00000
 8006f9c:	0800a28c 	.word	0x0800a28c
 8006fa0:	0800a290 	.word	0x0800a290
 8006fa4:	0800a24b 	.word	0x0800a24b
 8006fa8:	3ff80000 	.word	0x3ff80000
 8006fac:	0800a398 	.word	0x0800a398
 8006fb0:	0800a299 	.word	0x0800a299
 8006fb4:	0800a2aa 	.word	0x0800a2aa
 8006fb8:	9b06      	ldr	r3, [sp, #24]
 8006fba:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006fbe:	9b07      	ldr	r3, [sp, #28]
 8006fc0:	2b0e      	cmp	r3, #14
 8006fc2:	f200 80a1 	bhi.w	8007108 <_dtoa_r+0x438>
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	f000 809e 	beq.w	8007108 <_dtoa_r+0x438>
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	dd34      	ble.n	800703c <_dtoa_r+0x36c>
 8006fd2:	4a96      	ldr	r2, [pc, #600]	; (800722c <_dtoa_r+0x55c>)
 8006fd4:	f003 030f 	and.w	r3, r3, #15
 8006fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fdc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fe0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006fe4:	9b03      	ldr	r3, [sp, #12]
 8006fe6:	05d8      	lsls	r0, r3, #23
 8006fe8:	ea4f 1523 	mov.w	r5, r3, asr #4
 8006fec:	d516      	bpl.n	800701c <_dtoa_r+0x34c>
 8006fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ff2:	4b8f      	ldr	r3, [pc, #572]	; (8007230 <_dtoa_r+0x560>)
 8006ff4:	2603      	movs	r6, #3
 8006ff6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ffa:	f7f9 fb97 	bl	800072c <__aeabi_ddiv>
 8006ffe:	4682      	mov	sl, r0
 8007000:	468b      	mov	fp, r1
 8007002:	f005 050f 	and.w	r5, r5, #15
 8007006:	4c8a      	ldr	r4, [pc, #552]	; (8007230 <_dtoa_r+0x560>)
 8007008:	b955      	cbnz	r5, 8007020 <_dtoa_r+0x350>
 800700a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800700e:	4650      	mov	r0, sl
 8007010:	4659      	mov	r1, fp
 8007012:	f7f9 fb8b 	bl	800072c <__aeabi_ddiv>
 8007016:	4682      	mov	sl, r0
 8007018:	468b      	mov	fp, r1
 800701a:	e028      	b.n	800706e <_dtoa_r+0x39e>
 800701c:	2602      	movs	r6, #2
 800701e:	e7f2      	b.n	8007006 <_dtoa_r+0x336>
 8007020:	07e9      	lsls	r1, r5, #31
 8007022:	d508      	bpl.n	8007036 <_dtoa_r+0x366>
 8007024:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007028:	e9d4 2300 	ldrd	r2, r3, [r4]
 800702c:	f7f9 fa54 	bl	80004d8 <__aeabi_dmul>
 8007030:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007034:	3601      	adds	r6, #1
 8007036:	106d      	asrs	r5, r5, #1
 8007038:	3408      	adds	r4, #8
 800703a:	e7e5      	b.n	8007008 <_dtoa_r+0x338>
 800703c:	f000 809f 	beq.w	800717e <_dtoa_r+0x4ae>
 8007040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007044:	9b03      	ldr	r3, [sp, #12]
 8007046:	2602      	movs	r6, #2
 8007048:	425c      	negs	r4, r3
 800704a:	4b78      	ldr	r3, [pc, #480]	; (800722c <_dtoa_r+0x55c>)
 800704c:	f004 020f 	and.w	r2, r4, #15
 8007050:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f7f9 fa3e 	bl	80004d8 <__aeabi_dmul>
 800705c:	2300      	movs	r3, #0
 800705e:	4682      	mov	sl, r0
 8007060:	468b      	mov	fp, r1
 8007062:	4d73      	ldr	r5, [pc, #460]	; (8007230 <_dtoa_r+0x560>)
 8007064:	1124      	asrs	r4, r4, #4
 8007066:	2c00      	cmp	r4, #0
 8007068:	d17e      	bne.n	8007168 <_dtoa_r+0x498>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1d3      	bne.n	8007016 <_dtoa_r+0x346>
 800706e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 8086 	beq.w	8007182 <_dtoa_r+0x4b2>
 8007076:	2200      	movs	r2, #0
 8007078:	4650      	mov	r0, sl
 800707a:	4659      	mov	r1, fp
 800707c:	4b6d      	ldr	r3, [pc, #436]	; (8007234 <_dtoa_r+0x564>)
 800707e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8007082:	f7f9 fc9b 	bl	80009bc <__aeabi_dcmplt>
 8007086:	2800      	cmp	r0, #0
 8007088:	d07b      	beq.n	8007182 <_dtoa_r+0x4b2>
 800708a:	9b07      	ldr	r3, [sp, #28]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d078      	beq.n	8007182 <_dtoa_r+0x4b2>
 8007090:	9b04      	ldr	r3, [sp, #16]
 8007092:	2b00      	cmp	r3, #0
 8007094:	dd36      	ble.n	8007104 <_dtoa_r+0x434>
 8007096:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800709a:	9b03      	ldr	r3, [sp, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	1e5d      	subs	r5, r3, #1
 80070a0:	4b65      	ldr	r3, [pc, #404]	; (8007238 <_dtoa_r+0x568>)
 80070a2:	f7f9 fa19 	bl	80004d8 <__aeabi_dmul>
 80070a6:	4682      	mov	sl, r0
 80070a8:	468b      	mov	fp, r1
 80070aa:	9c04      	ldr	r4, [sp, #16]
 80070ac:	3601      	adds	r6, #1
 80070ae:	4630      	mov	r0, r6
 80070b0:	f7f9 f9a8 	bl	8000404 <__aeabi_i2d>
 80070b4:	4652      	mov	r2, sl
 80070b6:	465b      	mov	r3, fp
 80070b8:	f7f9 fa0e 	bl	80004d8 <__aeabi_dmul>
 80070bc:	2200      	movs	r2, #0
 80070be:	4b5f      	ldr	r3, [pc, #380]	; (800723c <_dtoa_r+0x56c>)
 80070c0:	f7f9 f854 	bl	800016c <__adddf3>
 80070c4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80070c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070cc:	9611      	str	r6, [sp, #68]	; 0x44
 80070ce:	2c00      	cmp	r4, #0
 80070d0:	d15a      	bne.n	8007188 <_dtoa_r+0x4b8>
 80070d2:	2200      	movs	r2, #0
 80070d4:	4650      	mov	r0, sl
 80070d6:	4659      	mov	r1, fp
 80070d8:	4b59      	ldr	r3, [pc, #356]	; (8007240 <_dtoa_r+0x570>)
 80070da:	f7f9 f845 	bl	8000168 <__aeabi_dsub>
 80070de:	4633      	mov	r3, r6
 80070e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070e2:	4682      	mov	sl, r0
 80070e4:	468b      	mov	fp, r1
 80070e6:	f7f9 fc87 	bl	80009f8 <__aeabi_dcmpgt>
 80070ea:	2800      	cmp	r0, #0
 80070ec:	f040 828b 	bne.w	8007606 <_dtoa_r+0x936>
 80070f0:	4650      	mov	r0, sl
 80070f2:	4659      	mov	r1, fp
 80070f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80070fa:	f7f9 fc5f 	bl	80009bc <__aeabi_dcmplt>
 80070fe:	2800      	cmp	r0, #0
 8007100:	f040 827f 	bne.w	8007602 <_dtoa_r+0x932>
 8007104:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8007108:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800710a:	2b00      	cmp	r3, #0
 800710c:	f2c0 814d 	blt.w	80073aa <_dtoa_r+0x6da>
 8007110:	9a03      	ldr	r2, [sp, #12]
 8007112:	2a0e      	cmp	r2, #14
 8007114:	f300 8149 	bgt.w	80073aa <_dtoa_r+0x6da>
 8007118:	4b44      	ldr	r3, [pc, #272]	; (800722c <_dtoa_r+0x55c>)
 800711a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800711e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007122:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007128:	2b00      	cmp	r3, #0
 800712a:	f280 80d6 	bge.w	80072da <_dtoa_r+0x60a>
 800712e:	9b07      	ldr	r3, [sp, #28]
 8007130:	2b00      	cmp	r3, #0
 8007132:	f300 80d2 	bgt.w	80072da <_dtoa_r+0x60a>
 8007136:	f040 8263 	bne.w	8007600 <_dtoa_r+0x930>
 800713a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713e:	2200      	movs	r2, #0
 8007140:	4b3f      	ldr	r3, [pc, #252]	; (8007240 <_dtoa_r+0x570>)
 8007142:	f7f9 f9c9 	bl	80004d8 <__aeabi_dmul>
 8007146:	4652      	mov	r2, sl
 8007148:	465b      	mov	r3, fp
 800714a:	f7f9 fc4b 	bl	80009e4 <__aeabi_dcmpge>
 800714e:	9c07      	ldr	r4, [sp, #28]
 8007150:	4625      	mov	r5, r4
 8007152:	2800      	cmp	r0, #0
 8007154:	f040 823c 	bne.w	80075d0 <_dtoa_r+0x900>
 8007158:	2331      	movs	r3, #49	; 0x31
 800715a:	9e06      	ldr	r6, [sp, #24]
 800715c:	f806 3b01 	strb.w	r3, [r6], #1
 8007160:	9b03      	ldr	r3, [sp, #12]
 8007162:	3301      	adds	r3, #1
 8007164:	9303      	str	r3, [sp, #12]
 8007166:	e237      	b.n	80075d8 <_dtoa_r+0x908>
 8007168:	07e2      	lsls	r2, r4, #31
 800716a:	d505      	bpl.n	8007178 <_dtoa_r+0x4a8>
 800716c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007170:	f7f9 f9b2 	bl	80004d8 <__aeabi_dmul>
 8007174:	2301      	movs	r3, #1
 8007176:	3601      	adds	r6, #1
 8007178:	1064      	asrs	r4, r4, #1
 800717a:	3508      	adds	r5, #8
 800717c:	e773      	b.n	8007066 <_dtoa_r+0x396>
 800717e:	2602      	movs	r6, #2
 8007180:	e775      	b.n	800706e <_dtoa_r+0x39e>
 8007182:	9d03      	ldr	r5, [sp, #12]
 8007184:	9c07      	ldr	r4, [sp, #28]
 8007186:	e792      	b.n	80070ae <_dtoa_r+0x3de>
 8007188:	9906      	ldr	r1, [sp, #24]
 800718a:	4b28      	ldr	r3, [pc, #160]	; (800722c <_dtoa_r+0x55c>)
 800718c:	4421      	add	r1, r4
 800718e:	9112      	str	r1, [sp, #72]	; 0x48
 8007190:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007192:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007196:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800719a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800719e:	2900      	cmp	r1, #0
 80071a0:	d052      	beq.n	8007248 <_dtoa_r+0x578>
 80071a2:	2000      	movs	r0, #0
 80071a4:	4927      	ldr	r1, [pc, #156]	; (8007244 <_dtoa_r+0x574>)
 80071a6:	f7f9 fac1 	bl	800072c <__aeabi_ddiv>
 80071aa:	4632      	mov	r2, r6
 80071ac:	463b      	mov	r3, r7
 80071ae:	f7f8 ffdb 	bl	8000168 <__aeabi_dsub>
 80071b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071b6:	9e06      	ldr	r6, [sp, #24]
 80071b8:	4659      	mov	r1, fp
 80071ba:	4650      	mov	r0, sl
 80071bc:	f7f9 fc3c 	bl	8000a38 <__aeabi_d2iz>
 80071c0:	4604      	mov	r4, r0
 80071c2:	f7f9 f91f 	bl	8000404 <__aeabi_i2d>
 80071c6:	4602      	mov	r2, r0
 80071c8:	460b      	mov	r3, r1
 80071ca:	4650      	mov	r0, sl
 80071cc:	4659      	mov	r1, fp
 80071ce:	f7f8 ffcb 	bl	8000168 <__aeabi_dsub>
 80071d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071d6:	3430      	adds	r4, #48	; 0x30
 80071d8:	f806 4b01 	strb.w	r4, [r6], #1
 80071dc:	4682      	mov	sl, r0
 80071de:	468b      	mov	fp, r1
 80071e0:	f7f9 fbec 	bl	80009bc <__aeabi_dcmplt>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d170      	bne.n	80072ca <_dtoa_r+0x5fa>
 80071e8:	4652      	mov	r2, sl
 80071ea:	465b      	mov	r3, fp
 80071ec:	2000      	movs	r0, #0
 80071ee:	4911      	ldr	r1, [pc, #68]	; (8007234 <_dtoa_r+0x564>)
 80071f0:	f7f8 ffba 	bl	8000168 <__aeabi_dsub>
 80071f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071f8:	f7f9 fbe0 	bl	80009bc <__aeabi_dcmplt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f040 80b6 	bne.w	800736e <_dtoa_r+0x69e>
 8007202:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007204:	429e      	cmp	r6, r3
 8007206:	f43f af7d 	beq.w	8007104 <_dtoa_r+0x434>
 800720a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800720e:	2200      	movs	r2, #0
 8007210:	4b09      	ldr	r3, [pc, #36]	; (8007238 <_dtoa_r+0x568>)
 8007212:	f7f9 f961 	bl	80004d8 <__aeabi_dmul>
 8007216:	2200      	movs	r2, #0
 8007218:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800721c:	4b06      	ldr	r3, [pc, #24]	; (8007238 <_dtoa_r+0x568>)
 800721e:	4650      	mov	r0, sl
 8007220:	4659      	mov	r1, fp
 8007222:	f7f9 f959 	bl	80004d8 <__aeabi_dmul>
 8007226:	4682      	mov	sl, r0
 8007228:	468b      	mov	fp, r1
 800722a:	e7c5      	b.n	80071b8 <_dtoa_r+0x4e8>
 800722c:	0800a398 	.word	0x0800a398
 8007230:	0800a370 	.word	0x0800a370
 8007234:	3ff00000 	.word	0x3ff00000
 8007238:	40240000 	.word	0x40240000
 800723c:	401c0000 	.word	0x401c0000
 8007240:	40140000 	.word	0x40140000
 8007244:	3fe00000 	.word	0x3fe00000
 8007248:	4630      	mov	r0, r6
 800724a:	4639      	mov	r1, r7
 800724c:	f7f9 f944 	bl	80004d8 <__aeabi_dmul>
 8007250:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007254:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8007256:	9e06      	ldr	r6, [sp, #24]
 8007258:	4659      	mov	r1, fp
 800725a:	4650      	mov	r0, sl
 800725c:	f7f9 fbec 	bl	8000a38 <__aeabi_d2iz>
 8007260:	4604      	mov	r4, r0
 8007262:	f7f9 f8cf 	bl	8000404 <__aeabi_i2d>
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	4650      	mov	r0, sl
 800726c:	4659      	mov	r1, fp
 800726e:	f7f8 ff7b 	bl	8000168 <__aeabi_dsub>
 8007272:	3430      	adds	r4, #48	; 0x30
 8007274:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007276:	f806 4b01 	strb.w	r4, [r6], #1
 800727a:	429e      	cmp	r6, r3
 800727c:	4682      	mov	sl, r0
 800727e:	468b      	mov	fp, r1
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	d123      	bne.n	80072ce <_dtoa_r+0x5fe>
 8007286:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800728a:	4bb2      	ldr	r3, [pc, #712]	; (8007554 <_dtoa_r+0x884>)
 800728c:	f7f8 ff6e 	bl	800016c <__adddf3>
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	4650      	mov	r0, sl
 8007296:	4659      	mov	r1, fp
 8007298:	f7f9 fbae 	bl	80009f8 <__aeabi_dcmpgt>
 800729c:	2800      	cmp	r0, #0
 800729e:	d166      	bne.n	800736e <_dtoa_r+0x69e>
 80072a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072a4:	2000      	movs	r0, #0
 80072a6:	49ab      	ldr	r1, [pc, #684]	; (8007554 <_dtoa_r+0x884>)
 80072a8:	f7f8 ff5e 	bl	8000168 <__aeabi_dsub>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	4650      	mov	r0, sl
 80072b2:	4659      	mov	r1, fp
 80072b4:	f7f9 fb82 	bl	80009bc <__aeabi_dcmplt>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	f43f af23 	beq.w	8007104 <_dtoa_r+0x434>
 80072be:	463e      	mov	r6, r7
 80072c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072c4:	3f01      	subs	r7, #1
 80072c6:	2b30      	cmp	r3, #48	; 0x30
 80072c8:	d0f9      	beq.n	80072be <_dtoa_r+0x5ee>
 80072ca:	9503      	str	r5, [sp, #12]
 80072cc:	e03e      	b.n	800734c <_dtoa_r+0x67c>
 80072ce:	4ba2      	ldr	r3, [pc, #648]	; (8007558 <_dtoa_r+0x888>)
 80072d0:	f7f9 f902 	bl	80004d8 <__aeabi_dmul>
 80072d4:	4682      	mov	sl, r0
 80072d6:	468b      	mov	fp, r1
 80072d8:	e7be      	b.n	8007258 <_dtoa_r+0x588>
 80072da:	4654      	mov	r4, sl
 80072dc:	f04f 0a00 	mov.w	sl, #0
 80072e0:	465d      	mov	r5, fp
 80072e2:	9e06      	ldr	r6, [sp, #24]
 80072e4:	f8df b270 	ldr.w	fp, [pc, #624]	; 8007558 <_dtoa_r+0x888>
 80072e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072ec:	4620      	mov	r0, r4
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7f9 fa1c 	bl	800072c <__aeabi_ddiv>
 80072f4:	f7f9 fba0 	bl	8000a38 <__aeabi_d2iz>
 80072f8:	4607      	mov	r7, r0
 80072fa:	f7f9 f883 	bl	8000404 <__aeabi_i2d>
 80072fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007302:	f7f9 f8e9 	bl	80004d8 <__aeabi_dmul>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4620      	mov	r0, r4
 800730c:	4629      	mov	r1, r5
 800730e:	f7f8 ff2b 	bl	8000168 <__aeabi_dsub>
 8007312:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8007316:	f806 4b01 	strb.w	r4, [r6], #1
 800731a:	9c06      	ldr	r4, [sp, #24]
 800731c:	9d07      	ldr	r5, [sp, #28]
 800731e:	1b34      	subs	r4, r6, r4
 8007320:	42a5      	cmp	r5, r4
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	d133      	bne.n	8007390 <_dtoa_r+0x6c0>
 8007328:	f7f8 ff20 	bl	800016c <__adddf3>
 800732c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007330:	4604      	mov	r4, r0
 8007332:	460d      	mov	r5, r1
 8007334:	f7f9 fb60 	bl	80009f8 <__aeabi_dcmpgt>
 8007338:	b9c0      	cbnz	r0, 800736c <_dtoa_r+0x69c>
 800733a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800733e:	4620      	mov	r0, r4
 8007340:	4629      	mov	r1, r5
 8007342:	f7f9 fb31 	bl	80009a8 <__aeabi_dcmpeq>
 8007346:	b108      	cbz	r0, 800734c <_dtoa_r+0x67c>
 8007348:	07fb      	lsls	r3, r7, #31
 800734a:	d40f      	bmi.n	800736c <_dtoa_r+0x69c>
 800734c:	4648      	mov	r0, r9
 800734e:	4641      	mov	r1, r8
 8007350:	f000 feff 	bl	8008152 <_Bfree>
 8007354:	2300      	movs	r3, #0
 8007356:	9803      	ldr	r0, [sp, #12]
 8007358:	7033      	strb	r3, [r6, #0]
 800735a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800735c:	3001      	adds	r0, #1
 800735e:	6018      	str	r0, [r3, #0]
 8007360:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007362:	2b00      	cmp	r3, #0
 8007364:	f43f acea 	beq.w	8006d3c <_dtoa_r+0x6c>
 8007368:	601e      	str	r6, [r3, #0]
 800736a:	e4e7      	b.n	8006d3c <_dtoa_r+0x6c>
 800736c:	9d03      	ldr	r5, [sp, #12]
 800736e:	4633      	mov	r3, r6
 8007370:	461e      	mov	r6, r3
 8007372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007376:	2a39      	cmp	r2, #57	; 0x39
 8007378:	d106      	bne.n	8007388 <_dtoa_r+0x6b8>
 800737a:	9a06      	ldr	r2, [sp, #24]
 800737c:	429a      	cmp	r2, r3
 800737e:	d1f7      	bne.n	8007370 <_dtoa_r+0x6a0>
 8007380:	2230      	movs	r2, #48	; 0x30
 8007382:	9906      	ldr	r1, [sp, #24]
 8007384:	3501      	adds	r5, #1
 8007386:	700a      	strb	r2, [r1, #0]
 8007388:	781a      	ldrb	r2, [r3, #0]
 800738a:	3201      	adds	r2, #1
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e79c      	b.n	80072ca <_dtoa_r+0x5fa>
 8007390:	4652      	mov	r2, sl
 8007392:	465b      	mov	r3, fp
 8007394:	f7f9 f8a0 	bl	80004d8 <__aeabi_dmul>
 8007398:	2200      	movs	r2, #0
 800739a:	2300      	movs	r3, #0
 800739c:	4604      	mov	r4, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	f7f9 fb02 	bl	80009a8 <__aeabi_dcmpeq>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d09f      	beq.n	80072e8 <_dtoa_r+0x618>
 80073a8:	e7d0      	b.n	800734c <_dtoa_r+0x67c>
 80073aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	f000 80cb 	beq.w	8007548 <_dtoa_r+0x878>
 80073b2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80073b4:	2a01      	cmp	r2, #1
 80073b6:	f300 80ae 	bgt.w	8007516 <_dtoa_r+0x846>
 80073ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80073bc:	2a00      	cmp	r2, #0
 80073be:	f000 80a6 	beq.w	800750e <_dtoa_r+0x83e>
 80073c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80073c8:	9e08      	ldr	r6, [sp, #32]
 80073ca:	9a08      	ldr	r2, [sp, #32]
 80073cc:	2101      	movs	r1, #1
 80073ce:	441a      	add	r2, r3
 80073d0:	9208      	str	r2, [sp, #32]
 80073d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073d4:	4648      	mov	r0, r9
 80073d6:	441a      	add	r2, r3
 80073d8:	9209      	str	r2, [sp, #36]	; 0x24
 80073da:	f000 ff5b 	bl	8008294 <__i2b>
 80073de:	4605      	mov	r5, r0
 80073e0:	2e00      	cmp	r6, #0
 80073e2:	dd0c      	ble.n	80073fe <_dtoa_r+0x72e>
 80073e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	dd09      	ble.n	80073fe <_dtoa_r+0x72e>
 80073ea:	42b3      	cmp	r3, r6
 80073ec:	bfa8      	it	ge
 80073ee:	4633      	movge	r3, r6
 80073f0:	9a08      	ldr	r2, [sp, #32]
 80073f2:	1af6      	subs	r6, r6, r3
 80073f4:	1ad2      	subs	r2, r2, r3
 80073f6:	9208      	str	r2, [sp, #32]
 80073f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	9309      	str	r3, [sp, #36]	; 0x24
 80073fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007400:	b1f3      	cbz	r3, 8007440 <_dtoa_r+0x770>
 8007402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 80a3 	beq.w	8007550 <_dtoa_r+0x880>
 800740a:	2c00      	cmp	r4, #0
 800740c:	dd10      	ble.n	8007430 <_dtoa_r+0x760>
 800740e:	4629      	mov	r1, r5
 8007410:	4622      	mov	r2, r4
 8007412:	4648      	mov	r0, r9
 8007414:	f000 fff8 	bl	8008408 <__pow5mult>
 8007418:	4642      	mov	r2, r8
 800741a:	4601      	mov	r1, r0
 800741c:	4605      	mov	r5, r0
 800741e:	4648      	mov	r0, r9
 8007420:	f000 ff4e 	bl	80082c0 <__multiply>
 8007424:	4607      	mov	r7, r0
 8007426:	4641      	mov	r1, r8
 8007428:	4648      	mov	r0, r9
 800742a:	f000 fe92 	bl	8008152 <_Bfree>
 800742e:	46b8      	mov	r8, r7
 8007430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007432:	1b1a      	subs	r2, r3, r4
 8007434:	d004      	beq.n	8007440 <_dtoa_r+0x770>
 8007436:	4641      	mov	r1, r8
 8007438:	4648      	mov	r0, r9
 800743a:	f000 ffe5 	bl	8008408 <__pow5mult>
 800743e:	4680      	mov	r8, r0
 8007440:	2101      	movs	r1, #1
 8007442:	4648      	mov	r0, r9
 8007444:	f000 ff26 	bl	8008294 <__i2b>
 8007448:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800744a:	4604      	mov	r4, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	f340 8085 	ble.w	800755c <_dtoa_r+0x88c>
 8007452:	461a      	mov	r2, r3
 8007454:	4601      	mov	r1, r0
 8007456:	4648      	mov	r0, r9
 8007458:	f000 ffd6 	bl	8008408 <__pow5mult>
 800745c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800745e:	4604      	mov	r4, r0
 8007460:	2b01      	cmp	r3, #1
 8007462:	dd7e      	ble.n	8007562 <_dtoa_r+0x892>
 8007464:	2700      	movs	r7, #0
 8007466:	6923      	ldr	r3, [r4, #16]
 8007468:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800746c:	6918      	ldr	r0, [r3, #16]
 800746e:	f000 fec3 	bl	80081f8 <__hi0bits>
 8007472:	f1c0 0020 	rsb	r0, r0, #32
 8007476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007478:	4418      	add	r0, r3
 800747a:	f010 001f 	ands.w	r0, r0, #31
 800747e:	f000 808e 	beq.w	800759e <_dtoa_r+0x8ce>
 8007482:	f1c0 0320 	rsb	r3, r0, #32
 8007486:	2b04      	cmp	r3, #4
 8007488:	f340 8087 	ble.w	800759a <_dtoa_r+0x8ca>
 800748c:	f1c0 001c 	rsb	r0, r0, #28
 8007490:	9b08      	ldr	r3, [sp, #32]
 8007492:	4406      	add	r6, r0
 8007494:	4403      	add	r3, r0
 8007496:	9308      	str	r3, [sp, #32]
 8007498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800749a:	4403      	add	r3, r0
 800749c:	9309      	str	r3, [sp, #36]	; 0x24
 800749e:	9b08      	ldr	r3, [sp, #32]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	dd05      	ble.n	80074b0 <_dtoa_r+0x7e0>
 80074a4:	4641      	mov	r1, r8
 80074a6:	461a      	mov	r2, r3
 80074a8:	4648      	mov	r0, r9
 80074aa:	f000 ffed 	bl	8008488 <__lshift>
 80074ae:	4680      	mov	r8, r0
 80074b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dd05      	ble.n	80074c2 <_dtoa_r+0x7f2>
 80074b6:	4621      	mov	r1, r4
 80074b8:	461a      	mov	r2, r3
 80074ba:	4648      	mov	r0, r9
 80074bc:	f000 ffe4 	bl	8008488 <__lshift>
 80074c0:	4604      	mov	r4, r0
 80074c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d06c      	beq.n	80075a2 <_dtoa_r+0x8d2>
 80074c8:	4621      	mov	r1, r4
 80074ca:	4640      	mov	r0, r8
 80074cc:	f001 f848 	bl	8008560 <__mcmp>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	da66      	bge.n	80075a2 <_dtoa_r+0x8d2>
 80074d4:	9b03      	ldr	r3, [sp, #12]
 80074d6:	4641      	mov	r1, r8
 80074d8:	3b01      	subs	r3, #1
 80074da:	9303      	str	r3, [sp, #12]
 80074dc:	220a      	movs	r2, #10
 80074de:	2300      	movs	r3, #0
 80074e0:	4648      	mov	r0, r9
 80074e2:	f000 fe3f 	bl	8008164 <__multadd>
 80074e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074e8:	4680      	mov	r8, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f000 819f 	beq.w	800782e <_dtoa_r+0xb5e>
 80074f0:	2300      	movs	r3, #0
 80074f2:	4629      	mov	r1, r5
 80074f4:	220a      	movs	r2, #10
 80074f6:	4648      	mov	r0, r9
 80074f8:	f000 fe34 	bl	8008164 <__multadd>
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	4605      	mov	r5, r0
 8007500:	2b00      	cmp	r3, #0
 8007502:	f300 8089 	bgt.w	8007618 <_dtoa_r+0x948>
 8007506:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007508:	2b02      	cmp	r3, #2
 800750a:	dc52      	bgt.n	80075b2 <_dtoa_r+0x8e2>
 800750c:	e084      	b.n	8007618 <_dtoa_r+0x948>
 800750e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007510:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007514:	e757      	b.n	80073c6 <_dtoa_r+0x6f6>
 8007516:	9b07      	ldr	r3, [sp, #28]
 8007518:	1e5c      	subs	r4, r3, #1
 800751a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800751c:	42a3      	cmp	r3, r4
 800751e:	bfb7      	itett	lt
 8007520:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007522:	1b1c      	subge	r4, r3, r4
 8007524:	1ae2      	sublt	r2, r4, r3
 8007526:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007528:	bfbe      	ittt	lt
 800752a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800752c:	189b      	addlt	r3, r3, r2
 800752e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007530:	9b07      	ldr	r3, [sp, #28]
 8007532:	bfb8      	it	lt
 8007534:	2400      	movlt	r4, #0
 8007536:	2b00      	cmp	r3, #0
 8007538:	bfb7      	itett	lt
 800753a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800753e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8007542:	1a9e      	sublt	r6, r3, r2
 8007544:	2300      	movlt	r3, #0
 8007546:	e740      	b.n	80073ca <_dtoa_r+0x6fa>
 8007548:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800754a:	9e08      	ldr	r6, [sp, #32]
 800754c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800754e:	e747      	b.n	80073e0 <_dtoa_r+0x710>
 8007550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007552:	e770      	b.n	8007436 <_dtoa_r+0x766>
 8007554:	3fe00000 	.word	0x3fe00000
 8007558:	40240000 	.word	0x40240000
 800755c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800755e:	2b01      	cmp	r3, #1
 8007560:	dc17      	bgt.n	8007592 <_dtoa_r+0x8c2>
 8007562:	f1ba 0f00 	cmp.w	sl, #0
 8007566:	d114      	bne.n	8007592 <_dtoa_r+0x8c2>
 8007568:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800756c:	b99b      	cbnz	r3, 8007596 <_dtoa_r+0x8c6>
 800756e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007572:	0d3f      	lsrs	r7, r7, #20
 8007574:	053f      	lsls	r7, r7, #20
 8007576:	b137      	cbz	r7, 8007586 <_dtoa_r+0x8b6>
 8007578:	2701      	movs	r7, #1
 800757a:	9b08      	ldr	r3, [sp, #32]
 800757c:	3301      	adds	r3, #1
 800757e:	9308      	str	r3, [sp, #32]
 8007580:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007582:	3301      	adds	r3, #1
 8007584:	9309      	str	r3, [sp, #36]	; 0x24
 8007586:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007588:	2b00      	cmp	r3, #0
 800758a:	f47f af6c 	bne.w	8007466 <_dtoa_r+0x796>
 800758e:	2001      	movs	r0, #1
 8007590:	e771      	b.n	8007476 <_dtoa_r+0x7a6>
 8007592:	2700      	movs	r7, #0
 8007594:	e7f7      	b.n	8007586 <_dtoa_r+0x8b6>
 8007596:	4657      	mov	r7, sl
 8007598:	e7f5      	b.n	8007586 <_dtoa_r+0x8b6>
 800759a:	d080      	beq.n	800749e <_dtoa_r+0x7ce>
 800759c:	4618      	mov	r0, r3
 800759e:	301c      	adds	r0, #28
 80075a0:	e776      	b.n	8007490 <_dtoa_r+0x7c0>
 80075a2:	9b07      	ldr	r3, [sp, #28]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	dc31      	bgt.n	800760c <_dtoa_r+0x93c>
 80075a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	dd2e      	ble.n	800760c <_dtoa_r+0x93c>
 80075ae:	9b07      	ldr	r3, [sp, #28]
 80075b0:	9304      	str	r3, [sp, #16]
 80075b2:	9b04      	ldr	r3, [sp, #16]
 80075b4:	b963      	cbnz	r3, 80075d0 <_dtoa_r+0x900>
 80075b6:	4621      	mov	r1, r4
 80075b8:	2205      	movs	r2, #5
 80075ba:	4648      	mov	r0, r9
 80075bc:	f000 fdd2 	bl	8008164 <__multadd>
 80075c0:	4601      	mov	r1, r0
 80075c2:	4604      	mov	r4, r0
 80075c4:	4640      	mov	r0, r8
 80075c6:	f000 ffcb 	bl	8008560 <__mcmp>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	f73f adc4 	bgt.w	8007158 <_dtoa_r+0x488>
 80075d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075d2:	9e06      	ldr	r6, [sp, #24]
 80075d4:	43db      	mvns	r3, r3
 80075d6:	9303      	str	r3, [sp, #12]
 80075d8:	2700      	movs	r7, #0
 80075da:	4621      	mov	r1, r4
 80075dc:	4648      	mov	r0, r9
 80075de:	f000 fdb8 	bl	8008152 <_Bfree>
 80075e2:	2d00      	cmp	r5, #0
 80075e4:	f43f aeb2 	beq.w	800734c <_dtoa_r+0x67c>
 80075e8:	b12f      	cbz	r7, 80075f6 <_dtoa_r+0x926>
 80075ea:	42af      	cmp	r7, r5
 80075ec:	d003      	beq.n	80075f6 <_dtoa_r+0x926>
 80075ee:	4639      	mov	r1, r7
 80075f0:	4648      	mov	r0, r9
 80075f2:	f000 fdae 	bl	8008152 <_Bfree>
 80075f6:	4629      	mov	r1, r5
 80075f8:	4648      	mov	r0, r9
 80075fa:	f000 fdaa 	bl	8008152 <_Bfree>
 80075fe:	e6a5      	b.n	800734c <_dtoa_r+0x67c>
 8007600:	2400      	movs	r4, #0
 8007602:	4625      	mov	r5, r4
 8007604:	e7e4      	b.n	80075d0 <_dtoa_r+0x900>
 8007606:	9503      	str	r5, [sp, #12]
 8007608:	4625      	mov	r5, r4
 800760a:	e5a5      	b.n	8007158 <_dtoa_r+0x488>
 800760c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800760e:	2b00      	cmp	r3, #0
 8007610:	f000 80c4 	beq.w	800779c <_dtoa_r+0xacc>
 8007614:	9b07      	ldr	r3, [sp, #28]
 8007616:	9304      	str	r3, [sp, #16]
 8007618:	2e00      	cmp	r6, #0
 800761a:	dd05      	ble.n	8007628 <_dtoa_r+0x958>
 800761c:	4629      	mov	r1, r5
 800761e:	4632      	mov	r2, r6
 8007620:	4648      	mov	r0, r9
 8007622:	f000 ff31 	bl	8008488 <__lshift>
 8007626:	4605      	mov	r5, r0
 8007628:	2f00      	cmp	r7, #0
 800762a:	d058      	beq.n	80076de <_dtoa_r+0xa0e>
 800762c:	4648      	mov	r0, r9
 800762e:	6869      	ldr	r1, [r5, #4]
 8007630:	f000 fd6a 	bl	8008108 <_Balloc>
 8007634:	4606      	mov	r6, r0
 8007636:	b920      	cbnz	r0, 8007642 <_dtoa_r+0x972>
 8007638:	4602      	mov	r2, r0
 800763a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800763e:	4b80      	ldr	r3, [pc, #512]	; (8007840 <_dtoa_r+0xb70>)
 8007640:	e47f      	b.n	8006f42 <_dtoa_r+0x272>
 8007642:	692a      	ldr	r2, [r5, #16]
 8007644:	f105 010c 	add.w	r1, r5, #12
 8007648:	3202      	adds	r2, #2
 800764a:	0092      	lsls	r2, r2, #2
 800764c:	300c      	adds	r0, #12
 800764e:	f000 fd33 	bl	80080b8 <memcpy>
 8007652:	2201      	movs	r2, #1
 8007654:	4631      	mov	r1, r6
 8007656:	4648      	mov	r0, r9
 8007658:	f000 ff16 	bl	8008488 <__lshift>
 800765c:	462f      	mov	r7, r5
 800765e:	4605      	mov	r5, r0
 8007660:	9b06      	ldr	r3, [sp, #24]
 8007662:	9a06      	ldr	r2, [sp, #24]
 8007664:	3301      	adds	r3, #1
 8007666:	9307      	str	r3, [sp, #28]
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	4413      	add	r3, r2
 800766c:	930a      	str	r3, [sp, #40]	; 0x28
 800766e:	f00a 0301 	and.w	r3, sl, #1
 8007672:	9309      	str	r3, [sp, #36]	; 0x24
 8007674:	9b07      	ldr	r3, [sp, #28]
 8007676:	4621      	mov	r1, r4
 8007678:	4640      	mov	r0, r8
 800767a:	f103 3bff 	add.w	fp, r3, #4294967295
 800767e:	f7ff fa99 	bl	8006bb4 <quorem>
 8007682:	4639      	mov	r1, r7
 8007684:	9004      	str	r0, [sp, #16]
 8007686:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800768a:	4640      	mov	r0, r8
 800768c:	f000 ff68 	bl	8008560 <__mcmp>
 8007690:	462a      	mov	r2, r5
 8007692:	9008      	str	r0, [sp, #32]
 8007694:	4621      	mov	r1, r4
 8007696:	4648      	mov	r0, r9
 8007698:	f000 ff7e 	bl	8008598 <__mdiff>
 800769c:	68c2      	ldr	r2, [r0, #12]
 800769e:	4606      	mov	r6, r0
 80076a0:	b9fa      	cbnz	r2, 80076e2 <_dtoa_r+0xa12>
 80076a2:	4601      	mov	r1, r0
 80076a4:	4640      	mov	r0, r8
 80076a6:	f000 ff5b 	bl	8008560 <__mcmp>
 80076aa:	4602      	mov	r2, r0
 80076ac:	4631      	mov	r1, r6
 80076ae:	4648      	mov	r0, r9
 80076b0:	920b      	str	r2, [sp, #44]	; 0x2c
 80076b2:	f000 fd4e 	bl	8008152 <_Bfree>
 80076b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80076b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076ba:	9e07      	ldr	r6, [sp, #28]
 80076bc:	ea43 0102 	orr.w	r1, r3, r2
 80076c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c2:	430b      	orrs	r3, r1
 80076c4:	d10f      	bne.n	80076e6 <_dtoa_r+0xa16>
 80076c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80076ca:	d028      	beq.n	800771e <_dtoa_r+0xa4e>
 80076cc:	9b08      	ldr	r3, [sp, #32]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	dd02      	ble.n	80076d8 <_dtoa_r+0xa08>
 80076d2:	9b04      	ldr	r3, [sp, #16]
 80076d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80076d8:	f88b a000 	strb.w	sl, [fp]
 80076dc:	e77d      	b.n	80075da <_dtoa_r+0x90a>
 80076de:	4628      	mov	r0, r5
 80076e0:	e7bc      	b.n	800765c <_dtoa_r+0x98c>
 80076e2:	2201      	movs	r2, #1
 80076e4:	e7e2      	b.n	80076ac <_dtoa_r+0x9dc>
 80076e6:	9b08      	ldr	r3, [sp, #32]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	db04      	blt.n	80076f6 <_dtoa_r+0xa26>
 80076ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 80076ee:	430b      	orrs	r3, r1
 80076f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076f2:	430b      	orrs	r3, r1
 80076f4:	d120      	bne.n	8007738 <_dtoa_r+0xa68>
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	ddee      	ble.n	80076d8 <_dtoa_r+0xa08>
 80076fa:	4641      	mov	r1, r8
 80076fc:	2201      	movs	r2, #1
 80076fe:	4648      	mov	r0, r9
 8007700:	f000 fec2 	bl	8008488 <__lshift>
 8007704:	4621      	mov	r1, r4
 8007706:	4680      	mov	r8, r0
 8007708:	f000 ff2a 	bl	8008560 <__mcmp>
 800770c:	2800      	cmp	r0, #0
 800770e:	dc03      	bgt.n	8007718 <_dtoa_r+0xa48>
 8007710:	d1e2      	bne.n	80076d8 <_dtoa_r+0xa08>
 8007712:	f01a 0f01 	tst.w	sl, #1
 8007716:	d0df      	beq.n	80076d8 <_dtoa_r+0xa08>
 8007718:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800771c:	d1d9      	bne.n	80076d2 <_dtoa_r+0xa02>
 800771e:	2339      	movs	r3, #57	; 0x39
 8007720:	f88b 3000 	strb.w	r3, [fp]
 8007724:	4633      	mov	r3, r6
 8007726:	461e      	mov	r6, r3
 8007728:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800772c:	3b01      	subs	r3, #1
 800772e:	2a39      	cmp	r2, #57	; 0x39
 8007730:	d06a      	beq.n	8007808 <_dtoa_r+0xb38>
 8007732:	3201      	adds	r2, #1
 8007734:	701a      	strb	r2, [r3, #0]
 8007736:	e750      	b.n	80075da <_dtoa_r+0x90a>
 8007738:	2a00      	cmp	r2, #0
 800773a:	dd07      	ble.n	800774c <_dtoa_r+0xa7c>
 800773c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007740:	d0ed      	beq.n	800771e <_dtoa_r+0xa4e>
 8007742:	f10a 0301 	add.w	r3, sl, #1
 8007746:	f88b 3000 	strb.w	r3, [fp]
 800774a:	e746      	b.n	80075da <_dtoa_r+0x90a>
 800774c:	9b07      	ldr	r3, [sp, #28]
 800774e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007750:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007754:	4293      	cmp	r3, r2
 8007756:	d041      	beq.n	80077dc <_dtoa_r+0xb0c>
 8007758:	4641      	mov	r1, r8
 800775a:	2300      	movs	r3, #0
 800775c:	220a      	movs	r2, #10
 800775e:	4648      	mov	r0, r9
 8007760:	f000 fd00 	bl	8008164 <__multadd>
 8007764:	42af      	cmp	r7, r5
 8007766:	4680      	mov	r8, r0
 8007768:	f04f 0300 	mov.w	r3, #0
 800776c:	f04f 020a 	mov.w	r2, #10
 8007770:	4639      	mov	r1, r7
 8007772:	4648      	mov	r0, r9
 8007774:	d107      	bne.n	8007786 <_dtoa_r+0xab6>
 8007776:	f000 fcf5 	bl	8008164 <__multadd>
 800777a:	4607      	mov	r7, r0
 800777c:	4605      	mov	r5, r0
 800777e:	9b07      	ldr	r3, [sp, #28]
 8007780:	3301      	adds	r3, #1
 8007782:	9307      	str	r3, [sp, #28]
 8007784:	e776      	b.n	8007674 <_dtoa_r+0x9a4>
 8007786:	f000 fced 	bl	8008164 <__multadd>
 800778a:	4629      	mov	r1, r5
 800778c:	4607      	mov	r7, r0
 800778e:	2300      	movs	r3, #0
 8007790:	220a      	movs	r2, #10
 8007792:	4648      	mov	r0, r9
 8007794:	f000 fce6 	bl	8008164 <__multadd>
 8007798:	4605      	mov	r5, r0
 800779a:	e7f0      	b.n	800777e <_dtoa_r+0xaae>
 800779c:	9b07      	ldr	r3, [sp, #28]
 800779e:	9304      	str	r3, [sp, #16]
 80077a0:	9e06      	ldr	r6, [sp, #24]
 80077a2:	4621      	mov	r1, r4
 80077a4:	4640      	mov	r0, r8
 80077a6:	f7ff fa05 	bl	8006bb4 <quorem>
 80077aa:	9b06      	ldr	r3, [sp, #24]
 80077ac:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077b0:	f806 ab01 	strb.w	sl, [r6], #1
 80077b4:	1af2      	subs	r2, r6, r3
 80077b6:	9b04      	ldr	r3, [sp, #16]
 80077b8:	4293      	cmp	r3, r2
 80077ba:	dd07      	ble.n	80077cc <_dtoa_r+0xafc>
 80077bc:	4641      	mov	r1, r8
 80077be:	2300      	movs	r3, #0
 80077c0:	220a      	movs	r2, #10
 80077c2:	4648      	mov	r0, r9
 80077c4:	f000 fcce 	bl	8008164 <__multadd>
 80077c8:	4680      	mov	r8, r0
 80077ca:	e7ea      	b.n	80077a2 <_dtoa_r+0xad2>
 80077cc:	9b04      	ldr	r3, [sp, #16]
 80077ce:	2700      	movs	r7, #0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bfcc      	ite	gt
 80077d4:	461e      	movgt	r6, r3
 80077d6:	2601      	movle	r6, #1
 80077d8:	9b06      	ldr	r3, [sp, #24]
 80077da:	441e      	add	r6, r3
 80077dc:	4641      	mov	r1, r8
 80077de:	2201      	movs	r2, #1
 80077e0:	4648      	mov	r0, r9
 80077e2:	f000 fe51 	bl	8008488 <__lshift>
 80077e6:	4621      	mov	r1, r4
 80077e8:	4680      	mov	r8, r0
 80077ea:	f000 feb9 	bl	8008560 <__mcmp>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	dc98      	bgt.n	8007724 <_dtoa_r+0xa54>
 80077f2:	d102      	bne.n	80077fa <_dtoa_r+0xb2a>
 80077f4:	f01a 0f01 	tst.w	sl, #1
 80077f8:	d194      	bne.n	8007724 <_dtoa_r+0xa54>
 80077fa:	4633      	mov	r3, r6
 80077fc:	461e      	mov	r6, r3
 80077fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007802:	2a30      	cmp	r2, #48	; 0x30
 8007804:	d0fa      	beq.n	80077fc <_dtoa_r+0xb2c>
 8007806:	e6e8      	b.n	80075da <_dtoa_r+0x90a>
 8007808:	9a06      	ldr	r2, [sp, #24]
 800780a:	429a      	cmp	r2, r3
 800780c:	d18b      	bne.n	8007726 <_dtoa_r+0xa56>
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	3301      	adds	r3, #1
 8007812:	9303      	str	r3, [sp, #12]
 8007814:	2331      	movs	r3, #49	; 0x31
 8007816:	7013      	strb	r3, [r2, #0]
 8007818:	e6df      	b.n	80075da <_dtoa_r+0x90a>
 800781a:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <_dtoa_r+0xb74>)
 800781c:	f7ff baaa 	b.w	8006d74 <_dtoa_r+0xa4>
 8007820:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007822:	2b00      	cmp	r3, #0
 8007824:	f47f aa8e 	bne.w	8006d44 <_dtoa_r+0x74>
 8007828:	4b07      	ldr	r3, [pc, #28]	; (8007848 <_dtoa_r+0xb78>)
 800782a:	f7ff baa3 	b.w	8006d74 <_dtoa_r+0xa4>
 800782e:	9b04      	ldr	r3, [sp, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	dcb5      	bgt.n	80077a0 <_dtoa_r+0xad0>
 8007834:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007836:	2b02      	cmp	r3, #2
 8007838:	f73f aebb 	bgt.w	80075b2 <_dtoa_r+0x8e2>
 800783c:	e7b0      	b.n	80077a0 <_dtoa_r+0xad0>
 800783e:	bf00      	nop
 8007840:	0800a299 	.word	0x0800a299
 8007844:	0800a24a 	.word	0x0800a24a
 8007848:	0800a290 	.word	0x0800a290

0800784c <__sflush_r>:
 800784c:	898b      	ldrh	r3, [r1, #12]
 800784e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007852:	4605      	mov	r5, r0
 8007854:	0718      	lsls	r0, r3, #28
 8007856:	460c      	mov	r4, r1
 8007858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800785c:	d45f      	bmi.n	800791e <__sflush_r+0xd2>
 800785e:	684b      	ldr	r3, [r1, #4]
 8007860:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007864:	2b00      	cmp	r3, #0
 8007866:	818a      	strh	r2, [r1, #12]
 8007868:	dc05      	bgt.n	8007876 <__sflush_r+0x2a>
 800786a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800786c:	2b00      	cmp	r3, #0
 800786e:	dc02      	bgt.n	8007876 <__sflush_r+0x2a>
 8007870:	2000      	movs	r0, #0
 8007872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007876:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007878:	2e00      	cmp	r6, #0
 800787a:	d0f9      	beq.n	8007870 <__sflush_r+0x24>
 800787c:	2300      	movs	r3, #0
 800787e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007882:	682f      	ldr	r7, [r5, #0]
 8007884:	602b      	str	r3, [r5, #0]
 8007886:	d036      	beq.n	80078f6 <__sflush_r+0xaa>
 8007888:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800788a:	89a3      	ldrh	r3, [r4, #12]
 800788c:	075a      	lsls	r2, r3, #29
 800788e:	d505      	bpl.n	800789c <__sflush_r+0x50>
 8007890:	6863      	ldr	r3, [r4, #4]
 8007892:	1ac0      	subs	r0, r0, r3
 8007894:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007896:	b10b      	cbz	r3, 800789c <__sflush_r+0x50>
 8007898:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800789a:	1ac0      	subs	r0, r0, r3
 800789c:	2300      	movs	r3, #0
 800789e:	4602      	mov	r2, r0
 80078a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078a2:	4628      	mov	r0, r5
 80078a4:	69e1      	ldr	r1, [r4, #28]
 80078a6:	47b0      	blx	r6
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	d106      	bne.n	80078bc <__sflush_r+0x70>
 80078ae:	6829      	ldr	r1, [r5, #0]
 80078b0:	291d      	cmp	r1, #29
 80078b2:	d830      	bhi.n	8007916 <__sflush_r+0xca>
 80078b4:	4a2b      	ldr	r2, [pc, #172]	; (8007964 <__sflush_r+0x118>)
 80078b6:	40ca      	lsrs	r2, r1
 80078b8:	07d6      	lsls	r6, r2, #31
 80078ba:	d52c      	bpl.n	8007916 <__sflush_r+0xca>
 80078bc:	2200      	movs	r2, #0
 80078be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078c2:	b21b      	sxth	r3, r3
 80078c4:	6062      	str	r2, [r4, #4]
 80078c6:	6922      	ldr	r2, [r4, #16]
 80078c8:	04d9      	lsls	r1, r3, #19
 80078ca:	81a3      	strh	r3, [r4, #12]
 80078cc:	6022      	str	r2, [r4, #0]
 80078ce:	d504      	bpl.n	80078da <__sflush_r+0x8e>
 80078d0:	1c42      	adds	r2, r0, #1
 80078d2:	d101      	bne.n	80078d8 <__sflush_r+0x8c>
 80078d4:	682b      	ldr	r3, [r5, #0]
 80078d6:	b903      	cbnz	r3, 80078da <__sflush_r+0x8e>
 80078d8:	6520      	str	r0, [r4, #80]	; 0x50
 80078da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80078dc:	602f      	str	r7, [r5, #0]
 80078de:	2900      	cmp	r1, #0
 80078e0:	d0c6      	beq.n	8007870 <__sflush_r+0x24>
 80078e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80078e6:	4299      	cmp	r1, r3
 80078e8:	d002      	beq.n	80078f0 <__sflush_r+0xa4>
 80078ea:	4628      	mov	r0, r5
 80078ec:	f000 f938 	bl	8007b60 <_free_r>
 80078f0:	2000      	movs	r0, #0
 80078f2:	6320      	str	r0, [r4, #48]	; 0x30
 80078f4:	e7bd      	b.n	8007872 <__sflush_r+0x26>
 80078f6:	69e1      	ldr	r1, [r4, #28]
 80078f8:	2301      	movs	r3, #1
 80078fa:	4628      	mov	r0, r5
 80078fc:	47b0      	blx	r6
 80078fe:	1c41      	adds	r1, r0, #1
 8007900:	d1c3      	bne.n	800788a <__sflush_r+0x3e>
 8007902:	682b      	ldr	r3, [r5, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d0c0      	beq.n	800788a <__sflush_r+0x3e>
 8007908:	2b1d      	cmp	r3, #29
 800790a:	d001      	beq.n	8007910 <__sflush_r+0xc4>
 800790c:	2b16      	cmp	r3, #22
 800790e:	d101      	bne.n	8007914 <__sflush_r+0xc8>
 8007910:	602f      	str	r7, [r5, #0]
 8007912:	e7ad      	b.n	8007870 <__sflush_r+0x24>
 8007914:	89a3      	ldrh	r3, [r4, #12]
 8007916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	e7a9      	b.n	8007872 <__sflush_r+0x26>
 800791e:	690f      	ldr	r7, [r1, #16]
 8007920:	2f00      	cmp	r7, #0
 8007922:	d0a5      	beq.n	8007870 <__sflush_r+0x24>
 8007924:	079b      	lsls	r3, r3, #30
 8007926:	bf18      	it	ne
 8007928:	2300      	movne	r3, #0
 800792a:	680e      	ldr	r6, [r1, #0]
 800792c:	bf08      	it	eq
 800792e:	694b      	ldreq	r3, [r1, #20]
 8007930:	eba6 0807 	sub.w	r8, r6, r7
 8007934:	600f      	str	r7, [r1, #0]
 8007936:	608b      	str	r3, [r1, #8]
 8007938:	f1b8 0f00 	cmp.w	r8, #0
 800793c:	dd98      	ble.n	8007870 <__sflush_r+0x24>
 800793e:	4643      	mov	r3, r8
 8007940:	463a      	mov	r2, r7
 8007942:	4628      	mov	r0, r5
 8007944:	69e1      	ldr	r1, [r4, #28]
 8007946:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007948:	47b0      	blx	r6
 800794a:	2800      	cmp	r0, #0
 800794c:	dc06      	bgt.n	800795c <__sflush_r+0x110>
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	f04f 30ff 	mov.w	r0, #4294967295
 8007954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007958:	81a3      	strh	r3, [r4, #12]
 800795a:	e78a      	b.n	8007872 <__sflush_r+0x26>
 800795c:	4407      	add	r7, r0
 800795e:	eba8 0800 	sub.w	r8, r8, r0
 8007962:	e7e9      	b.n	8007938 <__sflush_r+0xec>
 8007964:	20400001 	.word	0x20400001

08007968 <_fflush_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	460c      	mov	r4, r1
 800796c:	4605      	mov	r5, r0
 800796e:	b118      	cbz	r0, 8007978 <_fflush_r+0x10>
 8007970:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007972:	b90b      	cbnz	r3, 8007978 <_fflush_r+0x10>
 8007974:	f000 f864 	bl	8007a40 <__sinit>
 8007978:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800797c:	b1b8      	cbz	r0, 80079ae <_fflush_r+0x46>
 800797e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007980:	07db      	lsls	r3, r3, #31
 8007982:	d404      	bmi.n	800798e <_fflush_r+0x26>
 8007984:	0581      	lsls	r1, r0, #22
 8007986:	d402      	bmi.n	800798e <_fflush_r+0x26>
 8007988:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800798a:	f000 fb19 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 800798e:	4628      	mov	r0, r5
 8007990:	4621      	mov	r1, r4
 8007992:	f7ff ff5b 	bl	800784c <__sflush_r>
 8007996:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007998:	4605      	mov	r5, r0
 800799a:	07da      	lsls	r2, r3, #31
 800799c:	d405      	bmi.n	80079aa <_fflush_r+0x42>
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	059b      	lsls	r3, r3, #22
 80079a2:	d402      	bmi.n	80079aa <_fflush_r+0x42>
 80079a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079a6:	f000 fb0c 	bl	8007fc2 <__retarget_lock_release_recursive>
 80079aa:	4628      	mov	r0, r5
 80079ac:	bd38      	pop	{r3, r4, r5, pc}
 80079ae:	4605      	mov	r5, r0
 80079b0:	e7fb      	b.n	80079aa <_fflush_r+0x42>
	...

080079b4 <std>:
 80079b4:	2300      	movs	r3, #0
 80079b6:	b510      	push	{r4, lr}
 80079b8:	4604      	mov	r4, r0
 80079ba:	e9c0 3300 	strd	r3, r3, [r0]
 80079be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079c2:	6083      	str	r3, [r0, #8]
 80079c4:	8181      	strh	r1, [r0, #12]
 80079c6:	6643      	str	r3, [r0, #100]	; 0x64
 80079c8:	81c2      	strh	r2, [r0, #14]
 80079ca:	6183      	str	r3, [r0, #24]
 80079cc:	4619      	mov	r1, r3
 80079ce:	2208      	movs	r2, #8
 80079d0:	305c      	adds	r0, #92	; 0x5c
 80079d2:	f7fc fb2b 	bl	800402c <memset>
 80079d6:	4b07      	ldr	r3, [pc, #28]	; (80079f4 <std+0x40>)
 80079d8:	61e4      	str	r4, [r4, #28]
 80079da:	6223      	str	r3, [r4, #32]
 80079dc:	4b06      	ldr	r3, [pc, #24]	; (80079f8 <std+0x44>)
 80079de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079e2:	6263      	str	r3, [r4, #36]	; 0x24
 80079e4:	4b05      	ldr	r3, [pc, #20]	; (80079fc <std+0x48>)
 80079e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80079e8:	4b05      	ldr	r3, [pc, #20]	; (8007a00 <std+0x4c>)
 80079ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079f0:	f000 bae4 	b.w	8007fbc <__retarget_lock_init_recursive>
 80079f4:	08008b2d 	.word	0x08008b2d
 80079f8:	08008b4f 	.word	0x08008b4f
 80079fc:	08008b87 	.word	0x08008b87
 8007a00:	08008bab 	.word	0x08008bab

08007a04 <_cleanup_r>:
 8007a04:	4901      	ldr	r1, [pc, #4]	; (8007a0c <_cleanup_r+0x8>)
 8007a06:	f000 bab5 	b.w	8007f74 <_fwalk_reent>
 8007a0a:	bf00      	nop
 8007a0c:	08009811 	.word	0x08009811

08007a10 <__sfp_lock_acquire>:
 8007a10:	4801      	ldr	r0, [pc, #4]	; (8007a18 <__sfp_lock_acquire+0x8>)
 8007a12:	f000 bad5 	b.w	8007fc0 <__retarget_lock_acquire_recursive>
 8007a16:	bf00      	nop
 8007a18:	20000ec4 	.word	0x20000ec4

08007a1c <__sfp_lock_release>:
 8007a1c:	4801      	ldr	r0, [pc, #4]	; (8007a24 <__sfp_lock_release+0x8>)
 8007a1e:	f000 bad0 	b.w	8007fc2 <__retarget_lock_release_recursive>
 8007a22:	bf00      	nop
 8007a24:	20000ec4 	.word	0x20000ec4

08007a28 <__sinit_lock_acquire>:
 8007a28:	4801      	ldr	r0, [pc, #4]	; (8007a30 <__sinit_lock_acquire+0x8>)
 8007a2a:	f000 bac9 	b.w	8007fc0 <__retarget_lock_acquire_recursive>
 8007a2e:	bf00      	nop
 8007a30:	20000ebf 	.word	0x20000ebf

08007a34 <__sinit_lock_release>:
 8007a34:	4801      	ldr	r0, [pc, #4]	; (8007a3c <__sinit_lock_release+0x8>)
 8007a36:	f000 bac4 	b.w	8007fc2 <__retarget_lock_release_recursive>
 8007a3a:	bf00      	nop
 8007a3c:	20000ebf 	.word	0x20000ebf

08007a40 <__sinit>:
 8007a40:	b510      	push	{r4, lr}
 8007a42:	4604      	mov	r4, r0
 8007a44:	f7ff fff0 	bl	8007a28 <__sinit_lock_acquire>
 8007a48:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007a4a:	b11a      	cbz	r2, 8007a54 <__sinit+0x14>
 8007a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a50:	f7ff bff0 	b.w	8007a34 <__sinit_lock_release>
 8007a54:	4b0d      	ldr	r3, [pc, #52]	; (8007a8c <__sinit+0x4c>)
 8007a56:	2104      	movs	r1, #4
 8007a58:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8007a60:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8007a64:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8007a68:	6860      	ldr	r0, [r4, #4]
 8007a6a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8007a6e:	f7ff ffa1 	bl	80079b4 <std>
 8007a72:	2201      	movs	r2, #1
 8007a74:	2109      	movs	r1, #9
 8007a76:	68a0      	ldr	r0, [r4, #8]
 8007a78:	f7ff ff9c 	bl	80079b4 <std>
 8007a7c:	2202      	movs	r2, #2
 8007a7e:	2112      	movs	r1, #18
 8007a80:	68e0      	ldr	r0, [r4, #12]
 8007a82:	f7ff ff97 	bl	80079b4 <std>
 8007a86:	2301      	movs	r3, #1
 8007a88:	63a3      	str	r3, [r4, #56]	; 0x38
 8007a8a:	e7df      	b.n	8007a4c <__sinit+0xc>
 8007a8c:	08007a05 	.word	0x08007a05

08007a90 <__libc_fini_array>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4d07      	ldr	r5, [pc, #28]	; (8007ab0 <__libc_fini_array+0x20>)
 8007a94:	4c07      	ldr	r4, [pc, #28]	; (8007ab4 <__libc_fini_array+0x24>)
 8007a96:	1b64      	subs	r4, r4, r5
 8007a98:	10a4      	asrs	r4, r4, #2
 8007a9a:	b91c      	cbnz	r4, 8007aa4 <__libc_fini_array+0x14>
 8007a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007aa0:	f002 b960 	b.w	8009d64 <_fini>
 8007aa4:	3c01      	subs	r4, #1
 8007aa6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8007aaa:	4798      	blx	r3
 8007aac:	e7f5      	b.n	8007a9a <__libc_fini_array+0xa>
 8007aae:	bf00      	nop
 8007ab0:	0800a5e4 	.word	0x0800a5e4
 8007ab4:	0800a5e8 	.word	0x0800a5e8

08007ab8 <_malloc_trim_r>:
 8007ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007abc:	4606      	mov	r6, r0
 8007abe:	2008      	movs	r0, #8
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	f7fd fd67 	bl	8005594 <sysconf>
 8007ac6:	4680      	mov	r8, r0
 8007ac8:	4f22      	ldr	r7, [pc, #136]	; (8007b54 <_malloc_trim_r+0x9c>)
 8007aca:	4630      	mov	r0, r6
 8007acc:	f7fc fab6 	bl	800403c <__malloc_lock>
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	685d      	ldr	r5, [r3, #4]
 8007ad4:	f025 0503 	bic.w	r5, r5, #3
 8007ad8:	1b2c      	subs	r4, r5, r4
 8007ada:	3c11      	subs	r4, #17
 8007adc:	4444      	add	r4, r8
 8007ade:	fbb4 f4f8 	udiv	r4, r4, r8
 8007ae2:	3c01      	subs	r4, #1
 8007ae4:	fb08 f404 	mul.w	r4, r8, r4
 8007ae8:	45a0      	cmp	r8, r4
 8007aea:	dd05      	ble.n	8007af8 <_malloc_trim_r+0x40>
 8007aec:	4630      	mov	r0, r6
 8007aee:	f7fc faab 	bl	8004048 <__malloc_unlock>
 8007af2:	2000      	movs	r0, #0
 8007af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007af8:	2100      	movs	r1, #0
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7f9 fba0 	bl	8001240 <_sbrk_r>
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	442b      	add	r3, r5
 8007b04:	4298      	cmp	r0, r3
 8007b06:	d1f1      	bne.n	8007aec <_malloc_trim_r+0x34>
 8007b08:	4630      	mov	r0, r6
 8007b0a:	4261      	negs	r1, r4
 8007b0c:	f7f9 fb98 	bl	8001240 <_sbrk_r>
 8007b10:	3001      	adds	r0, #1
 8007b12:	d110      	bne.n	8007b36 <_malloc_trim_r+0x7e>
 8007b14:	2100      	movs	r1, #0
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7f9 fb92 	bl	8001240 <_sbrk_r>
 8007b1c:	68ba      	ldr	r2, [r7, #8]
 8007b1e:	1a83      	subs	r3, r0, r2
 8007b20:	2b0f      	cmp	r3, #15
 8007b22:	dde3      	ble.n	8007aec <_malloc_trim_r+0x34>
 8007b24:	490c      	ldr	r1, [pc, #48]	; (8007b58 <_malloc_trim_r+0xa0>)
 8007b26:	f043 0301 	orr.w	r3, r3, #1
 8007b2a:	6809      	ldr	r1, [r1, #0]
 8007b2c:	6053      	str	r3, [r2, #4]
 8007b2e:	1a40      	subs	r0, r0, r1
 8007b30:	490a      	ldr	r1, [pc, #40]	; (8007b5c <_malloc_trim_r+0xa4>)
 8007b32:	6008      	str	r0, [r1, #0]
 8007b34:	e7da      	b.n	8007aec <_malloc_trim_r+0x34>
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	4a08      	ldr	r2, [pc, #32]	; (8007b5c <_malloc_trim_r+0xa4>)
 8007b3a:	1b2d      	subs	r5, r5, r4
 8007b3c:	f045 0501 	orr.w	r5, r5, #1
 8007b40:	605d      	str	r5, [r3, #4]
 8007b42:	6813      	ldr	r3, [r2, #0]
 8007b44:	4630      	mov	r0, r6
 8007b46:	1b1c      	subs	r4, r3, r4
 8007b48:	6014      	str	r4, [r2, #0]
 8007b4a:	f7fc fa7d 	bl	8004048 <__malloc_unlock>
 8007b4e:	2001      	movs	r0, #1
 8007b50:	e7d0      	b.n	8007af4 <_malloc_trim_r+0x3c>
 8007b52:	bf00      	nop
 8007b54:	20000448 	.word	0x20000448
 8007b58:	20000850 	.word	0x20000850
 8007b5c:	20000de4 	.word	0x20000de4

08007b60 <_free_r>:
 8007b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b62:	4605      	mov	r5, r0
 8007b64:	460f      	mov	r7, r1
 8007b66:	2900      	cmp	r1, #0
 8007b68:	f000 80b1 	beq.w	8007cce <_free_r+0x16e>
 8007b6c:	f7fc fa66 	bl	800403c <__malloc_lock>
 8007b70:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007b74:	4856      	ldr	r0, [pc, #344]	; (8007cd0 <_free_r+0x170>)
 8007b76:	f022 0401 	bic.w	r4, r2, #1
 8007b7a:	f1a7 0308 	sub.w	r3, r7, #8
 8007b7e:	eb03 0c04 	add.w	ip, r3, r4
 8007b82:	6881      	ldr	r1, [r0, #8]
 8007b84:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007b88:	4561      	cmp	r1, ip
 8007b8a:	f026 0603 	bic.w	r6, r6, #3
 8007b8e:	f002 0201 	and.w	r2, r2, #1
 8007b92:	d11b      	bne.n	8007bcc <_free_r+0x6c>
 8007b94:	4434      	add	r4, r6
 8007b96:	b93a      	cbnz	r2, 8007ba8 <_free_r+0x48>
 8007b98:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007b9c:	1a9b      	subs	r3, r3, r2
 8007b9e:	4414      	add	r4, r2
 8007ba0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007ba4:	60ca      	str	r2, [r1, #12]
 8007ba6:	6091      	str	r1, [r2, #8]
 8007ba8:	f044 0201 	orr.w	r2, r4, #1
 8007bac:	605a      	str	r2, [r3, #4]
 8007bae:	6083      	str	r3, [r0, #8]
 8007bb0:	4b48      	ldr	r3, [pc, #288]	; (8007cd4 <_free_r+0x174>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	42a3      	cmp	r3, r4
 8007bb6:	d804      	bhi.n	8007bc2 <_free_r+0x62>
 8007bb8:	4b47      	ldr	r3, [pc, #284]	; (8007cd8 <_free_r+0x178>)
 8007bba:	4628      	mov	r0, r5
 8007bbc:	6819      	ldr	r1, [r3, #0]
 8007bbe:	f7ff ff7b 	bl	8007ab8 <_malloc_trim_r>
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007bc8:	f7fc ba3e 	b.w	8004048 <__malloc_unlock>
 8007bcc:	f8cc 6004 	str.w	r6, [ip, #4]
 8007bd0:	2a00      	cmp	r2, #0
 8007bd2:	d138      	bne.n	8007c46 <_free_r+0xe6>
 8007bd4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007bd8:	f100 0708 	add.w	r7, r0, #8
 8007bdc:	1a5b      	subs	r3, r3, r1
 8007bde:	440c      	add	r4, r1
 8007be0:	6899      	ldr	r1, [r3, #8]
 8007be2:	42b9      	cmp	r1, r7
 8007be4:	d031      	beq.n	8007c4a <_free_r+0xea>
 8007be6:	68df      	ldr	r7, [r3, #12]
 8007be8:	60cf      	str	r7, [r1, #12]
 8007bea:	60b9      	str	r1, [r7, #8]
 8007bec:	eb0c 0106 	add.w	r1, ip, r6
 8007bf0:	6849      	ldr	r1, [r1, #4]
 8007bf2:	07c9      	lsls	r1, r1, #31
 8007bf4:	d40b      	bmi.n	8007c0e <_free_r+0xae>
 8007bf6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007bfa:	4434      	add	r4, r6
 8007bfc:	bb3a      	cbnz	r2, 8007c4e <_free_r+0xee>
 8007bfe:	4e37      	ldr	r6, [pc, #220]	; (8007cdc <_free_r+0x17c>)
 8007c00:	42b1      	cmp	r1, r6
 8007c02:	d124      	bne.n	8007c4e <_free_r+0xee>
 8007c04:	2201      	movs	r2, #1
 8007c06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c0a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8007c0e:	f044 0101 	orr.w	r1, r4, #1
 8007c12:	6059      	str	r1, [r3, #4]
 8007c14:	511c      	str	r4, [r3, r4]
 8007c16:	2a00      	cmp	r2, #0
 8007c18:	d1d3      	bne.n	8007bc2 <_free_r+0x62>
 8007c1a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8007c1e:	d21b      	bcs.n	8007c58 <_free_r+0xf8>
 8007c20:	0961      	lsrs	r1, r4, #5
 8007c22:	08e2      	lsrs	r2, r4, #3
 8007c24:	2401      	movs	r4, #1
 8007c26:	408c      	lsls	r4, r1
 8007c28:	6841      	ldr	r1, [r0, #4]
 8007c2a:	3201      	adds	r2, #1
 8007c2c:	430c      	orrs	r4, r1
 8007c2e:	6044      	str	r4, [r0, #4]
 8007c30:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8007c34:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8007c38:	3908      	subs	r1, #8
 8007c3a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8007c3e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8007c42:	60e3      	str	r3, [r4, #12]
 8007c44:	e7bd      	b.n	8007bc2 <_free_r+0x62>
 8007c46:	2200      	movs	r2, #0
 8007c48:	e7d0      	b.n	8007bec <_free_r+0x8c>
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	e7ce      	b.n	8007bec <_free_r+0x8c>
 8007c4e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8007c52:	60ce      	str	r6, [r1, #12]
 8007c54:	60b1      	str	r1, [r6, #8]
 8007c56:	e7da      	b.n	8007c0e <_free_r+0xae>
 8007c58:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8007c5c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8007c60:	d214      	bcs.n	8007c8c <_free_r+0x12c>
 8007c62:	09a2      	lsrs	r2, r4, #6
 8007c64:	3238      	adds	r2, #56	; 0x38
 8007c66:	1c51      	adds	r1, r2, #1
 8007c68:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8007c6c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8007c70:	428e      	cmp	r6, r1
 8007c72:	d125      	bne.n	8007cc0 <_free_r+0x160>
 8007c74:	2401      	movs	r4, #1
 8007c76:	1092      	asrs	r2, r2, #2
 8007c78:	fa04 f202 	lsl.w	r2, r4, r2
 8007c7c:	6844      	ldr	r4, [r0, #4]
 8007c7e:	4322      	orrs	r2, r4
 8007c80:	6042      	str	r2, [r0, #4]
 8007c82:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8007c86:	60b3      	str	r3, [r6, #8]
 8007c88:	60cb      	str	r3, [r1, #12]
 8007c8a:	e79a      	b.n	8007bc2 <_free_r+0x62>
 8007c8c:	2a14      	cmp	r2, #20
 8007c8e:	d801      	bhi.n	8007c94 <_free_r+0x134>
 8007c90:	325b      	adds	r2, #91	; 0x5b
 8007c92:	e7e8      	b.n	8007c66 <_free_r+0x106>
 8007c94:	2a54      	cmp	r2, #84	; 0x54
 8007c96:	d802      	bhi.n	8007c9e <_free_r+0x13e>
 8007c98:	0b22      	lsrs	r2, r4, #12
 8007c9a:	326e      	adds	r2, #110	; 0x6e
 8007c9c:	e7e3      	b.n	8007c66 <_free_r+0x106>
 8007c9e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007ca2:	d802      	bhi.n	8007caa <_free_r+0x14a>
 8007ca4:	0be2      	lsrs	r2, r4, #15
 8007ca6:	3277      	adds	r2, #119	; 0x77
 8007ca8:	e7dd      	b.n	8007c66 <_free_r+0x106>
 8007caa:	f240 5154 	movw	r1, #1364	; 0x554
 8007cae:	428a      	cmp	r2, r1
 8007cb0:	bf96      	itet	ls
 8007cb2:	0ca2      	lsrls	r2, r4, #18
 8007cb4:	227e      	movhi	r2, #126	; 0x7e
 8007cb6:	327c      	addls	r2, #124	; 0x7c
 8007cb8:	e7d5      	b.n	8007c66 <_free_r+0x106>
 8007cba:	6889      	ldr	r1, [r1, #8]
 8007cbc:	428e      	cmp	r6, r1
 8007cbe:	d004      	beq.n	8007cca <_free_r+0x16a>
 8007cc0:	684a      	ldr	r2, [r1, #4]
 8007cc2:	f022 0203 	bic.w	r2, r2, #3
 8007cc6:	42a2      	cmp	r2, r4
 8007cc8:	d8f7      	bhi.n	8007cba <_free_r+0x15a>
 8007cca:	68ce      	ldr	r6, [r1, #12]
 8007ccc:	e7d9      	b.n	8007c82 <_free_r+0x122>
 8007cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cd0:	20000448 	.word	0x20000448
 8007cd4:	20000854 	.word	0x20000854
 8007cd8:	20000e14 	.word	0x20000e14
 8007cdc:	20000450 	.word	0x20000450

08007ce0 <__sfvwrite_r>:
 8007ce0:	6893      	ldr	r3, [r2, #8]
 8007ce2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460c      	mov	r4, r1
 8007cea:	4690      	mov	r8, r2
 8007cec:	b91b      	cbnz	r3, 8007cf6 <__sfvwrite_r+0x16>
 8007cee:	2000      	movs	r0, #0
 8007cf0:	b003      	add	sp, #12
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	898b      	ldrh	r3, [r1, #12]
 8007cf8:	0718      	lsls	r0, r3, #28
 8007cfa:	d550      	bpl.n	8007d9e <__sfvwrite_r+0xbe>
 8007cfc:	690b      	ldr	r3, [r1, #16]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d04d      	beq.n	8007d9e <__sfvwrite_r+0xbe>
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	f8d8 7000 	ldr.w	r7, [r8]
 8007d08:	f013 0902 	ands.w	r9, r3, #2
 8007d0c:	d16c      	bne.n	8007de8 <__sfvwrite_r+0x108>
 8007d0e:	f013 0301 	ands.w	r3, r3, #1
 8007d12:	f000 809c 	beq.w	8007e4e <__sfvwrite_r+0x16e>
 8007d16:	4648      	mov	r0, r9
 8007d18:	46ca      	mov	sl, r9
 8007d1a:	46cb      	mov	fp, r9
 8007d1c:	f1bb 0f00 	cmp.w	fp, #0
 8007d20:	f000 8103 	beq.w	8007f2a <__sfvwrite_r+0x24a>
 8007d24:	b950      	cbnz	r0, 8007d3c <__sfvwrite_r+0x5c>
 8007d26:	465a      	mov	r2, fp
 8007d28:	210a      	movs	r1, #10
 8007d2a:	4650      	mov	r0, sl
 8007d2c:	f000 f9b6 	bl	800809c <memchr>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f000 80ff 	beq.w	8007f34 <__sfvwrite_r+0x254>
 8007d36:	3001      	adds	r0, #1
 8007d38:	eba0 090a 	sub.w	r9, r0, sl
 8007d3c:	6820      	ldr	r0, [r4, #0]
 8007d3e:	6921      	ldr	r1, [r4, #16]
 8007d40:	45d9      	cmp	r9, fp
 8007d42:	464a      	mov	r2, r9
 8007d44:	bf28      	it	cs
 8007d46:	465a      	movcs	r2, fp
 8007d48:	4288      	cmp	r0, r1
 8007d4a:	6963      	ldr	r3, [r4, #20]
 8007d4c:	f240 80f5 	bls.w	8007f3a <__sfvwrite_r+0x25a>
 8007d50:	68a5      	ldr	r5, [r4, #8]
 8007d52:	441d      	add	r5, r3
 8007d54:	42aa      	cmp	r2, r5
 8007d56:	f340 80f0 	ble.w	8007f3a <__sfvwrite_r+0x25a>
 8007d5a:	4651      	mov	r1, sl
 8007d5c:	462a      	mov	r2, r5
 8007d5e:	f000 f9b9 	bl	80080d4 <memmove>
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	4621      	mov	r1, r4
 8007d66:	442b      	add	r3, r5
 8007d68:	4630      	mov	r0, r6
 8007d6a:	6023      	str	r3, [r4, #0]
 8007d6c:	f7ff fdfc 	bl	8007968 <_fflush_r>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d167      	bne.n	8007e44 <__sfvwrite_r+0x164>
 8007d74:	ebb9 0905 	subs.w	r9, r9, r5
 8007d78:	f040 80f7 	bne.w	8007f6a <__sfvwrite_r+0x28a>
 8007d7c:	4621      	mov	r1, r4
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f7ff fdf2 	bl	8007968 <_fflush_r>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d15d      	bne.n	8007e44 <__sfvwrite_r+0x164>
 8007d88:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007d8c:	44aa      	add	sl, r5
 8007d8e:	ebab 0b05 	sub.w	fp, fp, r5
 8007d92:	1b55      	subs	r5, r2, r5
 8007d94:	f8c8 5008 	str.w	r5, [r8, #8]
 8007d98:	2d00      	cmp	r5, #0
 8007d9a:	d1bf      	bne.n	8007d1c <__sfvwrite_r+0x3c>
 8007d9c:	e7a7      	b.n	8007cee <__sfvwrite_r+0xe>
 8007d9e:	4621      	mov	r1, r4
 8007da0:	4630      	mov	r0, r6
 8007da2:	f7fe fe9f 	bl	8006ae4 <__swsetup_r>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	d0ab      	beq.n	8007d02 <__sfvwrite_r+0x22>
 8007daa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dae:	e79f      	b.n	8007cf0 <__sfvwrite_r+0x10>
 8007db0:	e9d7 b900 	ldrd	fp, r9, [r7]
 8007db4:	3708      	adds	r7, #8
 8007db6:	f1b9 0f00 	cmp.w	r9, #0
 8007dba:	d0f9      	beq.n	8007db0 <__sfvwrite_r+0xd0>
 8007dbc:	45d1      	cmp	r9, sl
 8007dbe:	464b      	mov	r3, r9
 8007dc0:	465a      	mov	r2, fp
 8007dc2:	bf28      	it	cs
 8007dc4:	4653      	movcs	r3, sl
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	69e1      	ldr	r1, [r4, #28]
 8007dca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007dcc:	47a8      	blx	r5
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	dd38      	ble.n	8007e44 <__sfvwrite_r+0x164>
 8007dd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dd6:	4483      	add	fp, r0
 8007dd8:	eba9 0900 	sub.w	r9, r9, r0
 8007ddc:	1a18      	subs	r0, r3, r0
 8007dde:	f8c8 0008 	str.w	r0, [r8, #8]
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d1e7      	bne.n	8007db6 <__sfvwrite_r+0xd6>
 8007de6:	e782      	b.n	8007cee <__sfvwrite_r+0xe>
 8007de8:	f04f 0b00 	mov.w	fp, #0
 8007dec:	f8df a180 	ldr.w	sl, [pc, #384]	; 8007f70 <__sfvwrite_r+0x290>
 8007df0:	46d9      	mov	r9, fp
 8007df2:	e7e0      	b.n	8007db6 <__sfvwrite_r+0xd6>
 8007df4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8007df8:	3708      	adds	r7, #8
 8007dfa:	f1ba 0f00 	cmp.w	sl, #0
 8007dfe:	d0f9      	beq.n	8007df4 <__sfvwrite_r+0x114>
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	68a2      	ldr	r2, [r4, #8]
 8007e04:	0599      	lsls	r1, r3, #22
 8007e06:	6820      	ldr	r0, [r4, #0]
 8007e08:	d563      	bpl.n	8007ed2 <__sfvwrite_r+0x1f2>
 8007e0a:	4552      	cmp	r2, sl
 8007e0c:	d836      	bhi.n	8007e7c <__sfvwrite_r+0x19c>
 8007e0e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007e12:	d033      	beq.n	8007e7c <__sfvwrite_r+0x19c>
 8007e14:	6921      	ldr	r1, [r4, #16]
 8007e16:	6965      	ldr	r5, [r4, #20]
 8007e18:	eba0 0b01 	sub.w	fp, r0, r1
 8007e1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e24:	f10b 0201 	add.w	r2, fp, #1
 8007e28:	106d      	asrs	r5, r5, #1
 8007e2a:	4452      	add	r2, sl
 8007e2c:	4295      	cmp	r5, r2
 8007e2e:	bf38      	it	cc
 8007e30:	4615      	movcc	r5, r2
 8007e32:	055b      	lsls	r3, r3, #21
 8007e34:	d53d      	bpl.n	8007eb2 <__sfvwrite_r+0x1d2>
 8007e36:	4629      	mov	r1, r5
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f7fb feb5 	bl	8003ba8 <_malloc_r>
 8007e3e:	b948      	cbnz	r0, 8007e54 <__sfvwrite_r+0x174>
 8007e40:	230c      	movs	r3, #12
 8007e42:	6033      	str	r3, [r6, #0]
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e4a:	81a3      	strh	r3, [r4, #12]
 8007e4c:	e7ad      	b.n	8007daa <__sfvwrite_r+0xca>
 8007e4e:	4699      	mov	r9, r3
 8007e50:	469a      	mov	sl, r3
 8007e52:	e7d2      	b.n	8007dfa <__sfvwrite_r+0x11a>
 8007e54:	465a      	mov	r2, fp
 8007e56:	6921      	ldr	r1, [r4, #16]
 8007e58:	9001      	str	r0, [sp, #4]
 8007e5a:	f000 f92d 	bl	80080b8 <memcpy>
 8007e5e:	89a2      	ldrh	r2, [r4, #12]
 8007e60:	9b01      	ldr	r3, [sp, #4]
 8007e62:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007e66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e6a:	81a2      	strh	r2, [r4, #12]
 8007e6c:	4652      	mov	r2, sl
 8007e6e:	6123      	str	r3, [r4, #16]
 8007e70:	6165      	str	r5, [r4, #20]
 8007e72:	445b      	add	r3, fp
 8007e74:	eba5 050b 	sub.w	r5, r5, fp
 8007e78:	6023      	str	r3, [r4, #0]
 8007e7a:	60a5      	str	r5, [r4, #8]
 8007e7c:	4552      	cmp	r2, sl
 8007e7e:	bf28      	it	cs
 8007e80:	4652      	movcs	r2, sl
 8007e82:	4655      	mov	r5, sl
 8007e84:	4649      	mov	r1, r9
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	9201      	str	r2, [sp, #4]
 8007e8a:	f000 f923 	bl	80080d4 <memmove>
 8007e8e:	68a3      	ldr	r3, [r4, #8]
 8007e90:	9a01      	ldr	r2, [sp, #4]
 8007e92:	1a9b      	subs	r3, r3, r2
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	441a      	add	r2, r3
 8007e9a:	6022      	str	r2, [r4, #0]
 8007e9c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8007ea0:	44a9      	add	r9, r5
 8007ea2:	ebaa 0a05 	sub.w	sl, sl, r5
 8007ea6:	1b45      	subs	r5, r0, r5
 8007ea8:	f8c8 5008 	str.w	r5, [r8, #8]
 8007eac:	2d00      	cmp	r5, #0
 8007eae:	d1a4      	bne.n	8007dfa <__sfvwrite_r+0x11a>
 8007eb0:	e71d      	b.n	8007cee <__sfvwrite_r+0xe>
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	f000 fc5b 	bl	8008770 <_realloc_r>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	d1d5      	bne.n	8007e6c <__sfvwrite_r+0x18c>
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	6921      	ldr	r1, [r4, #16]
 8007ec4:	f7ff fe4c 	bl	8007b60 <_free_r>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ece:	81a3      	strh	r3, [r4, #12]
 8007ed0:	e7b6      	b.n	8007e40 <__sfvwrite_r+0x160>
 8007ed2:	6923      	ldr	r3, [r4, #16]
 8007ed4:	4283      	cmp	r3, r0
 8007ed6:	d302      	bcc.n	8007ede <__sfvwrite_r+0x1fe>
 8007ed8:	6961      	ldr	r1, [r4, #20]
 8007eda:	4551      	cmp	r1, sl
 8007edc:	d915      	bls.n	8007f0a <__sfvwrite_r+0x22a>
 8007ede:	4552      	cmp	r2, sl
 8007ee0:	bf28      	it	cs
 8007ee2:	4652      	movcs	r2, sl
 8007ee4:	4615      	mov	r5, r2
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	f000 f8f4 	bl	80080d4 <memmove>
 8007eec:	68a3      	ldr	r3, [r4, #8]
 8007eee:	6822      	ldr	r2, [r4, #0]
 8007ef0:	1b5b      	subs	r3, r3, r5
 8007ef2:	442a      	add	r2, r5
 8007ef4:	60a3      	str	r3, [r4, #8]
 8007ef6:	6022      	str	r2, [r4, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1cf      	bne.n	8007e9c <__sfvwrite_r+0x1bc>
 8007efc:	4621      	mov	r1, r4
 8007efe:	4630      	mov	r0, r6
 8007f00:	f7ff fd32 	bl	8007968 <_fflush_r>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	d0c9      	beq.n	8007e9c <__sfvwrite_r+0x1bc>
 8007f08:	e79c      	b.n	8007e44 <__sfvwrite_r+0x164>
 8007f0a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007f0e:	459a      	cmp	sl, r3
 8007f10:	bf38      	it	cc
 8007f12:	4653      	movcc	r3, sl
 8007f14:	fb93 f3f1 	sdiv	r3, r3, r1
 8007f18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007f1a:	434b      	muls	r3, r1
 8007f1c:	464a      	mov	r2, r9
 8007f1e:	4630      	mov	r0, r6
 8007f20:	69e1      	ldr	r1, [r4, #28]
 8007f22:	47a8      	blx	r5
 8007f24:	1e05      	subs	r5, r0, #0
 8007f26:	dcb9      	bgt.n	8007e9c <__sfvwrite_r+0x1bc>
 8007f28:	e78c      	b.n	8007e44 <__sfvwrite_r+0x164>
 8007f2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f2e:	2000      	movs	r0, #0
 8007f30:	3708      	adds	r7, #8
 8007f32:	e6f3      	b.n	8007d1c <__sfvwrite_r+0x3c>
 8007f34:	f10b 0901 	add.w	r9, fp, #1
 8007f38:	e700      	b.n	8007d3c <__sfvwrite_r+0x5c>
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	dc08      	bgt.n	8007f50 <__sfvwrite_r+0x270>
 8007f3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007f40:	4652      	mov	r2, sl
 8007f42:	4630      	mov	r0, r6
 8007f44:	69e1      	ldr	r1, [r4, #28]
 8007f46:	47a8      	blx	r5
 8007f48:	1e05      	subs	r5, r0, #0
 8007f4a:	f73f af13 	bgt.w	8007d74 <__sfvwrite_r+0x94>
 8007f4e:	e779      	b.n	8007e44 <__sfvwrite_r+0x164>
 8007f50:	4651      	mov	r1, sl
 8007f52:	9201      	str	r2, [sp, #4]
 8007f54:	f000 f8be 	bl	80080d4 <memmove>
 8007f58:	9a01      	ldr	r2, [sp, #4]
 8007f5a:	68a3      	ldr	r3, [r4, #8]
 8007f5c:	4615      	mov	r5, r2
 8007f5e:	1a9b      	subs	r3, r3, r2
 8007f60:	60a3      	str	r3, [r4, #8]
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	4413      	add	r3, r2
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	e704      	b.n	8007d74 <__sfvwrite_r+0x94>
 8007f6a:	2001      	movs	r0, #1
 8007f6c:	e70c      	b.n	8007d88 <__sfvwrite_r+0xa8>
 8007f6e:	bf00      	nop
 8007f70:	7ffffc00 	.word	0x7ffffc00

08007f74 <_fwalk_reent>:
 8007f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	4606      	mov	r6, r0
 8007f7a:	4688      	mov	r8, r1
 8007f7c:	2700      	movs	r7, #0
 8007f7e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8007f82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f86:	f1b9 0901 	subs.w	r9, r9, #1
 8007f8a:	d505      	bpl.n	8007f98 <_fwalk_reent+0x24>
 8007f8c:	6824      	ldr	r4, [r4, #0]
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	d1f7      	bne.n	8007f82 <_fwalk_reent+0xe>
 8007f92:	4638      	mov	r0, r7
 8007f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f98:	89ab      	ldrh	r3, [r5, #12]
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d907      	bls.n	8007fae <_fwalk_reent+0x3a>
 8007f9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	d003      	beq.n	8007fae <_fwalk_reent+0x3a>
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	4630      	mov	r0, r6
 8007faa:	47c0      	blx	r8
 8007fac:	4307      	orrs	r7, r0
 8007fae:	3568      	adds	r5, #104	; 0x68
 8007fb0:	e7e9      	b.n	8007f86 <_fwalk_reent+0x12>
	...

08007fb4 <_localeconv_r>:
 8007fb4:	4800      	ldr	r0, [pc, #0]	; (8007fb8 <_localeconv_r+0x4>)
 8007fb6:	4770      	bx	lr
 8007fb8:	2000094c 	.word	0x2000094c

08007fbc <__retarget_lock_init_recursive>:
 8007fbc:	4770      	bx	lr

08007fbe <__retarget_lock_close_recursive>:
 8007fbe:	4770      	bx	lr

08007fc0 <__retarget_lock_acquire_recursive>:
 8007fc0:	4770      	bx	lr

08007fc2 <__retarget_lock_release_recursive>:
 8007fc2:	4770      	bx	lr

08007fc4 <__swhatbuf_r>:
 8007fc4:	b570      	push	{r4, r5, r6, lr}
 8007fc6:	460e      	mov	r6, r1
 8007fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fcc:	4614      	mov	r4, r2
 8007fce:	2900      	cmp	r1, #0
 8007fd0:	461d      	mov	r5, r3
 8007fd2:	b096      	sub	sp, #88	; 0x58
 8007fd4:	da09      	bge.n	8007fea <__swhatbuf_r+0x26>
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	89b3      	ldrh	r3, [r6, #12]
 8007fda:	602a      	str	r2, [r5, #0]
 8007fdc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007fe0:	d116      	bne.n	8008010 <__swhatbuf_r+0x4c>
 8007fe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fe6:	6023      	str	r3, [r4, #0]
 8007fe8:	e015      	b.n	8008016 <__swhatbuf_r+0x52>
 8007fea:	466a      	mov	r2, sp
 8007fec:	f001 fce4 	bl	80099b8 <_fstat_r>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	dbf0      	blt.n	8007fd6 <__swhatbuf_r+0x12>
 8007ff4:	9a01      	ldr	r2, [sp, #4]
 8007ff6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007ffa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ffe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008002:	425a      	negs	r2, r3
 8008004:	415a      	adcs	r2, r3
 8008006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800800a:	602a      	str	r2, [r5, #0]
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	e002      	b.n	8008016 <__swhatbuf_r+0x52>
 8008010:	2340      	movs	r3, #64	; 0x40
 8008012:	4610      	mov	r0, r2
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	b016      	add	sp, #88	; 0x58
 8008018:	bd70      	pop	{r4, r5, r6, pc}
	...

0800801c <__smakebuf_r>:
 800801c:	898b      	ldrh	r3, [r1, #12]
 800801e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008020:	079d      	lsls	r5, r3, #30
 8008022:	4606      	mov	r6, r0
 8008024:	460c      	mov	r4, r1
 8008026:	d507      	bpl.n	8008038 <__smakebuf_r+0x1c>
 8008028:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800802c:	6023      	str	r3, [r4, #0]
 800802e:	6123      	str	r3, [r4, #16]
 8008030:	2301      	movs	r3, #1
 8008032:	6163      	str	r3, [r4, #20]
 8008034:	b002      	add	sp, #8
 8008036:	bd70      	pop	{r4, r5, r6, pc}
 8008038:	466a      	mov	r2, sp
 800803a:	ab01      	add	r3, sp, #4
 800803c:	f7ff ffc2 	bl	8007fc4 <__swhatbuf_r>
 8008040:	9900      	ldr	r1, [sp, #0]
 8008042:	4605      	mov	r5, r0
 8008044:	4630      	mov	r0, r6
 8008046:	f7fb fdaf 	bl	8003ba8 <_malloc_r>
 800804a:	b948      	cbnz	r0, 8008060 <__smakebuf_r+0x44>
 800804c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008050:	059a      	lsls	r2, r3, #22
 8008052:	d4ef      	bmi.n	8008034 <__smakebuf_r+0x18>
 8008054:	f023 0303 	bic.w	r3, r3, #3
 8008058:	f043 0302 	orr.w	r3, r3, #2
 800805c:	81a3      	strh	r3, [r4, #12]
 800805e:	e7e3      	b.n	8008028 <__smakebuf_r+0xc>
 8008060:	4b0d      	ldr	r3, [pc, #52]	; (8008098 <__smakebuf_r+0x7c>)
 8008062:	63f3      	str	r3, [r6, #60]	; 0x3c
 8008064:	89a3      	ldrh	r3, [r4, #12]
 8008066:	6020      	str	r0, [r4, #0]
 8008068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800806c:	81a3      	strh	r3, [r4, #12]
 800806e:	9b00      	ldr	r3, [sp, #0]
 8008070:	6120      	str	r0, [r4, #16]
 8008072:	6163      	str	r3, [r4, #20]
 8008074:	9b01      	ldr	r3, [sp, #4]
 8008076:	b15b      	cbz	r3, 8008090 <__smakebuf_r+0x74>
 8008078:	4630      	mov	r0, r6
 800807a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800807e:	f001 fcad 	bl	80099dc <_isatty_r>
 8008082:	b128      	cbz	r0, 8008090 <__smakebuf_r+0x74>
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	f023 0303 	bic.w	r3, r3, #3
 800808a:	f043 0301 	orr.w	r3, r3, #1
 800808e:	81a3      	strh	r3, [r4, #12]
 8008090:	89a0      	ldrh	r0, [r4, #12]
 8008092:	4305      	orrs	r5, r0
 8008094:	81a5      	strh	r5, [r4, #12]
 8008096:	e7cd      	b.n	8008034 <__smakebuf_r+0x18>
 8008098:	08007a05 	.word	0x08007a05

0800809c <memchr>:
 800809c:	4603      	mov	r3, r0
 800809e:	b510      	push	{r4, lr}
 80080a0:	b2c9      	uxtb	r1, r1
 80080a2:	4402      	add	r2, r0
 80080a4:	4293      	cmp	r3, r2
 80080a6:	4618      	mov	r0, r3
 80080a8:	d101      	bne.n	80080ae <memchr+0x12>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e003      	b.n	80080b6 <memchr+0x1a>
 80080ae:	7804      	ldrb	r4, [r0, #0]
 80080b0:	3301      	adds	r3, #1
 80080b2:	428c      	cmp	r4, r1
 80080b4:	d1f6      	bne.n	80080a4 <memchr+0x8>
 80080b6:	bd10      	pop	{r4, pc}

080080b8 <memcpy>:
 80080b8:	440a      	add	r2, r1
 80080ba:	4291      	cmp	r1, r2
 80080bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80080c0:	d100      	bne.n	80080c4 <memcpy+0xc>
 80080c2:	4770      	bx	lr
 80080c4:	b510      	push	{r4, lr}
 80080c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ca:	4291      	cmp	r1, r2
 80080cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080d0:	d1f9      	bne.n	80080c6 <memcpy+0xe>
 80080d2:	bd10      	pop	{r4, pc}

080080d4 <memmove>:
 80080d4:	4288      	cmp	r0, r1
 80080d6:	b510      	push	{r4, lr}
 80080d8:	eb01 0402 	add.w	r4, r1, r2
 80080dc:	d902      	bls.n	80080e4 <memmove+0x10>
 80080de:	4284      	cmp	r4, r0
 80080e0:	4623      	mov	r3, r4
 80080e2:	d807      	bhi.n	80080f4 <memmove+0x20>
 80080e4:	1e43      	subs	r3, r0, #1
 80080e6:	42a1      	cmp	r1, r4
 80080e8:	d008      	beq.n	80080fc <memmove+0x28>
 80080ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080f2:	e7f8      	b.n	80080e6 <memmove+0x12>
 80080f4:	4601      	mov	r1, r0
 80080f6:	4402      	add	r2, r0
 80080f8:	428a      	cmp	r2, r1
 80080fa:	d100      	bne.n	80080fe <memmove+0x2a>
 80080fc:	bd10      	pop	{r4, pc}
 80080fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008102:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008106:	e7f7      	b.n	80080f8 <memmove+0x24>

08008108 <_Balloc>:
 8008108:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800810a:	b570      	push	{r4, r5, r6, lr}
 800810c:	4605      	mov	r5, r0
 800810e:	460c      	mov	r4, r1
 8008110:	b17b      	cbz	r3, 8008132 <_Balloc+0x2a>
 8008112:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8008114:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008118:	b9a0      	cbnz	r0, 8008144 <_Balloc+0x3c>
 800811a:	2101      	movs	r1, #1
 800811c:	fa01 f604 	lsl.w	r6, r1, r4
 8008120:	1d72      	adds	r2, r6, #5
 8008122:	4628      	mov	r0, r5
 8008124:	0092      	lsls	r2, r2, #2
 8008126:	f001 fb35 	bl	8009794 <_calloc_r>
 800812a:	b148      	cbz	r0, 8008140 <_Balloc+0x38>
 800812c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8008130:	e00b      	b.n	800814a <_Balloc+0x42>
 8008132:	2221      	movs	r2, #33	; 0x21
 8008134:	2104      	movs	r1, #4
 8008136:	f001 fb2d 	bl	8009794 <_calloc_r>
 800813a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800813c:	2800      	cmp	r0, #0
 800813e:	d1e8      	bne.n	8008112 <_Balloc+0xa>
 8008140:	2000      	movs	r0, #0
 8008142:	bd70      	pop	{r4, r5, r6, pc}
 8008144:	6802      	ldr	r2, [r0, #0]
 8008146:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800814a:	2300      	movs	r3, #0
 800814c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008150:	e7f7      	b.n	8008142 <_Balloc+0x3a>

08008152 <_Bfree>:
 8008152:	b131      	cbz	r1, 8008162 <_Bfree+0x10>
 8008154:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008156:	684a      	ldr	r2, [r1, #4]
 8008158:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800815c:	6008      	str	r0, [r1, #0]
 800815e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008162:	4770      	bx	lr

08008164 <__multadd>:
 8008164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008168:	4698      	mov	r8, r3
 800816a:	460c      	mov	r4, r1
 800816c:	2300      	movs	r3, #0
 800816e:	690e      	ldr	r6, [r1, #16]
 8008170:	4607      	mov	r7, r0
 8008172:	f101 0014 	add.w	r0, r1, #20
 8008176:	6805      	ldr	r5, [r0, #0]
 8008178:	3301      	adds	r3, #1
 800817a:	b2a9      	uxth	r1, r5
 800817c:	fb02 8101 	mla	r1, r2, r1, r8
 8008180:	0c2d      	lsrs	r5, r5, #16
 8008182:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008186:	fb02 c505 	mla	r5, r2, r5, ip
 800818a:	b289      	uxth	r1, r1
 800818c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008190:	429e      	cmp	r6, r3
 8008192:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008196:	f840 1b04 	str.w	r1, [r0], #4
 800819a:	dcec      	bgt.n	8008176 <__multadd+0x12>
 800819c:	f1b8 0f00 	cmp.w	r8, #0
 80081a0:	d022      	beq.n	80081e8 <__multadd+0x84>
 80081a2:	68a3      	ldr	r3, [r4, #8]
 80081a4:	42b3      	cmp	r3, r6
 80081a6:	dc19      	bgt.n	80081dc <__multadd+0x78>
 80081a8:	6861      	ldr	r1, [r4, #4]
 80081aa:	4638      	mov	r0, r7
 80081ac:	3101      	adds	r1, #1
 80081ae:	f7ff ffab 	bl	8008108 <_Balloc>
 80081b2:	4605      	mov	r5, r0
 80081b4:	b928      	cbnz	r0, 80081c2 <__multadd+0x5e>
 80081b6:	4602      	mov	r2, r0
 80081b8:	21b5      	movs	r1, #181	; 0xb5
 80081ba:	4b0d      	ldr	r3, [pc, #52]	; (80081f0 <__multadd+0x8c>)
 80081bc:	480d      	ldr	r0, [pc, #52]	; (80081f4 <__multadd+0x90>)
 80081be:	f001 facb 	bl	8009758 <__assert_func>
 80081c2:	6922      	ldr	r2, [r4, #16]
 80081c4:	f104 010c 	add.w	r1, r4, #12
 80081c8:	3202      	adds	r2, #2
 80081ca:	0092      	lsls	r2, r2, #2
 80081cc:	300c      	adds	r0, #12
 80081ce:	f7ff ff73 	bl	80080b8 <memcpy>
 80081d2:	4621      	mov	r1, r4
 80081d4:	4638      	mov	r0, r7
 80081d6:	f7ff ffbc 	bl	8008152 <_Bfree>
 80081da:	462c      	mov	r4, r5
 80081dc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80081e0:	3601      	adds	r6, #1
 80081e2:	f8c3 8014 	str.w	r8, [r3, #20]
 80081e6:	6126      	str	r6, [r4, #16]
 80081e8:	4620      	mov	r0, r4
 80081ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ee:	bf00      	nop
 80081f0:	0800a299 	.word	0x0800a299
 80081f4:	0800a309 	.word	0x0800a309

080081f8 <__hi0bits>:
 80081f8:	0c02      	lsrs	r2, r0, #16
 80081fa:	0412      	lsls	r2, r2, #16
 80081fc:	4603      	mov	r3, r0
 80081fe:	b9ca      	cbnz	r2, 8008234 <__hi0bits+0x3c>
 8008200:	0403      	lsls	r3, r0, #16
 8008202:	2010      	movs	r0, #16
 8008204:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008208:	bf04      	itt	eq
 800820a:	021b      	lsleq	r3, r3, #8
 800820c:	3008      	addeq	r0, #8
 800820e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008212:	bf04      	itt	eq
 8008214:	011b      	lsleq	r3, r3, #4
 8008216:	3004      	addeq	r0, #4
 8008218:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800821c:	bf04      	itt	eq
 800821e:	009b      	lsleq	r3, r3, #2
 8008220:	3002      	addeq	r0, #2
 8008222:	2b00      	cmp	r3, #0
 8008224:	db05      	blt.n	8008232 <__hi0bits+0x3a>
 8008226:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800822a:	f100 0001 	add.w	r0, r0, #1
 800822e:	bf08      	it	eq
 8008230:	2020      	moveq	r0, #32
 8008232:	4770      	bx	lr
 8008234:	2000      	movs	r0, #0
 8008236:	e7e5      	b.n	8008204 <__hi0bits+0xc>

08008238 <__lo0bits>:
 8008238:	6803      	ldr	r3, [r0, #0]
 800823a:	4602      	mov	r2, r0
 800823c:	f013 0007 	ands.w	r0, r3, #7
 8008240:	d00b      	beq.n	800825a <__lo0bits+0x22>
 8008242:	07d9      	lsls	r1, r3, #31
 8008244:	d422      	bmi.n	800828c <__lo0bits+0x54>
 8008246:	0798      	lsls	r0, r3, #30
 8008248:	bf49      	itett	mi
 800824a:	085b      	lsrmi	r3, r3, #1
 800824c:	089b      	lsrpl	r3, r3, #2
 800824e:	2001      	movmi	r0, #1
 8008250:	6013      	strmi	r3, [r2, #0]
 8008252:	bf5c      	itt	pl
 8008254:	2002      	movpl	r0, #2
 8008256:	6013      	strpl	r3, [r2, #0]
 8008258:	4770      	bx	lr
 800825a:	b299      	uxth	r1, r3
 800825c:	b909      	cbnz	r1, 8008262 <__lo0bits+0x2a>
 800825e:	2010      	movs	r0, #16
 8008260:	0c1b      	lsrs	r3, r3, #16
 8008262:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008266:	bf04      	itt	eq
 8008268:	0a1b      	lsreq	r3, r3, #8
 800826a:	3008      	addeq	r0, #8
 800826c:	0719      	lsls	r1, r3, #28
 800826e:	bf04      	itt	eq
 8008270:	091b      	lsreq	r3, r3, #4
 8008272:	3004      	addeq	r0, #4
 8008274:	0799      	lsls	r1, r3, #30
 8008276:	bf04      	itt	eq
 8008278:	089b      	lsreq	r3, r3, #2
 800827a:	3002      	addeq	r0, #2
 800827c:	07d9      	lsls	r1, r3, #31
 800827e:	d403      	bmi.n	8008288 <__lo0bits+0x50>
 8008280:	085b      	lsrs	r3, r3, #1
 8008282:	f100 0001 	add.w	r0, r0, #1
 8008286:	d003      	beq.n	8008290 <__lo0bits+0x58>
 8008288:	6013      	str	r3, [r2, #0]
 800828a:	4770      	bx	lr
 800828c:	2000      	movs	r0, #0
 800828e:	4770      	bx	lr
 8008290:	2020      	movs	r0, #32
 8008292:	4770      	bx	lr

08008294 <__i2b>:
 8008294:	b510      	push	{r4, lr}
 8008296:	460c      	mov	r4, r1
 8008298:	2101      	movs	r1, #1
 800829a:	f7ff ff35 	bl	8008108 <_Balloc>
 800829e:	4602      	mov	r2, r0
 80082a0:	b928      	cbnz	r0, 80082ae <__i2b+0x1a>
 80082a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082a6:	4b04      	ldr	r3, [pc, #16]	; (80082b8 <__i2b+0x24>)
 80082a8:	4804      	ldr	r0, [pc, #16]	; (80082bc <__i2b+0x28>)
 80082aa:	f001 fa55 	bl	8009758 <__assert_func>
 80082ae:	2301      	movs	r3, #1
 80082b0:	6144      	str	r4, [r0, #20]
 80082b2:	6103      	str	r3, [r0, #16]
 80082b4:	bd10      	pop	{r4, pc}
 80082b6:	bf00      	nop
 80082b8:	0800a299 	.word	0x0800a299
 80082bc:	0800a309 	.word	0x0800a309

080082c0 <__multiply>:
 80082c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	4614      	mov	r4, r2
 80082c6:	690a      	ldr	r2, [r1, #16]
 80082c8:	6923      	ldr	r3, [r4, #16]
 80082ca:	460d      	mov	r5, r1
 80082cc:	429a      	cmp	r2, r3
 80082ce:	bfbe      	ittt	lt
 80082d0:	460b      	movlt	r3, r1
 80082d2:	4625      	movlt	r5, r4
 80082d4:	461c      	movlt	r4, r3
 80082d6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80082da:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082de:	68ab      	ldr	r3, [r5, #8]
 80082e0:	6869      	ldr	r1, [r5, #4]
 80082e2:	eb0a 0709 	add.w	r7, sl, r9
 80082e6:	42bb      	cmp	r3, r7
 80082e8:	b085      	sub	sp, #20
 80082ea:	bfb8      	it	lt
 80082ec:	3101      	addlt	r1, #1
 80082ee:	f7ff ff0b 	bl	8008108 <_Balloc>
 80082f2:	b930      	cbnz	r0, 8008302 <__multiply+0x42>
 80082f4:	4602      	mov	r2, r0
 80082f6:	f240 115d 	movw	r1, #349	; 0x15d
 80082fa:	4b41      	ldr	r3, [pc, #260]	; (8008400 <__multiply+0x140>)
 80082fc:	4841      	ldr	r0, [pc, #260]	; (8008404 <__multiply+0x144>)
 80082fe:	f001 fa2b 	bl	8009758 <__assert_func>
 8008302:	f100 0614 	add.w	r6, r0, #20
 8008306:	4633      	mov	r3, r6
 8008308:	2200      	movs	r2, #0
 800830a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800830e:	4543      	cmp	r3, r8
 8008310:	d31e      	bcc.n	8008350 <__multiply+0x90>
 8008312:	f105 0c14 	add.w	ip, r5, #20
 8008316:	f104 0314 	add.w	r3, r4, #20
 800831a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800831e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008322:	9202      	str	r2, [sp, #8]
 8008324:	ebac 0205 	sub.w	r2, ip, r5
 8008328:	3a15      	subs	r2, #21
 800832a:	f022 0203 	bic.w	r2, r2, #3
 800832e:	3204      	adds	r2, #4
 8008330:	f105 0115 	add.w	r1, r5, #21
 8008334:	458c      	cmp	ip, r1
 8008336:	bf38      	it	cc
 8008338:	2204      	movcc	r2, #4
 800833a:	9201      	str	r2, [sp, #4]
 800833c:	9a02      	ldr	r2, [sp, #8]
 800833e:	9303      	str	r3, [sp, #12]
 8008340:	429a      	cmp	r2, r3
 8008342:	d808      	bhi.n	8008356 <__multiply+0x96>
 8008344:	2f00      	cmp	r7, #0
 8008346:	dc55      	bgt.n	80083f4 <__multiply+0x134>
 8008348:	6107      	str	r7, [r0, #16]
 800834a:	b005      	add	sp, #20
 800834c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008350:	f843 2b04 	str.w	r2, [r3], #4
 8008354:	e7db      	b.n	800830e <__multiply+0x4e>
 8008356:	f8b3 a000 	ldrh.w	sl, [r3]
 800835a:	f1ba 0f00 	cmp.w	sl, #0
 800835e:	d020      	beq.n	80083a2 <__multiply+0xe2>
 8008360:	46b1      	mov	r9, r6
 8008362:	2200      	movs	r2, #0
 8008364:	f105 0e14 	add.w	lr, r5, #20
 8008368:	f85e 4b04 	ldr.w	r4, [lr], #4
 800836c:	f8d9 b000 	ldr.w	fp, [r9]
 8008370:	b2a1      	uxth	r1, r4
 8008372:	fa1f fb8b 	uxth.w	fp, fp
 8008376:	fb0a b101 	mla	r1, sl, r1, fp
 800837a:	4411      	add	r1, r2
 800837c:	f8d9 2000 	ldr.w	r2, [r9]
 8008380:	0c24      	lsrs	r4, r4, #16
 8008382:	0c12      	lsrs	r2, r2, #16
 8008384:	fb0a 2404 	mla	r4, sl, r4, r2
 8008388:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800838c:	b289      	uxth	r1, r1
 800838e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008392:	45f4      	cmp	ip, lr
 8008394:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008398:	f849 1b04 	str.w	r1, [r9], #4
 800839c:	d8e4      	bhi.n	8008368 <__multiply+0xa8>
 800839e:	9901      	ldr	r1, [sp, #4]
 80083a0:	5072      	str	r2, [r6, r1]
 80083a2:	9a03      	ldr	r2, [sp, #12]
 80083a4:	3304      	adds	r3, #4
 80083a6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083aa:	f1b9 0f00 	cmp.w	r9, #0
 80083ae:	d01f      	beq.n	80083f0 <__multiply+0x130>
 80083b0:	46b6      	mov	lr, r6
 80083b2:	f04f 0a00 	mov.w	sl, #0
 80083b6:	6834      	ldr	r4, [r6, #0]
 80083b8:	f105 0114 	add.w	r1, r5, #20
 80083bc:	880a      	ldrh	r2, [r1, #0]
 80083be:	f8be b002 	ldrh.w	fp, [lr, #2]
 80083c2:	b2a4      	uxth	r4, r4
 80083c4:	fb09 b202 	mla	r2, r9, r2, fp
 80083c8:	4492      	add	sl, r2
 80083ca:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083ce:	f84e 4b04 	str.w	r4, [lr], #4
 80083d2:	f851 4b04 	ldr.w	r4, [r1], #4
 80083d6:	f8be 2000 	ldrh.w	r2, [lr]
 80083da:	0c24      	lsrs	r4, r4, #16
 80083dc:	fb09 2404 	mla	r4, r9, r4, r2
 80083e0:	458c      	cmp	ip, r1
 80083e2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80083e6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80083ea:	d8e7      	bhi.n	80083bc <__multiply+0xfc>
 80083ec:	9a01      	ldr	r2, [sp, #4]
 80083ee:	50b4      	str	r4, [r6, r2]
 80083f0:	3604      	adds	r6, #4
 80083f2:	e7a3      	b.n	800833c <__multiply+0x7c>
 80083f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1a5      	bne.n	8008348 <__multiply+0x88>
 80083fc:	3f01      	subs	r7, #1
 80083fe:	e7a1      	b.n	8008344 <__multiply+0x84>
 8008400:	0800a299 	.word	0x0800a299
 8008404:	0800a309 	.word	0x0800a309

08008408 <__pow5mult>:
 8008408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800840c:	4615      	mov	r5, r2
 800840e:	f012 0203 	ands.w	r2, r2, #3
 8008412:	4606      	mov	r6, r0
 8008414:	460f      	mov	r7, r1
 8008416:	d007      	beq.n	8008428 <__pow5mult+0x20>
 8008418:	4c1a      	ldr	r4, [pc, #104]	; (8008484 <__pow5mult+0x7c>)
 800841a:	3a01      	subs	r2, #1
 800841c:	2300      	movs	r3, #0
 800841e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008422:	f7ff fe9f 	bl	8008164 <__multadd>
 8008426:	4607      	mov	r7, r0
 8008428:	10ad      	asrs	r5, r5, #2
 800842a:	d027      	beq.n	800847c <__pow5mult+0x74>
 800842c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800842e:	b944      	cbnz	r4, 8008442 <__pow5mult+0x3a>
 8008430:	f240 2171 	movw	r1, #625	; 0x271
 8008434:	4630      	mov	r0, r6
 8008436:	f7ff ff2d 	bl	8008294 <__i2b>
 800843a:	2300      	movs	r3, #0
 800843c:	4604      	mov	r4, r0
 800843e:	64b0      	str	r0, [r6, #72]	; 0x48
 8008440:	6003      	str	r3, [r0, #0]
 8008442:	f04f 0900 	mov.w	r9, #0
 8008446:	07eb      	lsls	r3, r5, #31
 8008448:	d50a      	bpl.n	8008460 <__pow5mult+0x58>
 800844a:	4639      	mov	r1, r7
 800844c:	4622      	mov	r2, r4
 800844e:	4630      	mov	r0, r6
 8008450:	f7ff ff36 	bl	80082c0 <__multiply>
 8008454:	4680      	mov	r8, r0
 8008456:	4639      	mov	r1, r7
 8008458:	4630      	mov	r0, r6
 800845a:	f7ff fe7a 	bl	8008152 <_Bfree>
 800845e:	4647      	mov	r7, r8
 8008460:	106d      	asrs	r5, r5, #1
 8008462:	d00b      	beq.n	800847c <__pow5mult+0x74>
 8008464:	6820      	ldr	r0, [r4, #0]
 8008466:	b938      	cbnz	r0, 8008478 <__pow5mult+0x70>
 8008468:	4622      	mov	r2, r4
 800846a:	4621      	mov	r1, r4
 800846c:	4630      	mov	r0, r6
 800846e:	f7ff ff27 	bl	80082c0 <__multiply>
 8008472:	6020      	str	r0, [r4, #0]
 8008474:	f8c0 9000 	str.w	r9, [r0]
 8008478:	4604      	mov	r4, r0
 800847a:	e7e4      	b.n	8008446 <__pow5mult+0x3e>
 800847c:	4638      	mov	r0, r7
 800847e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008482:	bf00      	nop
 8008484:	0800a460 	.word	0x0800a460

08008488 <__lshift>:
 8008488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800848c:	460c      	mov	r4, r1
 800848e:	4607      	mov	r7, r0
 8008490:	4691      	mov	r9, r2
 8008492:	6923      	ldr	r3, [r4, #16]
 8008494:	6849      	ldr	r1, [r1, #4]
 8008496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800849a:	68a3      	ldr	r3, [r4, #8]
 800849c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084a0:	f108 0601 	add.w	r6, r8, #1
 80084a4:	42b3      	cmp	r3, r6
 80084a6:	db0b      	blt.n	80084c0 <__lshift+0x38>
 80084a8:	4638      	mov	r0, r7
 80084aa:	f7ff fe2d 	bl	8008108 <_Balloc>
 80084ae:	4605      	mov	r5, r0
 80084b0:	b948      	cbnz	r0, 80084c6 <__lshift+0x3e>
 80084b2:	4602      	mov	r2, r0
 80084b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084b8:	4b27      	ldr	r3, [pc, #156]	; (8008558 <__lshift+0xd0>)
 80084ba:	4828      	ldr	r0, [pc, #160]	; (800855c <__lshift+0xd4>)
 80084bc:	f001 f94c 	bl	8009758 <__assert_func>
 80084c0:	3101      	adds	r1, #1
 80084c2:	005b      	lsls	r3, r3, #1
 80084c4:	e7ee      	b.n	80084a4 <__lshift+0x1c>
 80084c6:	2300      	movs	r3, #0
 80084c8:	f100 0114 	add.w	r1, r0, #20
 80084cc:	f100 0210 	add.w	r2, r0, #16
 80084d0:	4618      	mov	r0, r3
 80084d2:	4553      	cmp	r3, sl
 80084d4:	db33      	blt.n	800853e <__lshift+0xb6>
 80084d6:	6920      	ldr	r0, [r4, #16]
 80084d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084dc:	f104 0314 	add.w	r3, r4, #20
 80084e0:	f019 091f 	ands.w	r9, r9, #31
 80084e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084ec:	d02b      	beq.n	8008546 <__lshift+0xbe>
 80084ee:	468a      	mov	sl, r1
 80084f0:	2200      	movs	r2, #0
 80084f2:	f1c9 0e20 	rsb	lr, r9, #32
 80084f6:	6818      	ldr	r0, [r3, #0]
 80084f8:	fa00 f009 	lsl.w	r0, r0, r9
 80084fc:	4302      	orrs	r2, r0
 80084fe:	f84a 2b04 	str.w	r2, [sl], #4
 8008502:	f853 2b04 	ldr.w	r2, [r3], #4
 8008506:	459c      	cmp	ip, r3
 8008508:	fa22 f20e 	lsr.w	r2, r2, lr
 800850c:	d8f3      	bhi.n	80084f6 <__lshift+0x6e>
 800850e:	ebac 0304 	sub.w	r3, ip, r4
 8008512:	3b15      	subs	r3, #21
 8008514:	f023 0303 	bic.w	r3, r3, #3
 8008518:	3304      	adds	r3, #4
 800851a:	f104 0015 	add.w	r0, r4, #21
 800851e:	4584      	cmp	ip, r0
 8008520:	bf38      	it	cc
 8008522:	2304      	movcc	r3, #4
 8008524:	50ca      	str	r2, [r1, r3]
 8008526:	b10a      	cbz	r2, 800852c <__lshift+0xa4>
 8008528:	f108 0602 	add.w	r6, r8, #2
 800852c:	3e01      	subs	r6, #1
 800852e:	4638      	mov	r0, r7
 8008530:	4621      	mov	r1, r4
 8008532:	612e      	str	r6, [r5, #16]
 8008534:	f7ff fe0d 	bl	8008152 <_Bfree>
 8008538:	4628      	mov	r0, r5
 800853a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800853e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008542:	3301      	adds	r3, #1
 8008544:	e7c5      	b.n	80084d2 <__lshift+0x4a>
 8008546:	3904      	subs	r1, #4
 8008548:	f853 2b04 	ldr.w	r2, [r3], #4
 800854c:	459c      	cmp	ip, r3
 800854e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008552:	d8f9      	bhi.n	8008548 <__lshift+0xc0>
 8008554:	e7ea      	b.n	800852c <__lshift+0xa4>
 8008556:	bf00      	nop
 8008558:	0800a299 	.word	0x0800a299
 800855c:	0800a309 	.word	0x0800a309

08008560 <__mcmp>:
 8008560:	4603      	mov	r3, r0
 8008562:	690a      	ldr	r2, [r1, #16]
 8008564:	6900      	ldr	r0, [r0, #16]
 8008566:	b530      	push	{r4, r5, lr}
 8008568:	1a80      	subs	r0, r0, r2
 800856a:	d10d      	bne.n	8008588 <__mcmp+0x28>
 800856c:	3314      	adds	r3, #20
 800856e:	3114      	adds	r1, #20
 8008570:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008574:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008578:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800857c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008580:	4295      	cmp	r5, r2
 8008582:	d002      	beq.n	800858a <__mcmp+0x2a>
 8008584:	d304      	bcc.n	8008590 <__mcmp+0x30>
 8008586:	2001      	movs	r0, #1
 8008588:	bd30      	pop	{r4, r5, pc}
 800858a:	42a3      	cmp	r3, r4
 800858c:	d3f4      	bcc.n	8008578 <__mcmp+0x18>
 800858e:	e7fb      	b.n	8008588 <__mcmp+0x28>
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	e7f8      	b.n	8008588 <__mcmp+0x28>
	...

08008598 <__mdiff>:
 8008598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	460c      	mov	r4, r1
 800859e:	4606      	mov	r6, r0
 80085a0:	4611      	mov	r1, r2
 80085a2:	4620      	mov	r0, r4
 80085a4:	4692      	mov	sl, r2
 80085a6:	f7ff ffdb 	bl	8008560 <__mcmp>
 80085aa:	1e05      	subs	r5, r0, #0
 80085ac:	d111      	bne.n	80085d2 <__mdiff+0x3a>
 80085ae:	4629      	mov	r1, r5
 80085b0:	4630      	mov	r0, r6
 80085b2:	f7ff fda9 	bl	8008108 <_Balloc>
 80085b6:	4602      	mov	r2, r0
 80085b8:	b928      	cbnz	r0, 80085c6 <__mdiff+0x2e>
 80085ba:	f240 2132 	movw	r1, #562	; 0x232
 80085be:	4b3c      	ldr	r3, [pc, #240]	; (80086b0 <__mdiff+0x118>)
 80085c0:	483c      	ldr	r0, [pc, #240]	; (80086b4 <__mdiff+0x11c>)
 80085c2:	f001 f8c9 	bl	8009758 <__assert_func>
 80085c6:	2301      	movs	r3, #1
 80085c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085cc:	4610      	mov	r0, r2
 80085ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d2:	bfa4      	itt	ge
 80085d4:	4653      	movge	r3, sl
 80085d6:	46a2      	movge	sl, r4
 80085d8:	4630      	mov	r0, r6
 80085da:	f8da 1004 	ldr.w	r1, [sl, #4]
 80085de:	bfa6      	itte	ge
 80085e0:	461c      	movge	r4, r3
 80085e2:	2500      	movge	r5, #0
 80085e4:	2501      	movlt	r5, #1
 80085e6:	f7ff fd8f 	bl	8008108 <_Balloc>
 80085ea:	4602      	mov	r2, r0
 80085ec:	b918      	cbnz	r0, 80085f6 <__mdiff+0x5e>
 80085ee:	f44f 7110 	mov.w	r1, #576	; 0x240
 80085f2:	4b2f      	ldr	r3, [pc, #188]	; (80086b0 <__mdiff+0x118>)
 80085f4:	e7e4      	b.n	80085c0 <__mdiff+0x28>
 80085f6:	f100 0814 	add.w	r8, r0, #20
 80085fa:	f8da 7010 	ldr.w	r7, [sl, #16]
 80085fe:	60c5      	str	r5, [r0, #12]
 8008600:	f04f 0c00 	mov.w	ip, #0
 8008604:	f10a 0514 	add.w	r5, sl, #20
 8008608:	f10a 0010 	add.w	r0, sl, #16
 800860c:	46c2      	mov	sl, r8
 800860e:	6926      	ldr	r6, [r4, #16]
 8008610:	f104 0914 	add.w	r9, r4, #20
 8008614:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008618:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800861c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008620:	f859 3b04 	ldr.w	r3, [r9], #4
 8008624:	fa1f f18b 	uxth.w	r1, fp
 8008628:	4461      	add	r1, ip
 800862a:	fa1f fc83 	uxth.w	ip, r3
 800862e:	0c1b      	lsrs	r3, r3, #16
 8008630:	eba1 010c 	sub.w	r1, r1, ip
 8008634:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008638:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800863c:	b289      	uxth	r1, r1
 800863e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008642:	454e      	cmp	r6, r9
 8008644:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008648:	f84a 3b04 	str.w	r3, [sl], #4
 800864c:	d8e6      	bhi.n	800861c <__mdiff+0x84>
 800864e:	1b33      	subs	r3, r6, r4
 8008650:	3b15      	subs	r3, #21
 8008652:	f023 0303 	bic.w	r3, r3, #3
 8008656:	3415      	adds	r4, #21
 8008658:	3304      	adds	r3, #4
 800865a:	42a6      	cmp	r6, r4
 800865c:	bf38      	it	cc
 800865e:	2304      	movcc	r3, #4
 8008660:	441d      	add	r5, r3
 8008662:	4443      	add	r3, r8
 8008664:	461e      	mov	r6, r3
 8008666:	462c      	mov	r4, r5
 8008668:	4574      	cmp	r4, lr
 800866a:	d30e      	bcc.n	800868a <__mdiff+0xf2>
 800866c:	f10e 0103 	add.w	r1, lr, #3
 8008670:	1b49      	subs	r1, r1, r5
 8008672:	f021 0103 	bic.w	r1, r1, #3
 8008676:	3d03      	subs	r5, #3
 8008678:	45ae      	cmp	lr, r5
 800867a:	bf38      	it	cc
 800867c:	2100      	movcc	r1, #0
 800867e:	4419      	add	r1, r3
 8008680:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008684:	b18b      	cbz	r3, 80086aa <__mdiff+0x112>
 8008686:	6117      	str	r7, [r2, #16]
 8008688:	e7a0      	b.n	80085cc <__mdiff+0x34>
 800868a:	f854 8b04 	ldr.w	r8, [r4], #4
 800868e:	fa1f f188 	uxth.w	r1, r8
 8008692:	4461      	add	r1, ip
 8008694:	1408      	asrs	r0, r1, #16
 8008696:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800869a:	b289      	uxth	r1, r1
 800869c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80086a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086a4:	f846 1b04 	str.w	r1, [r6], #4
 80086a8:	e7de      	b.n	8008668 <__mdiff+0xd0>
 80086aa:	3f01      	subs	r7, #1
 80086ac:	e7e8      	b.n	8008680 <__mdiff+0xe8>
 80086ae:	bf00      	nop
 80086b0:	0800a299 	.word	0x0800a299
 80086b4:	0800a309 	.word	0x0800a309

080086b8 <__d2b>:
 80086b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80086bc:	2101      	movs	r1, #1
 80086be:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80086c2:	4690      	mov	r8, r2
 80086c4:	461d      	mov	r5, r3
 80086c6:	f7ff fd1f 	bl	8008108 <_Balloc>
 80086ca:	4604      	mov	r4, r0
 80086cc:	b930      	cbnz	r0, 80086dc <__d2b+0x24>
 80086ce:	4602      	mov	r2, r0
 80086d0:	f240 310a 	movw	r1, #778	; 0x30a
 80086d4:	4b24      	ldr	r3, [pc, #144]	; (8008768 <__d2b+0xb0>)
 80086d6:	4825      	ldr	r0, [pc, #148]	; (800876c <__d2b+0xb4>)
 80086d8:	f001 f83e 	bl	8009758 <__assert_func>
 80086dc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80086e0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80086e4:	bb2d      	cbnz	r5, 8008732 <__d2b+0x7a>
 80086e6:	9301      	str	r3, [sp, #4]
 80086e8:	f1b8 0300 	subs.w	r3, r8, #0
 80086ec:	d026      	beq.n	800873c <__d2b+0x84>
 80086ee:	4668      	mov	r0, sp
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	f7ff fda1 	bl	8008238 <__lo0bits>
 80086f6:	9900      	ldr	r1, [sp, #0]
 80086f8:	b1f0      	cbz	r0, 8008738 <__d2b+0x80>
 80086fa:	9a01      	ldr	r2, [sp, #4]
 80086fc:	f1c0 0320 	rsb	r3, r0, #32
 8008700:	fa02 f303 	lsl.w	r3, r2, r3
 8008704:	430b      	orrs	r3, r1
 8008706:	40c2      	lsrs	r2, r0
 8008708:	6163      	str	r3, [r4, #20]
 800870a:	9201      	str	r2, [sp, #4]
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	2b00      	cmp	r3, #0
 8008710:	bf14      	ite	ne
 8008712:	2102      	movne	r1, #2
 8008714:	2101      	moveq	r1, #1
 8008716:	61a3      	str	r3, [r4, #24]
 8008718:	6121      	str	r1, [r4, #16]
 800871a:	b1c5      	cbz	r5, 800874e <__d2b+0x96>
 800871c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008720:	4405      	add	r5, r0
 8008722:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008726:	603d      	str	r5, [r7, #0]
 8008728:	6030      	str	r0, [r6, #0]
 800872a:	4620      	mov	r0, r4
 800872c:	b002      	add	sp, #8
 800872e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008736:	e7d6      	b.n	80086e6 <__d2b+0x2e>
 8008738:	6161      	str	r1, [r4, #20]
 800873a:	e7e7      	b.n	800870c <__d2b+0x54>
 800873c:	a801      	add	r0, sp, #4
 800873e:	f7ff fd7b 	bl	8008238 <__lo0bits>
 8008742:	2101      	movs	r1, #1
 8008744:	9b01      	ldr	r3, [sp, #4]
 8008746:	6121      	str	r1, [r4, #16]
 8008748:	6163      	str	r3, [r4, #20]
 800874a:	3020      	adds	r0, #32
 800874c:	e7e5      	b.n	800871a <__d2b+0x62>
 800874e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008752:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008756:	6038      	str	r0, [r7, #0]
 8008758:	6918      	ldr	r0, [r3, #16]
 800875a:	f7ff fd4d 	bl	80081f8 <__hi0bits>
 800875e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008762:	6031      	str	r1, [r6, #0]
 8008764:	e7e1      	b.n	800872a <__d2b+0x72>
 8008766:	bf00      	nop
 8008768:	0800a299 	.word	0x0800a299
 800876c:	0800a309 	.word	0x0800a309

08008770 <_realloc_r>:
 8008770:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008774:	460c      	mov	r4, r1
 8008776:	4681      	mov	r9, r0
 8008778:	4611      	mov	r1, r2
 800877a:	b924      	cbnz	r4, 8008786 <_realloc_r+0x16>
 800877c:	b003      	add	sp, #12
 800877e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008782:	f7fb ba11 	b.w	8003ba8 <_malloc_r>
 8008786:	9201      	str	r2, [sp, #4]
 8008788:	f7fb fc58 	bl	800403c <__malloc_lock>
 800878c:	9901      	ldr	r1, [sp, #4]
 800878e:	f101 080b 	add.w	r8, r1, #11
 8008792:	f1b8 0f16 	cmp.w	r8, #22
 8008796:	d90b      	bls.n	80087b0 <_realloc_r+0x40>
 8008798:	f038 0807 	bics.w	r8, r8, #7
 800879c:	d50a      	bpl.n	80087b4 <_realloc_r+0x44>
 800879e:	230c      	movs	r3, #12
 80087a0:	f04f 0b00 	mov.w	fp, #0
 80087a4:	f8c9 3000 	str.w	r3, [r9]
 80087a8:	4658      	mov	r0, fp
 80087aa:	b003      	add	sp, #12
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b0:	f04f 0810 	mov.w	r8, #16
 80087b4:	4588      	cmp	r8, r1
 80087b6:	d3f2      	bcc.n	800879e <_realloc_r+0x2e>
 80087b8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80087bc:	f1a4 0a08 	sub.w	sl, r4, #8
 80087c0:	f025 0603 	bic.w	r6, r5, #3
 80087c4:	45b0      	cmp	r8, r6
 80087c6:	f340 8173 	ble.w	8008ab0 <_realloc_r+0x340>
 80087ca:	48aa      	ldr	r0, [pc, #680]	; (8008a74 <_realloc_r+0x304>)
 80087cc:	eb0a 0306 	add.w	r3, sl, r6
 80087d0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	459c      	cmp	ip, r3
 80087d8:	9001      	str	r0, [sp, #4]
 80087da:	d005      	beq.n	80087e8 <_realloc_r+0x78>
 80087dc:	f022 0001 	bic.w	r0, r2, #1
 80087e0:	4418      	add	r0, r3
 80087e2:	6840      	ldr	r0, [r0, #4]
 80087e4:	07c7      	lsls	r7, r0, #31
 80087e6:	d427      	bmi.n	8008838 <_realloc_r+0xc8>
 80087e8:	f022 0203 	bic.w	r2, r2, #3
 80087ec:	459c      	cmp	ip, r3
 80087ee:	eb06 0702 	add.w	r7, r6, r2
 80087f2:	d119      	bne.n	8008828 <_realloc_r+0xb8>
 80087f4:	f108 0010 	add.w	r0, r8, #16
 80087f8:	42b8      	cmp	r0, r7
 80087fa:	dc1f      	bgt.n	800883c <_realloc_r+0xcc>
 80087fc:	9a01      	ldr	r2, [sp, #4]
 80087fe:	eba7 0708 	sub.w	r7, r7, r8
 8008802:	eb0a 0308 	add.w	r3, sl, r8
 8008806:	f047 0701 	orr.w	r7, r7, #1
 800880a:	6093      	str	r3, [r2, #8]
 800880c:	605f      	str	r7, [r3, #4]
 800880e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008812:	4648      	mov	r0, r9
 8008814:	f003 0301 	and.w	r3, r3, #1
 8008818:	ea43 0308 	orr.w	r3, r3, r8
 800881c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008820:	f7fb fc12 	bl	8004048 <__malloc_unlock>
 8008824:	46a3      	mov	fp, r4
 8008826:	e7bf      	b.n	80087a8 <_realloc_r+0x38>
 8008828:	45b8      	cmp	r8, r7
 800882a:	dc07      	bgt.n	800883c <_realloc_r+0xcc>
 800882c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008830:	60da      	str	r2, [r3, #12]
 8008832:	6093      	str	r3, [r2, #8]
 8008834:	4655      	mov	r5, sl
 8008836:	e080      	b.n	800893a <_realloc_r+0x1ca>
 8008838:	2200      	movs	r2, #0
 800883a:	4613      	mov	r3, r2
 800883c:	07e8      	lsls	r0, r5, #31
 800883e:	f100 80e8 	bmi.w	8008a12 <_realloc_r+0x2a2>
 8008842:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008846:	ebaa 0505 	sub.w	r5, sl, r5
 800884a:	6868      	ldr	r0, [r5, #4]
 800884c:	f020 0003 	bic.w	r0, r0, #3
 8008850:	eb00 0b06 	add.w	fp, r0, r6
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 80a7 	beq.w	80089a8 <_realloc_r+0x238>
 800885a:	459c      	cmp	ip, r3
 800885c:	eb02 070b 	add.w	r7, r2, fp
 8008860:	d14b      	bne.n	80088fa <_realloc_r+0x18a>
 8008862:	f108 0310 	add.w	r3, r8, #16
 8008866:	42bb      	cmp	r3, r7
 8008868:	f300 809e 	bgt.w	80089a8 <_realloc_r+0x238>
 800886c:	46ab      	mov	fp, r5
 800886e:	68eb      	ldr	r3, [r5, #12]
 8008870:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8008874:	60d3      	str	r3, [r2, #12]
 8008876:	609a      	str	r2, [r3, #8]
 8008878:	1f32      	subs	r2, r6, #4
 800887a:	2a24      	cmp	r2, #36	; 0x24
 800887c:	d838      	bhi.n	80088f0 <_realloc_r+0x180>
 800887e:	2a13      	cmp	r2, #19
 8008880:	d934      	bls.n	80088ec <_realloc_r+0x17c>
 8008882:	6823      	ldr	r3, [r4, #0]
 8008884:	2a1b      	cmp	r2, #27
 8008886:	60ab      	str	r3, [r5, #8]
 8008888:	6863      	ldr	r3, [r4, #4]
 800888a:	60eb      	str	r3, [r5, #12]
 800888c:	d81b      	bhi.n	80088c6 <_realloc_r+0x156>
 800888e:	3408      	adds	r4, #8
 8008890:	f105 0310 	add.w	r3, r5, #16
 8008894:	6822      	ldr	r2, [r4, #0]
 8008896:	601a      	str	r2, [r3, #0]
 8008898:	6862      	ldr	r2, [r4, #4]
 800889a:	605a      	str	r2, [r3, #4]
 800889c:	68a2      	ldr	r2, [r4, #8]
 800889e:	609a      	str	r2, [r3, #8]
 80088a0:	9a01      	ldr	r2, [sp, #4]
 80088a2:	eba7 0708 	sub.w	r7, r7, r8
 80088a6:	eb05 0308 	add.w	r3, r5, r8
 80088aa:	f047 0701 	orr.w	r7, r7, #1
 80088ae:	6093      	str	r3, [r2, #8]
 80088b0:	605f      	str	r7, [r3, #4]
 80088b2:	686b      	ldr	r3, [r5, #4]
 80088b4:	f003 0301 	and.w	r3, r3, #1
 80088b8:	ea43 0308 	orr.w	r3, r3, r8
 80088bc:	606b      	str	r3, [r5, #4]
 80088be:	4648      	mov	r0, r9
 80088c0:	f7fb fbc2 	bl	8004048 <__malloc_unlock>
 80088c4:	e770      	b.n	80087a8 <_realloc_r+0x38>
 80088c6:	68a3      	ldr	r3, [r4, #8]
 80088c8:	2a24      	cmp	r2, #36	; 0x24
 80088ca:	612b      	str	r3, [r5, #16]
 80088cc:	68e3      	ldr	r3, [r4, #12]
 80088ce:	bf18      	it	ne
 80088d0:	3410      	addne	r4, #16
 80088d2:	616b      	str	r3, [r5, #20]
 80088d4:	bf09      	itett	eq
 80088d6:	6923      	ldreq	r3, [r4, #16]
 80088d8:	f105 0318 	addne.w	r3, r5, #24
 80088dc:	61ab      	streq	r3, [r5, #24]
 80088de:	6962      	ldreq	r2, [r4, #20]
 80088e0:	bf02      	ittt	eq
 80088e2:	f105 0320 	addeq.w	r3, r5, #32
 80088e6:	61ea      	streq	r2, [r5, #28]
 80088e8:	3418      	addeq	r4, #24
 80088ea:	e7d3      	b.n	8008894 <_realloc_r+0x124>
 80088ec:	465b      	mov	r3, fp
 80088ee:	e7d1      	b.n	8008894 <_realloc_r+0x124>
 80088f0:	4621      	mov	r1, r4
 80088f2:	4658      	mov	r0, fp
 80088f4:	f7ff fbee 	bl	80080d4 <memmove>
 80088f8:	e7d2      	b.n	80088a0 <_realloc_r+0x130>
 80088fa:	45b8      	cmp	r8, r7
 80088fc:	dc54      	bgt.n	80089a8 <_realloc_r+0x238>
 80088fe:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008902:	4628      	mov	r0, r5
 8008904:	60da      	str	r2, [r3, #12]
 8008906:	6093      	str	r3, [r2, #8]
 8008908:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800890c:	68eb      	ldr	r3, [r5, #12]
 800890e:	60d3      	str	r3, [r2, #12]
 8008910:	609a      	str	r2, [r3, #8]
 8008912:	1f32      	subs	r2, r6, #4
 8008914:	2a24      	cmp	r2, #36	; 0x24
 8008916:	d843      	bhi.n	80089a0 <_realloc_r+0x230>
 8008918:	2a13      	cmp	r2, #19
 800891a:	d908      	bls.n	800892e <_realloc_r+0x1be>
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	2a1b      	cmp	r2, #27
 8008920:	60ab      	str	r3, [r5, #8]
 8008922:	6863      	ldr	r3, [r4, #4]
 8008924:	60eb      	str	r3, [r5, #12]
 8008926:	d828      	bhi.n	800897a <_realloc_r+0x20a>
 8008928:	3408      	adds	r4, #8
 800892a:	f105 0010 	add.w	r0, r5, #16
 800892e:	6823      	ldr	r3, [r4, #0]
 8008930:	6003      	str	r3, [r0, #0]
 8008932:	6863      	ldr	r3, [r4, #4]
 8008934:	6043      	str	r3, [r0, #4]
 8008936:	68a3      	ldr	r3, [r4, #8]
 8008938:	6083      	str	r3, [r0, #8]
 800893a:	686a      	ldr	r2, [r5, #4]
 800893c:	eba7 0008 	sub.w	r0, r7, r8
 8008940:	280f      	cmp	r0, #15
 8008942:	f002 0201 	and.w	r2, r2, #1
 8008946:	eb05 0307 	add.w	r3, r5, r7
 800894a:	f240 80b3 	bls.w	8008ab4 <_realloc_r+0x344>
 800894e:	eb05 0108 	add.w	r1, r5, r8
 8008952:	ea48 0202 	orr.w	r2, r8, r2
 8008956:	f040 0001 	orr.w	r0, r0, #1
 800895a:	606a      	str	r2, [r5, #4]
 800895c:	6048      	str	r0, [r1, #4]
 800895e:	685a      	ldr	r2, [r3, #4]
 8008960:	4648      	mov	r0, r9
 8008962:	f042 0201 	orr.w	r2, r2, #1
 8008966:	605a      	str	r2, [r3, #4]
 8008968:	3108      	adds	r1, #8
 800896a:	f7ff f8f9 	bl	8007b60 <_free_r>
 800896e:	4648      	mov	r0, r9
 8008970:	f7fb fb6a 	bl	8004048 <__malloc_unlock>
 8008974:	f105 0b08 	add.w	fp, r5, #8
 8008978:	e716      	b.n	80087a8 <_realloc_r+0x38>
 800897a:	68a3      	ldr	r3, [r4, #8]
 800897c:	2a24      	cmp	r2, #36	; 0x24
 800897e:	612b      	str	r3, [r5, #16]
 8008980:	68e3      	ldr	r3, [r4, #12]
 8008982:	bf18      	it	ne
 8008984:	f105 0018 	addne.w	r0, r5, #24
 8008988:	616b      	str	r3, [r5, #20]
 800898a:	bf09      	itett	eq
 800898c:	6923      	ldreq	r3, [r4, #16]
 800898e:	3410      	addne	r4, #16
 8008990:	61ab      	streq	r3, [r5, #24]
 8008992:	6963      	ldreq	r3, [r4, #20]
 8008994:	bf02      	ittt	eq
 8008996:	f105 0020 	addeq.w	r0, r5, #32
 800899a:	61eb      	streq	r3, [r5, #28]
 800899c:	3418      	addeq	r4, #24
 800899e:	e7c6      	b.n	800892e <_realloc_r+0x1be>
 80089a0:	4621      	mov	r1, r4
 80089a2:	f7ff fb97 	bl	80080d4 <memmove>
 80089a6:	e7c8      	b.n	800893a <_realloc_r+0x1ca>
 80089a8:	45d8      	cmp	r8, fp
 80089aa:	dc32      	bgt.n	8008a12 <_realloc_r+0x2a2>
 80089ac:	4628      	mov	r0, r5
 80089ae:	68eb      	ldr	r3, [r5, #12]
 80089b0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80089b4:	60d3      	str	r3, [r2, #12]
 80089b6:	609a      	str	r2, [r3, #8]
 80089b8:	1f32      	subs	r2, r6, #4
 80089ba:	2a24      	cmp	r2, #36	; 0x24
 80089bc:	d825      	bhi.n	8008a0a <_realloc_r+0x29a>
 80089be:	2a13      	cmp	r2, #19
 80089c0:	d908      	bls.n	80089d4 <_realloc_r+0x264>
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	2a1b      	cmp	r2, #27
 80089c6:	60ab      	str	r3, [r5, #8]
 80089c8:	6863      	ldr	r3, [r4, #4]
 80089ca:	60eb      	str	r3, [r5, #12]
 80089cc:	d80a      	bhi.n	80089e4 <_realloc_r+0x274>
 80089ce:	3408      	adds	r4, #8
 80089d0:	f105 0010 	add.w	r0, r5, #16
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	6003      	str	r3, [r0, #0]
 80089d8:	6863      	ldr	r3, [r4, #4]
 80089da:	6043      	str	r3, [r0, #4]
 80089dc:	68a3      	ldr	r3, [r4, #8]
 80089de:	6083      	str	r3, [r0, #8]
 80089e0:	465f      	mov	r7, fp
 80089e2:	e7aa      	b.n	800893a <_realloc_r+0x1ca>
 80089e4:	68a3      	ldr	r3, [r4, #8]
 80089e6:	2a24      	cmp	r2, #36	; 0x24
 80089e8:	612b      	str	r3, [r5, #16]
 80089ea:	68e3      	ldr	r3, [r4, #12]
 80089ec:	bf18      	it	ne
 80089ee:	f105 0018 	addne.w	r0, r5, #24
 80089f2:	616b      	str	r3, [r5, #20]
 80089f4:	bf09      	itett	eq
 80089f6:	6923      	ldreq	r3, [r4, #16]
 80089f8:	3410      	addne	r4, #16
 80089fa:	61ab      	streq	r3, [r5, #24]
 80089fc:	6963      	ldreq	r3, [r4, #20]
 80089fe:	bf02      	ittt	eq
 8008a00:	f105 0020 	addeq.w	r0, r5, #32
 8008a04:	61eb      	streq	r3, [r5, #28]
 8008a06:	3418      	addeq	r4, #24
 8008a08:	e7e4      	b.n	80089d4 <_realloc_r+0x264>
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	f7ff fb62 	bl	80080d4 <memmove>
 8008a10:	e7e6      	b.n	80089e0 <_realloc_r+0x270>
 8008a12:	4648      	mov	r0, r9
 8008a14:	f7fb f8c8 	bl	8003ba8 <_malloc_r>
 8008a18:	4683      	mov	fp, r0
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	f43f af4f 	beq.w	80088be <_realloc_r+0x14e>
 8008a20:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008a24:	f1a0 0208 	sub.w	r2, r0, #8
 8008a28:	f023 0301 	bic.w	r3, r3, #1
 8008a2c:	4453      	add	r3, sl
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d105      	bne.n	8008a3e <_realloc_r+0x2ce>
 8008a32:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008a36:	f027 0703 	bic.w	r7, r7, #3
 8008a3a:	4437      	add	r7, r6
 8008a3c:	e6fa      	b.n	8008834 <_realloc_r+0xc4>
 8008a3e:	1f32      	subs	r2, r6, #4
 8008a40:	2a24      	cmp	r2, #36	; 0x24
 8008a42:	d831      	bhi.n	8008aa8 <_realloc_r+0x338>
 8008a44:	2a13      	cmp	r2, #19
 8008a46:	d92c      	bls.n	8008aa2 <_realloc_r+0x332>
 8008a48:	6823      	ldr	r3, [r4, #0]
 8008a4a:	2a1b      	cmp	r2, #27
 8008a4c:	6003      	str	r3, [r0, #0]
 8008a4e:	6863      	ldr	r3, [r4, #4]
 8008a50:	6043      	str	r3, [r0, #4]
 8008a52:	d811      	bhi.n	8008a78 <_realloc_r+0x308>
 8008a54:	f104 0208 	add.w	r2, r4, #8
 8008a58:	f100 0308 	add.w	r3, r0, #8
 8008a5c:	6811      	ldr	r1, [r2, #0]
 8008a5e:	6019      	str	r1, [r3, #0]
 8008a60:	6851      	ldr	r1, [r2, #4]
 8008a62:	6059      	str	r1, [r3, #4]
 8008a64:	6892      	ldr	r2, [r2, #8]
 8008a66:	609a      	str	r2, [r3, #8]
 8008a68:	4621      	mov	r1, r4
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f7ff f878 	bl	8007b60 <_free_r>
 8008a70:	e725      	b.n	80088be <_realloc_r+0x14e>
 8008a72:	bf00      	nop
 8008a74:	20000448 	.word	0x20000448
 8008a78:	68a3      	ldr	r3, [r4, #8]
 8008a7a:	2a24      	cmp	r2, #36	; 0x24
 8008a7c:	6083      	str	r3, [r0, #8]
 8008a7e:	68e3      	ldr	r3, [r4, #12]
 8008a80:	bf18      	it	ne
 8008a82:	f104 0210 	addne.w	r2, r4, #16
 8008a86:	60c3      	str	r3, [r0, #12]
 8008a88:	bf09      	itett	eq
 8008a8a:	6923      	ldreq	r3, [r4, #16]
 8008a8c:	f100 0310 	addne.w	r3, r0, #16
 8008a90:	6103      	streq	r3, [r0, #16]
 8008a92:	6961      	ldreq	r1, [r4, #20]
 8008a94:	bf02      	ittt	eq
 8008a96:	f104 0218 	addeq.w	r2, r4, #24
 8008a9a:	f100 0318 	addeq.w	r3, r0, #24
 8008a9e:	6141      	streq	r1, [r0, #20]
 8008aa0:	e7dc      	b.n	8008a5c <_realloc_r+0x2ec>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	4622      	mov	r2, r4
 8008aa6:	e7d9      	b.n	8008a5c <_realloc_r+0x2ec>
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	f7ff fb13 	bl	80080d4 <memmove>
 8008aae:	e7db      	b.n	8008a68 <_realloc_r+0x2f8>
 8008ab0:	4637      	mov	r7, r6
 8008ab2:	e6bf      	b.n	8008834 <_realloc_r+0xc4>
 8008ab4:	4317      	orrs	r7, r2
 8008ab6:	606f      	str	r7, [r5, #4]
 8008ab8:	685a      	ldr	r2, [r3, #4]
 8008aba:	f042 0201 	orr.w	r2, r2, #1
 8008abe:	605a      	str	r2, [r3, #4]
 8008ac0:	e755      	b.n	800896e <_realloc_r+0x1fe>
 8008ac2:	bf00      	nop

08008ac4 <frexp>:
 8008ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac6:	4617      	mov	r7, r2
 8008ac8:	2200      	movs	r2, #0
 8008aca:	603a      	str	r2, [r7, #0]
 8008acc:	4a14      	ldr	r2, [pc, #80]	; (8008b20 <frexp+0x5c>)
 8008ace:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008ad2:	4296      	cmp	r6, r2
 8008ad4:	4604      	mov	r4, r0
 8008ad6:	460d      	mov	r5, r1
 8008ad8:	460b      	mov	r3, r1
 8008ada:	dc1e      	bgt.n	8008b1a <frexp+0x56>
 8008adc:	4602      	mov	r2, r0
 8008ade:	4332      	orrs	r2, r6
 8008ae0:	d01b      	beq.n	8008b1a <frexp+0x56>
 8008ae2:	4a10      	ldr	r2, [pc, #64]	; (8008b24 <frexp+0x60>)
 8008ae4:	400a      	ands	r2, r1
 8008ae6:	b952      	cbnz	r2, 8008afe <frexp+0x3a>
 8008ae8:	2200      	movs	r2, #0
 8008aea:	4b0f      	ldr	r3, [pc, #60]	; (8008b28 <frexp+0x64>)
 8008aec:	f7f7 fcf4 	bl	80004d8 <__aeabi_dmul>
 8008af0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8008af4:	4604      	mov	r4, r0
 8008af6:	460b      	mov	r3, r1
 8008af8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008afc:	603a      	str	r2, [r7, #0]
 8008afe:	683a      	ldr	r2, [r7, #0]
 8008b00:	1536      	asrs	r6, r6, #20
 8008b02:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b06:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8008b0a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b0e:	4416      	add	r6, r2
 8008b10:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8008b14:	603e      	str	r6, [r7, #0]
 8008b16:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	4629      	mov	r1, r5
 8008b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b20:	7fefffff 	.word	0x7fefffff
 8008b24:	7ff00000 	.word	0x7ff00000
 8008b28:	43500000 	.word	0x43500000

08008b2c <__sread>:
 8008b2c:	b510      	push	{r4, lr}
 8008b2e:	460c      	mov	r4, r1
 8008b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b34:	f000 ff8c 	bl	8009a50 <_read_r>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	bfab      	itete	ge
 8008b3c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8008b3e:	89a3      	ldrhlt	r3, [r4, #12]
 8008b40:	181b      	addge	r3, r3, r0
 8008b42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b46:	bfac      	ite	ge
 8008b48:	6523      	strge	r3, [r4, #80]	; 0x50
 8008b4a:	81a3      	strhlt	r3, [r4, #12]
 8008b4c:	bd10      	pop	{r4, pc}

08008b4e <__swrite>:
 8008b4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b52:	461f      	mov	r7, r3
 8008b54:	898b      	ldrh	r3, [r1, #12]
 8008b56:	4605      	mov	r5, r0
 8008b58:	05db      	lsls	r3, r3, #23
 8008b5a:	460c      	mov	r4, r1
 8008b5c:	4616      	mov	r6, r2
 8008b5e:	d505      	bpl.n	8008b6c <__swrite+0x1e>
 8008b60:	2302      	movs	r3, #2
 8008b62:	2200      	movs	r2, #0
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	f000 ff4e 	bl	8009a08 <_lseek_r>
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	4632      	mov	r2, r6
 8008b70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b74:	81a3      	strh	r3, [r4, #12]
 8008b76:	4628      	mov	r0, r5
 8008b78:	463b      	mov	r3, r7
 8008b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b82:	f000 bd97 	b.w	80096b4 <_write_r>

08008b86 <__sseek>:
 8008b86:	b510      	push	{r4, lr}
 8008b88:	460c      	mov	r4, r1
 8008b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b8e:	f000 ff3b 	bl	8009a08 <_lseek_r>
 8008b92:	1c43      	adds	r3, r0, #1
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	bf15      	itete	ne
 8008b98:	6520      	strne	r0, [r4, #80]	; 0x50
 8008b9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ba2:	81a3      	strheq	r3, [r4, #12]
 8008ba4:	bf18      	it	ne
 8008ba6:	81a3      	strhne	r3, [r4, #12]
 8008ba8:	bd10      	pop	{r4, pc}

08008baa <__sclose>:
 8008baa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bae:	f000 be1f 	b.w	80097f0 <_close_r>

08008bb2 <strncpy>:
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	b510      	push	{r4, lr}
 8008bb6:	3901      	subs	r1, #1
 8008bb8:	b132      	cbz	r2, 8008bc8 <strncpy+0x16>
 8008bba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008bbe:	3a01      	subs	r2, #1
 8008bc0:	f803 4b01 	strb.w	r4, [r3], #1
 8008bc4:	2c00      	cmp	r4, #0
 8008bc6:	d1f7      	bne.n	8008bb8 <strncpy+0x6>
 8008bc8:	2100      	movs	r1, #0
 8008bca:	441a      	add	r2, r3
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d100      	bne.n	8008bd2 <strncpy+0x20>
 8008bd0:	bd10      	pop	{r4, pc}
 8008bd2:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd6:	e7f9      	b.n	8008bcc <strncpy+0x1a>

08008bd8 <__ssprint_r>:
 8008bd8:	6893      	ldr	r3, [r2, #8]
 8008bda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bde:	4680      	mov	r8, r0
 8008be0:	460c      	mov	r4, r1
 8008be2:	4617      	mov	r7, r2
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d061      	beq.n	8008cac <__ssprint_r+0xd4>
 8008be8:	2300      	movs	r3, #0
 8008bea:	469b      	mov	fp, r3
 8008bec:	f8d2 a000 	ldr.w	sl, [r2]
 8008bf0:	9301      	str	r3, [sp, #4]
 8008bf2:	f1bb 0f00 	cmp.w	fp, #0
 8008bf6:	d02b      	beq.n	8008c50 <__ssprint_r+0x78>
 8008bf8:	68a6      	ldr	r6, [r4, #8]
 8008bfa:	45b3      	cmp	fp, r6
 8008bfc:	d342      	bcc.n	8008c84 <__ssprint_r+0xac>
 8008bfe:	89a2      	ldrh	r2, [r4, #12]
 8008c00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c04:	d03e      	beq.n	8008c84 <__ssprint_r+0xac>
 8008c06:	6825      	ldr	r5, [r4, #0]
 8008c08:	6921      	ldr	r1, [r4, #16]
 8008c0a:	eba5 0901 	sub.w	r9, r5, r1
 8008c0e:	6965      	ldr	r5, [r4, #20]
 8008c10:	f109 0001 	add.w	r0, r9, #1
 8008c14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c1c:	106d      	asrs	r5, r5, #1
 8008c1e:	4458      	add	r0, fp
 8008c20:	4285      	cmp	r5, r0
 8008c22:	bf38      	it	cc
 8008c24:	4605      	movcc	r5, r0
 8008c26:	0553      	lsls	r3, r2, #21
 8008c28:	d545      	bpl.n	8008cb6 <__ssprint_r+0xde>
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	4640      	mov	r0, r8
 8008c2e:	f7fa ffbb 	bl	8003ba8 <_malloc_r>
 8008c32:	4606      	mov	r6, r0
 8008c34:	b9a0      	cbnz	r0, 8008c60 <__ssprint_r+0x88>
 8008c36:	230c      	movs	r3, #12
 8008c38:	f8c8 3000 	str.w	r3, [r8]
 8008c3c:	89a3      	ldrh	r3, [r4, #12]
 8008c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c46:	81a3      	strh	r3, [r4, #12]
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8008c4e:	e02f      	b.n	8008cb0 <__ssprint_r+0xd8>
 8008c50:	f8da 3000 	ldr.w	r3, [sl]
 8008c54:	f8da b004 	ldr.w	fp, [sl, #4]
 8008c58:	9301      	str	r3, [sp, #4]
 8008c5a:	f10a 0a08 	add.w	sl, sl, #8
 8008c5e:	e7c8      	b.n	8008bf2 <__ssprint_r+0x1a>
 8008c60:	464a      	mov	r2, r9
 8008c62:	6921      	ldr	r1, [r4, #16]
 8008c64:	f7ff fa28 	bl	80080b8 <memcpy>
 8008c68:	89a2      	ldrh	r2, [r4, #12]
 8008c6a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008c6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008c72:	81a2      	strh	r2, [r4, #12]
 8008c74:	6126      	str	r6, [r4, #16]
 8008c76:	444e      	add	r6, r9
 8008c78:	6026      	str	r6, [r4, #0]
 8008c7a:	465e      	mov	r6, fp
 8008c7c:	6165      	str	r5, [r4, #20]
 8008c7e:	eba5 0509 	sub.w	r5, r5, r9
 8008c82:	60a5      	str	r5, [r4, #8]
 8008c84:	455e      	cmp	r6, fp
 8008c86:	bf28      	it	cs
 8008c88:	465e      	movcs	r6, fp
 8008c8a:	9901      	ldr	r1, [sp, #4]
 8008c8c:	4632      	mov	r2, r6
 8008c8e:	6820      	ldr	r0, [r4, #0]
 8008c90:	f7ff fa20 	bl	80080d4 <memmove>
 8008c94:	68a2      	ldr	r2, [r4, #8]
 8008c96:	1b92      	subs	r2, r2, r6
 8008c98:	60a2      	str	r2, [r4, #8]
 8008c9a:	6822      	ldr	r2, [r4, #0]
 8008c9c:	4432      	add	r2, r6
 8008c9e:	6022      	str	r2, [r4, #0]
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	eba2 030b 	sub.w	r3, r2, fp
 8008ca6:	60bb      	str	r3, [r7, #8]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d1d1      	bne.n	8008c50 <__ssprint_r+0x78>
 8008cac:	2000      	movs	r0, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	b003      	add	sp, #12
 8008cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb6:	462a      	mov	r2, r5
 8008cb8:	4640      	mov	r0, r8
 8008cba:	f7ff fd59 	bl	8008770 <_realloc_r>
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	d1d7      	bne.n	8008c74 <__ssprint_r+0x9c>
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	6921      	ldr	r1, [r4, #16]
 8008cc8:	f7fe ff4a 	bl	8007b60 <_free_r>
 8008ccc:	e7b3      	b.n	8008c36 <__ssprint_r+0x5e>

08008cce <__sprint_r>:
 8008cce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd2:	6893      	ldr	r3, [r2, #8]
 8008cd4:	4680      	mov	r8, r0
 8008cd6:	460f      	mov	r7, r1
 8008cd8:	4614      	mov	r4, r2
 8008cda:	b91b      	cbnz	r3, 8008ce4 <__sprint_r+0x16>
 8008cdc:	4618      	mov	r0, r3
 8008cde:	6053      	str	r3, [r2, #4]
 8008ce0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008ce6:	049d      	lsls	r5, r3, #18
 8008ce8:	d520      	bpl.n	8008d2c <__sprint_r+0x5e>
 8008cea:	6815      	ldr	r5, [r2, #0]
 8008cec:	3508      	adds	r5, #8
 8008cee:	f04f 0900 	mov.w	r9, #0
 8008cf2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8008cf6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008cfa:	45ca      	cmp	sl, r9
 8008cfc:	dc0b      	bgt.n	8008d16 <__sprint_r+0x48>
 8008cfe:	68a0      	ldr	r0, [r4, #8]
 8008d00:	f026 0603 	bic.w	r6, r6, #3
 8008d04:	1b80      	subs	r0, r0, r6
 8008d06:	60a0      	str	r0, [r4, #8]
 8008d08:	3508      	adds	r5, #8
 8008d0a:	2800      	cmp	r0, #0
 8008d0c:	d1ef      	bne.n	8008cee <__sprint_r+0x20>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8008d14:	e7e4      	b.n	8008ce0 <__sprint_r+0x12>
 8008d16:	463a      	mov	r2, r7
 8008d18:	4640      	mov	r0, r8
 8008d1a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008d1e:	f000 fe22 	bl	8009966 <_fputwc_r>
 8008d22:	1c43      	adds	r3, r0, #1
 8008d24:	d0f3      	beq.n	8008d0e <__sprint_r+0x40>
 8008d26:	f109 0901 	add.w	r9, r9, #1
 8008d2a:	e7e6      	b.n	8008cfa <__sprint_r+0x2c>
 8008d2c:	f7fe ffd8 	bl	8007ce0 <__sfvwrite_r>
 8008d30:	e7ed      	b.n	8008d0e <__sprint_r+0x40>
	...

08008d34 <_vfiprintf_r>:
 8008d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d38:	b0bb      	sub	sp, #236	; 0xec
 8008d3a:	460f      	mov	r7, r1
 8008d3c:	461d      	mov	r5, r3
 8008d3e:	461c      	mov	r4, r3
 8008d40:	4681      	mov	r9, r0
 8008d42:	9202      	str	r2, [sp, #8]
 8008d44:	b118      	cbz	r0, 8008d4e <_vfiprintf_r+0x1a>
 8008d46:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d48:	b90b      	cbnz	r3, 8008d4e <_vfiprintf_r+0x1a>
 8008d4a:	f7fe fe79 	bl	8007a40 <__sinit>
 8008d4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d50:	07d8      	lsls	r0, r3, #31
 8008d52:	d405      	bmi.n	8008d60 <_vfiprintf_r+0x2c>
 8008d54:	89bb      	ldrh	r3, [r7, #12]
 8008d56:	0599      	lsls	r1, r3, #22
 8008d58:	d402      	bmi.n	8008d60 <_vfiprintf_r+0x2c>
 8008d5a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008d5c:	f7ff f930 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 8008d60:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d64:	049a      	lsls	r2, r3, #18
 8008d66:	d406      	bmi.n	8008d76 <_vfiprintf_r+0x42>
 8008d68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d6c:	81bb      	strh	r3, [r7, #12]
 8008d6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d74:	667b      	str	r3, [r7, #100]	; 0x64
 8008d76:	89bb      	ldrh	r3, [r7, #12]
 8008d78:	071e      	lsls	r6, r3, #28
 8008d7a:	d501      	bpl.n	8008d80 <_vfiprintf_r+0x4c>
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	b9ab      	cbnz	r3, 8008dac <_vfiprintf_r+0x78>
 8008d80:	4639      	mov	r1, r7
 8008d82:	4648      	mov	r0, r9
 8008d84:	f7fd feae 	bl	8006ae4 <__swsetup_r>
 8008d88:	b180      	cbz	r0, 8008dac <_vfiprintf_r+0x78>
 8008d8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d8c:	07d8      	lsls	r0, r3, #31
 8008d8e:	d506      	bpl.n	8008d9e <_vfiprintf_r+0x6a>
 8008d90:	f04f 33ff 	mov.w	r3, #4294967295
 8008d94:	9303      	str	r3, [sp, #12]
 8008d96:	9803      	ldr	r0, [sp, #12]
 8008d98:	b03b      	add	sp, #236	; 0xec
 8008d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d9e:	89bb      	ldrh	r3, [r7, #12]
 8008da0:	0599      	lsls	r1, r3, #22
 8008da2:	d4f5      	bmi.n	8008d90 <_vfiprintf_r+0x5c>
 8008da4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008da6:	f7ff f90c 	bl	8007fc2 <__retarget_lock_release_recursive>
 8008daa:	e7f1      	b.n	8008d90 <_vfiprintf_r+0x5c>
 8008dac:	89bb      	ldrh	r3, [r7, #12]
 8008dae:	f003 021a 	and.w	r2, r3, #26
 8008db2:	2a0a      	cmp	r2, #10
 8008db4:	d113      	bne.n	8008dde <_vfiprintf_r+0xaa>
 8008db6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008dba:	2a00      	cmp	r2, #0
 8008dbc:	db0f      	blt.n	8008dde <_vfiprintf_r+0xaa>
 8008dbe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008dc0:	07d2      	lsls	r2, r2, #31
 8008dc2:	d404      	bmi.n	8008dce <_vfiprintf_r+0x9a>
 8008dc4:	059e      	lsls	r6, r3, #22
 8008dc6:	d402      	bmi.n	8008dce <_vfiprintf_r+0x9a>
 8008dc8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008dca:	f7ff f8fa 	bl	8007fc2 <__retarget_lock_release_recursive>
 8008dce:	462b      	mov	r3, r5
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	4648      	mov	r0, r9
 8008dd4:	9a02      	ldr	r2, [sp, #8]
 8008dd6:	f000 fc2d 	bl	8009634 <__sbprintf>
 8008dda:	9003      	str	r0, [sp, #12]
 8008ddc:	e7db      	b.n	8008d96 <_vfiprintf_r+0x62>
 8008dde:	2300      	movs	r3, #0
 8008de0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8008de4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8008de8:	ae11      	add	r6, sp, #68	; 0x44
 8008dea:	960e      	str	r6, [sp, #56]	; 0x38
 8008dec:	9308      	str	r3, [sp, #32]
 8008dee:	930a      	str	r3, [sp, #40]	; 0x28
 8008df0:	9303      	str	r3, [sp, #12]
 8008df2:	9b02      	ldr	r3, [sp, #8]
 8008df4:	461d      	mov	r5, r3
 8008df6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dfa:	b10a      	cbz	r2, 8008e00 <_vfiprintf_r+0xcc>
 8008dfc:	2a25      	cmp	r2, #37	; 0x25
 8008dfe:	d1f9      	bne.n	8008df4 <_vfiprintf_r+0xc0>
 8008e00:	9b02      	ldr	r3, [sp, #8]
 8008e02:	ebb5 0803 	subs.w	r8, r5, r3
 8008e06:	d00d      	beq.n	8008e24 <_vfiprintf_r+0xf0>
 8008e08:	e9c6 3800 	strd	r3, r8, [r6]
 8008e0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e0e:	4443      	add	r3, r8
 8008e10:	9310      	str	r3, [sp, #64]	; 0x40
 8008e12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e14:	3301      	adds	r3, #1
 8008e16:	2b07      	cmp	r3, #7
 8008e18:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e1a:	dc75      	bgt.n	8008f08 <_vfiprintf_r+0x1d4>
 8008e1c:	3608      	adds	r6, #8
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	4443      	add	r3, r8
 8008e22:	9303      	str	r3, [sp, #12]
 8008e24:	782b      	ldrb	r3, [r5, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f000 83c6 	beq.w	80095b8 <_vfiprintf_r+0x884>
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	f04f 31ff 	mov.w	r1, #4294967295
 8008e32:	469a      	mov	sl, r3
 8008e34:	1c6a      	adds	r2, r5, #1
 8008e36:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008e3a:	9101      	str	r1, [sp, #4]
 8008e3c:	9304      	str	r3, [sp, #16]
 8008e3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008e42:	9202      	str	r2, [sp, #8]
 8008e44:	f1a3 0220 	sub.w	r2, r3, #32
 8008e48:	2a5a      	cmp	r2, #90	; 0x5a
 8008e4a:	f200 830e 	bhi.w	800946a <_vfiprintf_r+0x736>
 8008e4e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008e52:	0098      	.short	0x0098
 8008e54:	030c030c 	.word	0x030c030c
 8008e58:	030c00a0 	.word	0x030c00a0
 8008e5c:	030c030c 	.word	0x030c030c
 8008e60:	030c0080 	.word	0x030c0080
 8008e64:	00a3030c 	.word	0x00a3030c
 8008e68:	030c00ad 	.word	0x030c00ad
 8008e6c:	00af00aa 	.word	0x00af00aa
 8008e70:	00ca030c 	.word	0x00ca030c
 8008e74:	00cd00cd 	.word	0x00cd00cd
 8008e78:	00cd00cd 	.word	0x00cd00cd
 8008e7c:	00cd00cd 	.word	0x00cd00cd
 8008e80:	00cd00cd 	.word	0x00cd00cd
 8008e84:	030c00cd 	.word	0x030c00cd
 8008e88:	030c030c 	.word	0x030c030c
 8008e8c:	030c030c 	.word	0x030c030c
 8008e90:	030c030c 	.word	0x030c030c
 8008e94:	030c030c 	.word	0x030c030c
 8008e98:	010500f7 	.word	0x010500f7
 8008e9c:	030c030c 	.word	0x030c030c
 8008ea0:	030c030c 	.word	0x030c030c
 8008ea4:	030c030c 	.word	0x030c030c
 8008ea8:	030c030c 	.word	0x030c030c
 8008eac:	030c030c 	.word	0x030c030c
 8008eb0:	030c014b 	.word	0x030c014b
 8008eb4:	030c030c 	.word	0x030c030c
 8008eb8:	030c0191 	.word	0x030c0191
 8008ebc:	030c026f 	.word	0x030c026f
 8008ec0:	028d030c 	.word	0x028d030c
 8008ec4:	030c030c 	.word	0x030c030c
 8008ec8:	030c030c 	.word	0x030c030c
 8008ecc:	030c030c 	.word	0x030c030c
 8008ed0:	030c030c 	.word	0x030c030c
 8008ed4:	030c030c 	.word	0x030c030c
 8008ed8:	010700f7 	.word	0x010700f7
 8008edc:	030c030c 	.word	0x030c030c
 8008ee0:	00dd030c 	.word	0x00dd030c
 8008ee4:	00f10107 	.word	0x00f10107
 8008ee8:	00ea030c 	.word	0x00ea030c
 8008eec:	012e030c 	.word	0x012e030c
 8008ef0:	0180014d 	.word	0x0180014d
 8008ef4:	030c00f1 	.word	0x030c00f1
 8008ef8:	00960191 	.word	0x00960191
 8008efc:	030c0271 	.word	0x030c0271
 8008f00:	0065030c 	.word	0x0065030c
 8008f04:	0096030c 	.word	0x0096030c
 8008f08:	4639      	mov	r1, r7
 8008f0a:	4648      	mov	r0, r9
 8008f0c:	aa0e      	add	r2, sp, #56	; 0x38
 8008f0e:	f7ff fede 	bl	8008cce <__sprint_r>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	f040 832f 	bne.w	8009576 <_vfiprintf_r+0x842>
 8008f18:	ae11      	add	r6, sp, #68	; 0x44
 8008f1a:	e780      	b.n	8008e1e <_vfiprintf_r+0xea>
 8008f1c:	4a94      	ldr	r2, [pc, #592]	; (8009170 <_vfiprintf_r+0x43c>)
 8008f1e:	f01a 0f20 	tst.w	sl, #32
 8008f22:	9206      	str	r2, [sp, #24]
 8008f24:	f000 8224 	beq.w	8009370 <_vfiprintf_r+0x63c>
 8008f28:	3407      	adds	r4, #7
 8008f2a:	f024 0b07 	bic.w	fp, r4, #7
 8008f2e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8008f32:	f01a 0f01 	tst.w	sl, #1
 8008f36:	d009      	beq.n	8008f4c <_vfiprintf_r+0x218>
 8008f38:	ea54 0205 	orrs.w	r2, r4, r5
 8008f3c:	bf1f      	itttt	ne
 8008f3e:	2230      	movne	r2, #48	; 0x30
 8008f40:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8008f44:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8008f48:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f4c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008f50:	e10b      	b.n	800916a <_vfiprintf_r+0x436>
 8008f52:	4648      	mov	r0, r9
 8008f54:	f7ff f82e 	bl	8007fb4 <_localeconv_r>
 8008f58:	6843      	ldr	r3, [r0, #4]
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	930a      	str	r3, [sp, #40]	; 0x28
 8008f5e:	f7f7 f8f7 	bl	8000150 <strlen>
 8008f62:	9008      	str	r0, [sp, #32]
 8008f64:	4648      	mov	r0, r9
 8008f66:	f7ff f825 	bl	8007fb4 <_localeconv_r>
 8008f6a:	6883      	ldr	r3, [r0, #8]
 8008f6c:	9307      	str	r3, [sp, #28]
 8008f6e:	9b08      	ldr	r3, [sp, #32]
 8008f70:	b12b      	cbz	r3, 8008f7e <_vfiprintf_r+0x24a>
 8008f72:	9b07      	ldr	r3, [sp, #28]
 8008f74:	b11b      	cbz	r3, 8008f7e <_vfiprintf_r+0x24a>
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	b10b      	cbz	r3, 8008f7e <_vfiprintf_r+0x24a>
 8008f7a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008f7e:	9a02      	ldr	r2, [sp, #8]
 8008f80:	e75d      	b.n	8008e3e <_vfiprintf_r+0x10a>
 8008f82:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1f9      	bne.n	8008f7e <_vfiprintf_r+0x24a>
 8008f8a:	2320      	movs	r3, #32
 8008f8c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008f90:	e7f5      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8008f92:	f04a 0a01 	orr.w	sl, sl, #1
 8008f96:	e7f2      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8008f98:	f854 3b04 	ldr.w	r3, [r4], #4
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	9304      	str	r3, [sp, #16]
 8008fa0:	daed      	bge.n	8008f7e <_vfiprintf_r+0x24a>
 8008fa2:	425b      	negs	r3, r3
 8008fa4:	9304      	str	r3, [sp, #16]
 8008fa6:	f04a 0a04 	orr.w	sl, sl, #4
 8008faa:	e7e8      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8008fac:	232b      	movs	r3, #43	; 0x2b
 8008fae:	e7ed      	b.n	8008f8c <_vfiprintf_r+0x258>
 8008fb0:	9a02      	ldr	r2, [sp, #8]
 8008fb2:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008fb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb8:	d112      	bne.n	8008fe0 <_vfiprintf_r+0x2ac>
 8008fba:	f854 0b04 	ldr.w	r0, [r4], #4
 8008fbe:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8008fc2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008fc6:	e7da      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8008fc8:	200a      	movs	r0, #10
 8008fca:	9b01      	ldr	r3, [sp, #4]
 8008fcc:	fb00 1303 	mla	r3, r0, r3, r1
 8008fd0:	9301      	str	r3, [sp, #4]
 8008fd2:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008fd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008fda:	2909      	cmp	r1, #9
 8008fdc:	d9f4      	bls.n	8008fc8 <_vfiprintf_r+0x294>
 8008fde:	e730      	b.n	8008e42 <_vfiprintf_r+0x10e>
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	9101      	str	r1, [sp, #4]
 8008fe4:	e7f7      	b.n	8008fd6 <_vfiprintf_r+0x2a2>
 8008fe6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008fea:	e7c8      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8008fec:	2100      	movs	r1, #0
 8008fee:	9a02      	ldr	r2, [sp, #8]
 8008ff0:	9104      	str	r1, [sp, #16]
 8008ff2:	200a      	movs	r0, #10
 8008ff4:	9904      	ldr	r1, [sp, #16]
 8008ff6:	3b30      	subs	r3, #48	; 0x30
 8008ff8:	fb00 3301 	mla	r3, r0, r1, r3
 8008ffc:	9304      	str	r3, [sp, #16]
 8008ffe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009002:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009006:	2909      	cmp	r1, #9
 8009008:	d9f3      	bls.n	8008ff2 <_vfiprintf_r+0x2be>
 800900a:	e71a      	b.n	8008e42 <_vfiprintf_r+0x10e>
 800900c:	9b02      	ldr	r3, [sp, #8]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	2b68      	cmp	r3, #104	; 0x68
 8009012:	bf01      	itttt	eq
 8009014:	9b02      	ldreq	r3, [sp, #8]
 8009016:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800901a:	3301      	addeq	r3, #1
 800901c:	9302      	streq	r3, [sp, #8]
 800901e:	bf18      	it	ne
 8009020:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009024:	e7ab      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8009026:	9b02      	ldr	r3, [sp, #8]
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	2b6c      	cmp	r3, #108	; 0x6c
 800902c:	d105      	bne.n	800903a <_vfiprintf_r+0x306>
 800902e:	9b02      	ldr	r3, [sp, #8]
 8009030:	3301      	adds	r3, #1
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	f04a 0a20 	orr.w	sl, sl, #32
 8009038:	e7a1      	b.n	8008f7e <_vfiprintf_r+0x24a>
 800903a:	f04a 0a10 	orr.w	sl, sl, #16
 800903e:	e79e      	b.n	8008f7e <_vfiprintf_r+0x24a>
 8009040:	46a3      	mov	fp, r4
 8009042:	2100      	movs	r1, #0
 8009044:	f85b 3b04 	ldr.w	r3, [fp], #4
 8009048:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800904c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009050:	2301      	movs	r3, #1
 8009052:	460d      	mov	r5, r1
 8009054:	9301      	str	r3, [sp, #4]
 8009056:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800905a:	e0a0      	b.n	800919e <_vfiprintf_r+0x46a>
 800905c:	f04a 0a10 	orr.w	sl, sl, #16
 8009060:	f01a 0f20 	tst.w	sl, #32
 8009064:	d010      	beq.n	8009088 <_vfiprintf_r+0x354>
 8009066:	3407      	adds	r4, #7
 8009068:	f024 0b07 	bic.w	fp, r4, #7
 800906c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009070:	2c00      	cmp	r4, #0
 8009072:	f175 0300 	sbcs.w	r3, r5, #0
 8009076:	da05      	bge.n	8009084 <_vfiprintf_r+0x350>
 8009078:	232d      	movs	r3, #45	; 0x2d
 800907a:	4264      	negs	r4, r4
 800907c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009080:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009084:	2301      	movs	r3, #1
 8009086:	e03f      	b.n	8009108 <_vfiprintf_r+0x3d4>
 8009088:	f01a 0f10 	tst.w	sl, #16
 800908c:	f104 0b04 	add.w	fp, r4, #4
 8009090:	d002      	beq.n	8009098 <_vfiprintf_r+0x364>
 8009092:	6824      	ldr	r4, [r4, #0]
 8009094:	17e5      	asrs	r5, r4, #31
 8009096:	e7eb      	b.n	8009070 <_vfiprintf_r+0x33c>
 8009098:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800909c:	6824      	ldr	r4, [r4, #0]
 800909e:	d001      	beq.n	80090a4 <_vfiprintf_r+0x370>
 80090a0:	b224      	sxth	r4, r4
 80090a2:	e7f7      	b.n	8009094 <_vfiprintf_r+0x360>
 80090a4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80090a8:	bf18      	it	ne
 80090aa:	b264      	sxtbne	r4, r4
 80090ac:	e7f2      	b.n	8009094 <_vfiprintf_r+0x360>
 80090ae:	f01a 0f20 	tst.w	sl, #32
 80090b2:	f854 3b04 	ldr.w	r3, [r4], #4
 80090b6:	d005      	beq.n	80090c4 <_vfiprintf_r+0x390>
 80090b8:	9a03      	ldr	r2, [sp, #12]
 80090ba:	4610      	mov	r0, r2
 80090bc:	17d1      	asrs	r1, r2, #31
 80090be:	e9c3 0100 	strd	r0, r1, [r3]
 80090c2:	e696      	b.n	8008df2 <_vfiprintf_r+0xbe>
 80090c4:	f01a 0f10 	tst.w	sl, #16
 80090c8:	d002      	beq.n	80090d0 <_vfiprintf_r+0x39c>
 80090ca:	9a03      	ldr	r2, [sp, #12]
 80090cc:	601a      	str	r2, [r3, #0]
 80090ce:	e690      	b.n	8008df2 <_vfiprintf_r+0xbe>
 80090d0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80090d4:	d002      	beq.n	80090dc <_vfiprintf_r+0x3a8>
 80090d6:	9a03      	ldr	r2, [sp, #12]
 80090d8:	801a      	strh	r2, [r3, #0]
 80090da:	e68a      	b.n	8008df2 <_vfiprintf_r+0xbe>
 80090dc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80090e0:	d0f3      	beq.n	80090ca <_vfiprintf_r+0x396>
 80090e2:	9a03      	ldr	r2, [sp, #12]
 80090e4:	701a      	strb	r2, [r3, #0]
 80090e6:	e684      	b.n	8008df2 <_vfiprintf_r+0xbe>
 80090e8:	f04a 0a10 	orr.w	sl, sl, #16
 80090ec:	f01a 0f20 	tst.w	sl, #32
 80090f0:	d01d      	beq.n	800912e <_vfiprintf_r+0x3fa>
 80090f2:	3407      	adds	r4, #7
 80090f4:	f024 0b07 	bic.w	fp, r4, #7
 80090f8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80090fc:	2300      	movs	r3, #0
 80090fe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009102:	2200      	movs	r2, #0
 8009104:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8009108:	9a01      	ldr	r2, [sp, #4]
 800910a:	3201      	adds	r2, #1
 800910c:	f000 8261 	beq.w	80095d2 <_vfiprintf_r+0x89e>
 8009110:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009114:	9205      	str	r2, [sp, #20]
 8009116:	ea54 0205 	orrs.w	r2, r4, r5
 800911a:	f040 8260 	bne.w	80095de <_vfiprintf_r+0x8aa>
 800911e:	9a01      	ldr	r2, [sp, #4]
 8009120:	2a00      	cmp	r2, #0
 8009122:	f000 8197 	beq.w	8009454 <_vfiprintf_r+0x720>
 8009126:	2b01      	cmp	r3, #1
 8009128:	f040 825c 	bne.w	80095e4 <_vfiprintf_r+0x8b0>
 800912c:	e136      	b.n	800939c <_vfiprintf_r+0x668>
 800912e:	f01a 0f10 	tst.w	sl, #16
 8009132:	f104 0b04 	add.w	fp, r4, #4
 8009136:	d001      	beq.n	800913c <_vfiprintf_r+0x408>
 8009138:	6824      	ldr	r4, [r4, #0]
 800913a:	e003      	b.n	8009144 <_vfiprintf_r+0x410>
 800913c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009140:	d002      	beq.n	8009148 <_vfiprintf_r+0x414>
 8009142:	8824      	ldrh	r4, [r4, #0]
 8009144:	2500      	movs	r5, #0
 8009146:	e7d9      	b.n	80090fc <_vfiprintf_r+0x3c8>
 8009148:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800914c:	d0f4      	beq.n	8009138 <_vfiprintf_r+0x404>
 800914e:	7824      	ldrb	r4, [r4, #0]
 8009150:	e7f8      	b.n	8009144 <_vfiprintf_r+0x410>
 8009152:	f647 0330 	movw	r3, #30768	; 0x7830
 8009156:	46a3      	mov	fp, r4
 8009158:	2500      	movs	r5, #0
 800915a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800915e:	4b04      	ldr	r3, [pc, #16]	; (8009170 <_vfiprintf_r+0x43c>)
 8009160:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009164:	f04a 0a02 	orr.w	sl, sl, #2
 8009168:	9306      	str	r3, [sp, #24]
 800916a:	2302      	movs	r3, #2
 800916c:	e7c9      	b.n	8009102 <_vfiprintf_r+0x3ce>
 800916e:	bf00      	nop
 8009170:	0800a228 	.word	0x0800a228
 8009174:	46a3      	mov	fp, r4
 8009176:	2500      	movs	r5, #0
 8009178:	9b01      	ldr	r3, [sp, #4]
 800917a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800917e:	1c5c      	adds	r4, r3, #1
 8009180:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009184:	f000 80cf 	beq.w	8009326 <_vfiprintf_r+0x5f2>
 8009188:	461a      	mov	r2, r3
 800918a:	4629      	mov	r1, r5
 800918c:	4640      	mov	r0, r8
 800918e:	f7fe ff85 	bl	800809c <memchr>
 8009192:	2800      	cmp	r0, #0
 8009194:	f000 8173 	beq.w	800947e <_vfiprintf_r+0x74a>
 8009198:	eba0 0308 	sub.w	r3, r0, r8
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	9b01      	ldr	r3, [sp, #4]
 80091a0:	42ab      	cmp	r3, r5
 80091a2:	bfb8      	it	lt
 80091a4:	462b      	movlt	r3, r5
 80091a6:	9305      	str	r3, [sp, #20]
 80091a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80091ac:	b113      	cbz	r3, 80091b4 <_vfiprintf_r+0x480>
 80091ae:	9b05      	ldr	r3, [sp, #20]
 80091b0:	3301      	adds	r3, #1
 80091b2:	9305      	str	r3, [sp, #20]
 80091b4:	f01a 0302 	ands.w	r3, sl, #2
 80091b8:	9309      	str	r3, [sp, #36]	; 0x24
 80091ba:	bf1e      	ittt	ne
 80091bc:	9b05      	ldrne	r3, [sp, #20]
 80091be:	3302      	addne	r3, #2
 80091c0:	9305      	strne	r3, [sp, #20]
 80091c2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80091c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80091c8:	d11f      	bne.n	800920a <_vfiprintf_r+0x4d6>
 80091ca:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80091ce:	1a9c      	subs	r4, r3, r2
 80091d0:	2c00      	cmp	r4, #0
 80091d2:	dd1a      	ble.n	800920a <_vfiprintf_r+0x4d6>
 80091d4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80091d8:	48b4      	ldr	r0, [pc, #720]	; (80094ac <_vfiprintf_r+0x778>)
 80091da:	2c10      	cmp	r4, #16
 80091dc:	f103 0301 	add.w	r3, r3, #1
 80091e0:	f106 0108 	add.w	r1, r6, #8
 80091e4:	6030      	str	r0, [r6, #0]
 80091e6:	f300 814c 	bgt.w	8009482 <_vfiprintf_r+0x74e>
 80091ea:	6074      	str	r4, [r6, #4]
 80091ec:	2b07      	cmp	r3, #7
 80091ee:	4414      	add	r4, r2
 80091f0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80091f4:	f340 8157 	ble.w	80094a6 <_vfiprintf_r+0x772>
 80091f8:	4639      	mov	r1, r7
 80091fa:	4648      	mov	r0, r9
 80091fc:	aa0e      	add	r2, sp, #56	; 0x38
 80091fe:	f7ff fd66 	bl	8008cce <__sprint_r>
 8009202:	2800      	cmp	r0, #0
 8009204:	f040 81b7 	bne.w	8009576 <_vfiprintf_r+0x842>
 8009208:	ae11      	add	r6, sp, #68	; 0x44
 800920a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800920e:	b173      	cbz	r3, 800922e <_vfiprintf_r+0x4fa>
 8009210:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009214:	6032      	str	r2, [r6, #0]
 8009216:	2201      	movs	r2, #1
 8009218:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800921a:	6072      	str	r2, [r6, #4]
 800921c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800921e:	3301      	adds	r3, #1
 8009220:	3201      	adds	r2, #1
 8009222:	2b07      	cmp	r3, #7
 8009224:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009228:	f300 8146 	bgt.w	80094b8 <_vfiprintf_r+0x784>
 800922c:	3608      	adds	r6, #8
 800922e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009230:	b16b      	cbz	r3, 800924e <_vfiprintf_r+0x51a>
 8009232:	aa0d      	add	r2, sp, #52	; 0x34
 8009234:	6032      	str	r2, [r6, #0]
 8009236:	2202      	movs	r2, #2
 8009238:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800923a:	6072      	str	r2, [r6, #4]
 800923c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800923e:	3301      	adds	r3, #1
 8009240:	3202      	adds	r2, #2
 8009242:	2b07      	cmp	r3, #7
 8009244:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009248:	f300 813f 	bgt.w	80094ca <_vfiprintf_r+0x796>
 800924c:	3608      	adds	r6, #8
 800924e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009250:	2b80      	cmp	r3, #128	; 0x80
 8009252:	d11f      	bne.n	8009294 <_vfiprintf_r+0x560>
 8009254:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009258:	1a9c      	subs	r4, r3, r2
 800925a:	2c00      	cmp	r4, #0
 800925c:	dd1a      	ble.n	8009294 <_vfiprintf_r+0x560>
 800925e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009262:	4893      	ldr	r0, [pc, #588]	; (80094b0 <_vfiprintf_r+0x77c>)
 8009264:	2c10      	cmp	r4, #16
 8009266:	f103 0301 	add.w	r3, r3, #1
 800926a:	f106 0108 	add.w	r1, r6, #8
 800926e:	6030      	str	r0, [r6, #0]
 8009270:	f300 8134 	bgt.w	80094dc <_vfiprintf_r+0x7a8>
 8009274:	6074      	str	r4, [r6, #4]
 8009276:	2b07      	cmp	r3, #7
 8009278:	4414      	add	r4, r2
 800927a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800927e:	f340 813f 	ble.w	8009500 <_vfiprintf_r+0x7cc>
 8009282:	4639      	mov	r1, r7
 8009284:	4648      	mov	r0, r9
 8009286:	aa0e      	add	r2, sp, #56	; 0x38
 8009288:	f7ff fd21 	bl	8008cce <__sprint_r>
 800928c:	2800      	cmp	r0, #0
 800928e:	f040 8172 	bne.w	8009576 <_vfiprintf_r+0x842>
 8009292:	ae11      	add	r6, sp, #68	; 0x44
 8009294:	9b01      	ldr	r3, [sp, #4]
 8009296:	1aec      	subs	r4, r5, r3
 8009298:	2c00      	cmp	r4, #0
 800929a:	dd1a      	ble.n	80092d2 <_vfiprintf_r+0x59e>
 800929c:	4d84      	ldr	r5, [pc, #528]	; (80094b0 <_vfiprintf_r+0x77c>)
 800929e:	2c10      	cmp	r4, #16
 80092a0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 80092a4:	f106 0208 	add.w	r2, r6, #8
 80092a8:	f103 0301 	add.w	r3, r3, #1
 80092ac:	6035      	str	r5, [r6, #0]
 80092ae:	f300 8129 	bgt.w	8009504 <_vfiprintf_r+0x7d0>
 80092b2:	6074      	str	r4, [r6, #4]
 80092b4:	2b07      	cmp	r3, #7
 80092b6:	440c      	add	r4, r1
 80092b8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80092bc:	f340 8133 	ble.w	8009526 <_vfiprintf_r+0x7f2>
 80092c0:	4639      	mov	r1, r7
 80092c2:	4648      	mov	r0, r9
 80092c4:	aa0e      	add	r2, sp, #56	; 0x38
 80092c6:	f7ff fd02 	bl	8008cce <__sprint_r>
 80092ca:	2800      	cmp	r0, #0
 80092cc:	f040 8153 	bne.w	8009576 <_vfiprintf_r+0x842>
 80092d0:	ae11      	add	r6, sp, #68	; 0x44
 80092d2:	9b01      	ldr	r3, [sp, #4]
 80092d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80092d6:	6073      	str	r3, [r6, #4]
 80092d8:	4418      	add	r0, r3
 80092da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092dc:	f8c6 8000 	str.w	r8, [r6]
 80092e0:	3301      	adds	r3, #1
 80092e2:	2b07      	cmp	r3, #7
 80092e4:	9010      	str	r0, [sp, #64]	; 0x40
 80092e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80092e8:	f300 811f 	bgt.w	800952a <_vfiprintf_r+0x7f6>
 80092ec:	f106 0308 	add.w	r3, r6, #8
 80092f0:	f01a 0f04 	tst.w	sl, #4
 80092f4:	f040 8121 	bne.w	800953a <_vfiprintf_r+0x806>
 80092f8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80092fc:	9905      	ldr	r1, [sp, #20]
 80092fe:	428a      	cmp	r2, r1
 8009300:	bfac      	ite	ge
 8009302:	189b      	addge	r3, r3, r2
 8009304:	185b      	addlt	r3, r3, r1
 8009306:	9303      	str	r3, [sp, #12]
 8009308:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800930a:	b13b      	cbz	r3, 800931c <_vfiprintf_r+0x5e8>
 800930c:	4639      	mov	r1, r7
 800930e:	4648      	mov	r0, r9
 8009310:	aa0e      	add	r2, sp, #56	; 0x38
 8009312:	f7ff fcdc 	bl	8008cce <__sprint_r>
 8009316:	2800      	cmp	r0, #0
 8009318:	f040 812d 	bne.w	8009576 <_vfiprintf_r+0x842>
 800931c:	2300      	movs	r3, #0
 800931e:	465c      	mov	r4, fp
 8009320:	930f      	str	r3, [sp, #60]	; 0x3c
 8009322:	ae11      	add	r6, sp, #68	; 0x44
 8009324:	e565      	b.n	8008df2 <_vfiprintf_r+0xbe>
 8009326:	4640      	mov	r0, r8
 8009328:	f7f6 ff12 	bl	8000150 <strlen>
 800932c:	9001      	str	r0, [sp, #4]
 800932e:	e736      	b.n	800919e <_vfiprintf_r+0x46a>
 8009330:	f04a 0a10 	orr.w	sl, sl, #16
 8009334:	f01a 0f20 	tst.w	sl, #32
 8009338:	d006      	beq.n	8009348 <_vfiprintf_r+0x614>
 800933a:	3407      	adds	r4, #7
 800933c:	f024 0b07 	bic.w	fp, r4, #7
 8009340:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009344:	2301      	movs	r3, #1
 8009346:	e6dc      	b.n	8009102 <_vfiprintf_r+0x3ce>
 8009348:	f01a 0f10 	tst.w	sl, #16
 800934c:	f104 0b04 	add.w	fp, r4, #4
 8009350:	d001      	beq.n	8009356 <_vfiprintf_r+0x622>
 8009352:	6824      	ldr	r4, [r4, #0]
 8009354:	e003      	b.n	800935e <_vfiprintf_r+0x62a>
 8009356:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800935a:	d002      	beq.n	8009362 <_vfiprintf_r+0x62e>
 800935c:	8824      	ldrh	r4, [r4, #0]
 800935e:	2500      	movs	r5, #0
 8009360:	e7f0      	b.n	8009344 <_vfiprintf_r+0x610>
 8009362:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009366:	d0f4      	beq.n	8009352 <_vfiprintf_r+0x61e>
 8009368:	7824      	ldrb	r4, [r4, #0]
 800936a:	e7f8      	b.n	800935e <_vfiprintf_r+0x62a>
 800936c:	4a51      	ldr	r2, [pc, #324]	; (80094b4 <_vfiprintf_r+0x780>)
 800936e:	e5d6      	b.n	8008f1e <_vfiprintf_r+0x1ea>
 8009370:	f01a 0f10 	tst.w	sl, #16
 8009374:	f104 0b04 	add.w	fp, r4, #4
 8009378:	d001      	beq.n	800937e <_vfiprintf_r+0x64a>
 800937a:	6824      	ldr	r4, [r4, #0]
 800937c:	e003      	b.n	8009386 <_vfiprintf_r+0x652>
 800937e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009382:	d002      	beq.n	800938a <_vfiprintf_r+0x656>
 8009384:	8824      	ldrh	r4, [r4, #0]
 8009386:	2500      	movs	r5, #0
 8009388:	e5d3      	b.n	8008f32 <_vfiprintf_r+0x1fe>
 800938a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800938e:	d0f4      	beq.n	800937a <_vfiprintf_r+0x646>
 8009390:	7824      	ldrb	r4, [r4, #0]
 8009392:	e7f8      	b.n	8009386 <_vfiprintf_r+0x652>
 8009394:	2d00      	cmp	r5, #0
 8009396:	bf08      	it	eq
 8009398:	2c0a      	cmpeq	r4, #10
 800939a:	d205      	bcs.n	80093a8 <_vfiprintf_r+0x674>
 800939c:	3430      	adds	r4, #48	; 0x30
 800939e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 80093a2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 80093a6:	e13b      	b.n	8009620 <_vfiprintf_r+0x8ec>
 80093a8:	f04f 0a00 	mov.w	sl, #0
 80093ac:	ab3a      	add	r3, sp, #232	; 0xe8
 80093ae:	9309      	str	r3, [sp, #36]	; 0x24
 80093b0:	9b05      	ldr	r3, [sp, #20]
 80093b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ba:	220a      	movs	r2, #10
 80093bc:	4620      	mov	r0, r4
 80093be:	4629      	mov	r1, r5
 80093c0:	f103 38ff 	add.w	r8, r3, #4294967295
 80093c4:	2300      	movs	r3, #0
 80093c6:	f7f7 fb5f 	bl	8000a88 <__aeabi_uldivmod>
 80093ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093cc:	3230      	adds	r2, #48	; 0x30
 80093ce:	f803 2c01 	strb.w	r2, [r3, #-1]
 80093d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093d4:	f10a 0a01 	add.w	sl, sl, #1
 80093d8:	b1d3      	cbz	r3, 8009410 <_vfiprintf_r+0x6dc>
 80093da:	9b07      	ldr	r3, [sp, #28]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	4553      	cmp	r3, sl
 80093e0:	d116      	bne.n	8009410 <_vfiprintf_r+0x6dc>
 80093e2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80093e6:	d013      	beq.n	8009410 <_vfiprintf_r+0x6dc>
 80093e8:	2d00      	cmp	r5, #0
 80093ea:	bf08      	it	eq
 80093ec:	2c0a      	cmpeq	r4, #10
 80093ee:	d30f      	bcc.n	8009410 <_vfiprintf_r+0x6dc>
 80093f0:	9b08      	ldr	r3, [sp, #32]
 80093f2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093f4:	eba8 0803 	sub.w	r8, r8, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	4640      	mov	r0, r8
 80093fc:	f7ff fbd9 	bl	8008bb2 <strncpy>
 8009400:	9b07      	ldr	r3, [sp, #28]
 8009402:	785b      	ldrb	r3, [r3, #1]
 8009404:	b1a3      	cbz	r3, 8009430 <_vfiprintf_r+0x6fc>
 8009406:	f04f 0a00 	mov.w	sl, #0
 800940a:	9b07      	ldr	r3, [sp, #28]
 800940c:	3301      	adds	r3, #1
 800940e:	9307      	str	r3, [sp, #28]
 8009410:	220a      	movs	r2, #10
 8009412:	2300      	movs	r3, #0
 8009414:	4620      	mov	r0, r4
 8009416:	4629      	mov	r1, r5
 8009418:	f7f7 fb36 	bl	8000a88 <__aeabi_uldivmod>
 800941c:	2d00      	cmp	r5, #0
 800941e:	bf08      	it	eq
 8009420:	2c0a      	cmpeq	r4, #10
 8009422:	f0c0 80fd 	bcc.w	8009620 <_vfiprintf_r+0x8ec>
 8009426:	4604      	mov	r4, r0
 8009428:	460d      	mov	r5, r1
 800942a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800942e:	e7c3      	b.n	80093b8 <_vfiprintf_r+0x684>
 8009430:	469a      	mov	sl, r3
 8009432:	e7ed      	b.n	8009410 <_vfiprintf_r+0x6dc>
 8009434:	9a06      	ldr	r2, [sp, #24]
 8009436:	f004 030f 	and.w	r3, r4, #15
 800943a:	5cd3      	ldrb	r3, [r2, r3]
 800943c:	092a      	lsrs	r2, r5, #4
 800943e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009442:	0923      	lsrs	r3, r4, #4
 8009444:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009448:	461c      	mov	r4, r3
 800944a:	4615      	mov	r5, r2
 800944c:	ea54 0305 	orrs.w	r3, r4, r5
 8009450:	d1f0      	bne.n	8009434 <_vfiprintf_r+0x700>
 8009452:	e0e5      	b.n	8009620 <_vfiprintf_r+0x8ec>
 8009454:	b933      	cbnz	r3, 8009464 <_vfiprintf_r+0x730>
 8009456:	f01a 0f01 	tst.w	sl, #1
 800945a:	d003      	beq.n	8009464 <_vfiprintf_r+0x730>
 800945c:	2330      	movs	r3, #48	; 0x30
 800945e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8009462:	e79e      	b.n	80093a2 <_vfiprintf_r+0x66e>
 8009464:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009468:	e0da      	b.n	8009620 <_vfiprintf_r+0x8ec>
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 80a4 	beq.w	80095b8 <_vfiprintf_r+0x884>
 8009470:	2100      	movs	r1, #0
 8009472:	46a3      	mov	fp, r4
 8009474:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009478:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800947c:	e5e8      	b.n	8009050 <_vfiprintf_r+0x31c>
 800947e:	4605      	mov	r5, r0
 8009480:	e68d      	b.n	800919e <_vfiprintf_r+0x46a>
 8009482:	2010      	movs	r0, #16
 8009484:	2b07      	cmp	r3, #7
 8009486:	4402      	add	r2, r0
 8009488:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800948c:	6070      	str	r0, [r6, #4]
 800948e:	dd07      	ble.n	80094a0 <_vfiprintf_r+0x76c>
 8009490:	4639      	mov	r1, r7
 8009492:	4648      	mov	r0, r9
 8009494:	aa0e      	add	r2, sp, #56	; 0x38
 8009496:	f7ff fc1a 	bl	8008cce <__sprint_r>
 800949a:	2800      	cmp	r0, #0
 800949c:	d16b      	bne.n	8009576 <_vfiprintf_r+0x842>
 800949e:	a911      	add	r1, sp, #68	; 0x44
 80094a0:	460e      	mov	r6, r1
 80094a2:	3c10      	subs	r4, #16
 80094a4:	e696      	b.n	80091d4 <_vfiprintf_r+0x4a0>
 80094a6:	460e      	mov	r6, r1
 80094a8:	e6af      	b.n	800920a <_vfiprintf_r+0x4d6>
 80094aa:	bf00      	nop
 80094ac:	0800a46c 	.word	0x0800a46c
 80094b0:	0800a47c 	.word	0x0800a47c
 80094b4:	0800a239 	.word	0x0800a239
 80094b8:	4639      	mov	r1, r7
 80094ba:	4648      	mov	r0, r9
 80094bc:	aa0e      	add	r2, sp, #56	; 0x38
 80094be:	f7ff fc06 	bl	8008cce <__sprint_r>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d157      	bne.n	8009576 <_vfiprintf_r+0x842>
 80094c6:	ae11      	add	r6, sp, #68	; 0x44
 80094c8:	e6b1      	b.n	800922e <_vfiprintf_r+0x4fa>
 80094ca:	4639      	mov	r1, r7
 80094cc:	4648      	mov	r0, r9
 80094ce:	aa0e      	add	r2, sp, #56	; 0x38
 80094d0:	f7ff fbfd 	bl	8008cce <__sprint_r>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d14e      	bne.n	8009576 <_vfiprintf_r+0x842>
 80094d8:	ae11      	add	r6, sp, #68	; 0x44
 80094da:	e6b8      	b.n	800924e <_vfiprintf_r+0x51a>
 80094dc:	2010      	movs	r0, #16
 80094de:	2b07      	cmp	r3, #7
 80094e0:	4402      	add	r2, r0
 80094e2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80094e6:	6070      	str	r0, [r6, #4]
 80094e8:	dd07      	ble.n	80094fa <_vfiprintf_r+0x7c6>
 80094ea:	4639      	mov	r1, r7
 80094ec:	4648      	mov	r0, r9
 80094ee:	aa0e      	add	r2, sp, #56	; 0x38
 80094f0:	f7ff fbed 	bl	8008cce <__sprint_r>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d13e      	bne.n	8009576 <_vfiprintf_r+0x842>
 80094f8:	a911      	add	r1, sp, #68	; 0x44
 80094fa:	460e      	mov	r6, r1
 80094fc:	3c10      	subs	r4, #16
 80094fe:	e6ae      	b.n	800925e <_vfiprintf_r+0x52a>
 8009500:	460e      	mov	r6, r1
 8009502:	e6c7      	b.n	8009294 <_vfiprintf_r+0x560>
 8009504:	2010      	movs	r0, #16
 8009506:	2b07      	cmp	r3, #7
 8009508:	4401      	add	r1, r0
 800950a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800950e:	6070      	str	r0, [r6, #4]
 8009510:	dd06      	ble.n	8009520 <_vfiprintf_r+0x7ec>
 8009512:	4639      	mov	r1, r7
 8009514:	4648      	mov	r0, r9
 8009516:	aa0e      	add	r2, sp, #56	; 0x38
 8009518:	f7ff fbd9 	bl	8008cce <__sprint_r>
 800951c:	bb58      	cbnz	r0, 8009576 <_vfiprintf_r+0x842>
 800951e:	aa11      	add	r2, sp, #68	; 0x44
 8009520:	4616      	mov	r6, r2
 8009522:	3c10      	subs	r4, #16
 8009524:	e6bb      	b.n	800929e <_vfiprintf_r+0x56a>
 8009526:	4616      	mov	r6, r2
 8009528:	e6d3      	b.n	80092d2 <_vfiprintf_r+0x59e>
 800952a:	4639      	mov	r1, r7
 800952c:	4648      	mov	r0, r9
 800952e:	aa0e      	add	r2, sp, #56	; 0x38
 8009530:	f7ff fbcd 	bl	8008cce <__sprint_r>
 8009534:	b9f8      	cbnz	r0, 8009576 <_vfiprintf_r+0x842>
 8009536:	ab11      	add	r3, sp, #68	; 0x44
 8009538:	e6da      	b.n	80092f0 <_vfiprintf_r+0x5bc>
 800953a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800953e:	1a54      	subs	r4, r2, r1
 8009540:	2c00      	cmp	r4, #0
 8009542:	f77f aed9 	ble.w	80092f8 <_vfiprintf_r+0x5c4>
 8009546:	2610      	movs	r6, #16
 8009548:	4d39      	ldr	r5, [pc, #228]	; (8009630 <_vfiprintf_r+0x8fc>)
 800954a:	2c10      	cmp	r4, #16
 800954c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8009550:	601d      	str	r5, [r3, #0]
 8009552:	f102 0201 	add.w	r2, r2, #1
 8009556:	dc1d      	bgt.n	8009594 <_vfiprintf_r+0x860>
 8009558:	605c      	str	r4, [r3, #4]
 800955a:	2a07      	cmp	r2, #7
 800955c:	440c      	add	r4, r1
 800955e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8009562:	f77f aec9 	ble.w	80092f8 <_vfiprintf_r+0x5c4>
 8009566:	4639      	mov	r1, r7
 8009568:	4648      	mov	r0, r9
 800956a:	aa0e      	add	r2, sp, #56	; 0x38
 800956c:	f7ff fbaf 	bl	8008cce <__sprint_r>
 8009570:	2800      	cmp	r0, #0
 8009572:	f43f aec1 	beq.w	80092f8 <_vfiprintf_r+0x5c4>
 8009576:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009578:	07d9      	lsls	r1, r3, #31
 800957a:	d405      	bmi.n	8009588 <_vfiprintf_r+0x854>
 800957c:	89bb      	ldrh	r3, [r7, #12]
 800957e:	059a      	lsls	r2, r3, #22
 8009580:	d402      	bmi.n	8009588 <_vfiprintf_r+0x854>
 8009582:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009584:	f7fe fd1d 	bl	8007fc2 <__retarget_lock_release_recursive>
 8009588:	89bb      	ldrh	r3, [r7, #12]
 800958a:	065b      	lsls	r3, r3, #25
 800958c:	f57f ac03 	bpl.w	8008d96 <_vfiprintf_r+0x62>
 8009590:	f7ff bbfe 	b.w	8008d90 <_vfiprintf_r+0x5c>
 8009594:	3110      	adds	r1, #16
 8009596:	2a07      	cmp	r2, #7
 8009598:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800959c:	605e      	str	r6, [r3, #4]
 800959e:	dc02      	bgt.n	80095a6 <_vfiprintf_r+0x872>
 80095a0:	3308      	adds	r3, #8
 80095a2:	3c10      	subs	r4, #16
 80095a4:	e7d1      	b.n	800954a <_vfiprintf_r+0x816>
 80095a6:	4639      	mov	r1, r7
 80095a8:	4648      	mov	r0, r9
 80095aa:	aa0e      	add	r2, sp, #56	; 0x38
 80095ac:	f7ff fb8f 	bl	8008cce <__sprint_r>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	d1e0      	bne.n	8009576 <_vfiprintf_r+0x842>
 80095b4:	ab11      	add	r3, sp, #68	; 0x44
 80095b6:	e7f4      	b.n	80095a2 <_vfiprintf_r+0x86e>
 80095b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095ba:	b913      	cbnz	r3, 80095c2 <_vfiprintf_r+0x88e>
 80095bc:	2300      	movs	r3, #0
 80095be:	930f      	str	r3, [sp, #60]	; 0x3c
 80095c0:	e7d9      	b.n	8009576 <_vfiprintf_r+0x842>
 80095c2:	4639      	mov	r1, r7
 80095c4:	4648      	mov	r0, r9
 80095c6:	aa0e      	add	r2, sp, #56	; 0x38
 80095c8:	f7ff fb81 	bl	8008cce <__sprint_r>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d0f5      	beq.n	80095bc <_vfiprintf_r+0x888>
 80095d0:	e7d1      	b.n	8009576 <_vfiprintf_r+0x842>
 80095d2:	ea54 0205 	orrs.w	r2, r4, r5
 80095d6:	f8cd a014 	str.w	sl, [sp, #20]
 80095da:	f43f ada4 	beq.w	8009126 <_vfiprintf_r+0x3f2>
 80095de:	2b01      	cmp	r3, #1
 80095e0:	f43f aed8 	beq.w	8009394 <_vfiprintf_r+0x660>
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80095ea:	f43f af23 	beq.w	8009434 <_vfiprintf_r+0x700>
 80095ee:	08e2      	lsrs	r2, r4, #3
 80095f0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80095f4:	08e8      	lsrs	r0, r5, #3
 80095f6:	f004 0307 	and.w	r3, r4, #7
 80095fa:	4605      	mov	r5, r0
 80095fc:	4614      	mov	r4, r2
 80095fe:	3330      	adds	r3, #48	; 0x30
 8009600:	ea54 0205 	orrs.w	r2, r4, r5
 8009604:	4641      	mov	r1, r8
 8009606:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800960a:	d1f0      	bne.n	80095ee <_vfiprintf_r+0x8ba>
 800960c:	9a05      	ldr	r2, [sp, #20]
 800960e:	07d0      	lsls	r0, r2, #31
 8009610:	d506      	bpl.n	8009620 <_vfiprintf_r+0x8ec>
 8009612:	2b30      	cmp	r3, #48	; 0x30
 8009614:	d004      	beq.n	8009620 <_vfiprintf_r+0x8ec>
 8009616:	2330      	movs	r3, #48	; 0x30
 8009618:	f808 3c01 	strb.w	r3, [r8, #-1]
 800961c:	f1a1 0802 	sub.w	r8, r1, #2
 8009620:	ab3a      	add	r3, sp, #232	; 0xe8
 8009622:	eba3 0308 	sub.w	r3, r3, r8
 8009626:	9d01      	ldr	r5, [sp, #4]
 8009628:	f8dd a014 	ldr.w	sl, [sp, #20]
 800962c:	9301      	str	r3, [sp, #4]
 800962e:	e5b6      	b.n	800919e <_vfiprintf_r+0x46a>
 8009630:	0800a46c 	.word	0x0800a46c

08009634 <__sbprintf>:
 8009634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009636:	461f      	mov	r7, r3
 8009638:	898b      	ldrh	r3, [r1, #12]
 800963a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800963e:	f023 0302 	bic.w	r3, r3, #2
 8009642:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009646:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009648:	4615      	mov	r5, r2
 800964a:	9319      	str	r3, [sp, #100]	; 0x64
 800964c:	89cb      	ldrh	r3, [r1, #14]
 800964e:	4606      	mov	r6, r0
 8009650:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009654:	69cb      	ldr	r3, [r1, #28]
 8009656:	a816      	add	r0, sp, #88	; 0x58
 8009658:	9307      	str	r3, [sp, #28]
 800965a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800965c:	460c      	mov	r4, r1
 800965e:	9309      	str	r3, [sp, #36]	; 0x24
 8009660:	ab1a      	add	r3, sp, #104	; 0x68
 8009662:	9300      	str	r3, [sp, #0]
 8009664:	9304      	str	r3, [sp, #16]
 8009666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800966a:	9302      	str	r3, [sp, #8]
 800966c:	9305      	str	r3, [sp, #20]
 800966e:	2300      	movs	r3, #0
 8009670:	9306      	str	r3, [sp, #24]
 8009672:	f7fe fca3 	bl	8007fbc <__retarget_lock_init_recursive>
 8009676:	462a      	mov	r2, r5
 8009678:	463b      	mov	r3, r7
 800967a:	4669      	mov	r1, sp
 800967c:	4630      	mov	r0, r6
 800967e:	f7ff fb59 	bl	8008d34 <_vfiprintf_r>
 8009682:	1e05      	subs	r5, r0, #0
 8009684:	db07      	blt.n	8009696 <__sbprintf+0x62>
 8009686:	4669      	mov	r1, sp
 8009688:	4630      	mov	r0, r6
 800968a:	f7fe f96d 	bl	8007968 <_fflush_r>
 800968e:	2800      	cmp	r0, #0
 8009690:	bf18      	it	ne
 8009692:	f04f 35ff 	movne.w	r5, #4294967295
 8009696:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800969a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800969c:	065b      	lsls	r3, r3, #25
 800969e:	bf42      	ittt	mi
 80096a0:	89a3      	ldrhmi	r3, [r4, #12]
 80096a2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80096a6:	81a3      	strhmi	r3, [r4, #12]
 80096a8:	f7fe fc89 	bl	8007fbe <__retarget_lock_close_recursive>
 80096ac:	4628      	mov	r0, r5
 80096ae:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80096b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096b4 <_write_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4604      	mov	r4, r0
 80096b8:	4608      	mov	r0, r1
 80096ba:	4611      	mov	r1, r2
 80096bc:	2200      	movs	r2, #0
 80096be:	4d05      	ldr	r5, [pc, #20]	; (80096d4 <_write_r+0x20>)
 80096c0:	602a      	str	r2, [r5, #0]
 80096c2:	461a      	mov	r2, r3
 80096c4:	f7f7 fe42 	bl	800134c <_write>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_write_r+0x1e>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_write_r+0x1e>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	20000ec8 	.word	0x20000ec8

080096d8 <__register_exitproc>:
 80096d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096dc:	4d1c      	ldr	r5, [pc, #112]	; (8009750 <__register_exitproc+0x78>)
 80096de:	4606      	mov	r6, r0
 80096e0:	6828      	ldr	r0, [r5, #0]
 80096e2:	4698      	mov	r8, r3
 80096e4:	460f      	mov	r7, r1
 80096e6:	4691      	mov	r9, r2
 80096e8:	f7fe fc6a 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 80096ec:	4b19      	ldr	r3, [pc, #100]	; (8009754 <__register_exitproc+0x7c>)
 80096ee:	4628      	mov	r0, r5
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 80096f6:	b91c      	cbnz	r4, 8009700 <__register_exitproc+0x28>
 80096f8:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 80096fc:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8009700:	6865      	ldr	r5, [r4, #4]
 8009702:	6800      	ldr	r0, [r0, #0]
 8009704:	2d1f      	cmp	r5, #31
 8009706:	dd05      	ble.n	8009714 <__register_exitproc+0x3c>
 8009708:	f7fe fc5b 	bl	8007fc2 <__retarget_lock_release_recursive>
 800970c:	f04f 30ff 	mov.w	r0, #4294967295
 8009710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009714:	b19e      	cbz	r6, 800973e <__register_exitproc+0x66>
 8009716:	2201      	movs	r2, #1
 8009718:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800971c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8009720:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009724:	40aa      	lsls	r2, r5
 8009726:	4313      	orrs	r3, r2
 8009728:	2e02      	cmp	r6, #2
 800972a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800972e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009732:	bf02      	ittt	eq
 8009734:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009738:	431a      	orreq	r2, r3
 800973a:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800973e:	1c6b      	adds	r3, r5, #1
 8009740:	3502      	adds	r5, #2
 8009742:	6063      	str	r3, [r4, #4]
 8009744:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009748:	f7fe fc3b 	bl	8007fc2 <__retarget_lock_release_recursive>
 800974c:	2000      	movs	r0, #0
 800974e:	e7df      	b.n	8009710 <__register_exitproc+0x38>
 8009750:	20000858 	.word	0x20000858
 8009754:	0800a214 	.word	0x0800a214

08009758 <__assert_func>:
 8009758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800975a:	4614      	mov	r4, r2
 800975c:	461a      	mov	r2, r3
 800975e:	4b09      	ldr	r3, [pc, #36]	; (8009784 <__assert_func+0x2c>)
 8009760:	4605      	mov	r5, r0
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68d8      	ldr	r0, [r3, #12]
 8009766:	b14c      	cbz	r4, 800977c <__assert_func+0x24>
 8009768:	4b07      	ldr	r3, [pc, #28]	; (8009788 <__assert_func+0x30>)
 800976a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800976e:	9100      	str	r1, [sp, #0]
 8009770:	462b      	mov	r3, r5
 8009772:	4906      	ldr	r1, [pc, #24]	; (800978c <__assert_func+0x34>)
 8009774:	f000 f8a4 	bl	80098c0 <fiprintf>
 8009778:	f000 f9e9 	bl	8009b4e <abort>
 800977c:	4b04      	ldr	r3, [pc, #16]	; (8009790 <__assert_func+0x38>)
 800977e:	461c      	mov	r4, r3
 8009780:	e7f3      	b.n	800976a <__assert_func+0x12>
 8009782:	bf00      	nop
 8009784:	2000001c 	.word	0x2000001c
 8009788:	0800a48c 	.word	0x0800a48c
 800978c:	0800a499 	.word	0x0800a499
 8009790:	0800a4c7 	.word	0x0800a4c7

08009794 <_calloc_r>:
 8009794:	b510      	push	{r4, lr}
 8009796:	4351      	muls	r1, r2
 8009798:	f7fa fa06 	bl	8003ba8 <_malloc_r>
 800979c:	4604      	mov	r4, r0
 800979e:	b198      	cbz	r0, 80097c8 <_calloc_r+0x34>
 80097a0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80097a4:	f022 0203 	bic.w	r2, r2, #3
 80097a8:	3a04      	subs	r2, #4
 80097aa:	2a24      	cmp	r2, #36	; 0x24
 80097ac:	d81b      	bhi.n	80097e6 <_calloc_r+0x52>
 80097ae:	2a13      	cmp	r2, #19
 80097b0:	d917      	bls.n	80097e2 <_calloc_r+0x4e>
 80097b2:	2100      	movs	r1, #0
 80097b4:	2a1b      	cmp	r2, #27
 80097b6:	e9c0 1100 	strd	r1, r1, [r0]
 80097ba:	d807      	bhi.n	80097cc <_calloc_r+0x38>
 80097bc:	f100 0308 	add.w	r3, r0, #8
 80097c0:	2200      	movs	r2, #0
 80097c2:	e9c3 2200 	strd	r2, r2, [r3]
 80097c6:	609a      	str	r2, [r3, #8]
 80097c8:	4620      	mov	r0, r4
 80097ca:	bd10      	pop	{r4, pc}
 80097cc:	2a24      	cmp	r2, #36	; 0x24
 80097ce:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80097d2:	bf11      	iteee	ne
 80097d4:	f100 0310 	addne.w	r3, r0, #16
 80097d8:	6101      	streq	r1, [r0, #16]
 80097da:	f100 0318 	addeq.w	r3, r0, #24
 80097de:	6141      	streq	r1, [r0, #20]
 80097e0:	e7ee      	b.n	80097c0 <_calloc_r+0x2c>
 80097e2:	4603      	mov	r3, r0
 80097e4:	e7ec      	b.n	80097c0 <_calloc_r+0x2c>
 80097e6:	2100      	movs	r1, #0
 80097e8:	f7fa fc20 	bl	800402c <memset>
 80097ec:	e7ec      	b.n	80097c8 <_calloc_r+0x34>
	...

080097f0 <_close_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	2300      	movs	r3, #0
 80097f4:	4d05      	ldr	r5, [pc, #20]	; (800980c <_close_r+0x1c>)
 80097f6:	4604      	mov	r4, r0
 80097f8:	4608      	mov	r0, r1
 80097fa:	602b      	str	r3, [r5, #0]
 80097fc:	f000 fa6a 	bl	8009cd4 <_close>
 8009800:	1c43      	adds	r3, r0, #1
 8009802:	d102      	bne.n	800980a <_close_r+0x1a>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	b103      	cbz	r3, 800980a <_close_r+0x1a>
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	bd38      	pop	{r3, r4, r5, pc}
 800980c:	20000ec8 	.word	0x20000ec8

08009810 <_fclose_r>:
 8009810:	b570      	push	{r4, r5, r6, lr}
 8009812:	4606      	mov	r6, r0
 8009814:	460c      	mov	r4, r1
 8009816:	b911      	cbnz	r1, 800981e <_fclose_r+0xe>
 8009818:	2500      	movs	r5, #0
 800981a:	4628      	mov	r0, r5
 800981c:	bd70      	pop	{r4, r5, r6, pc}
 800981e:	b118      	cbz	r0, 8009828 <_fclose_r+0x18>
 8009820:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009822:	b90b      	cbnz	r3, 8009828 <_fclose_r+0x18>
 8009824:	f7fe f90c 	bl	8007a40 <__sinit>
 8009828:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800982a:	07d8      	lsls	r0, r3, #31
 800982c:	d405      	bmi.n	800983a <_fclose_r+0x2a>
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	0599      	lsls	r1, r3, #22
 8009832:	d402      	bmi.n	800983a <_fclose_r+0x2a>
 8009834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009836:	f7fe fbc3 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 800983a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800983e:	b93b      	cbnz	r3, 8009850 <_fclose_r+0x40>
 8009840:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009842:	f015 0501 	ands.w	r5, r5, #1
 8009846:	d1e7      	bne.n	8009818 <_fclose_r+0x8>
 8009848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800984a:	f7fe fbba 	bl	8007fc2 <__retarget_lock_release_recursive>
 800984e:	e7e4      	b.n	800981a <_fclose_r+0xa>
 8009850:	4621      	mov	r1, r4
 8009852:	4630      	mov	r0, r6
 8009854:	f7fd fffa 	bl	800784c <__sflush_r>
 8009858:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800985a:	4605      	mov	r5, r0
 800985c:	b133      	cbz	r3, 800986c <_fclose_r+0x5c>
 800985e:	4630      	mov	r0, r6
 8009860:	69e1      	ldr	r1, [r4, #28]
 8009862:	4798      	blx	r3
 8009864:	2800      	cmp	r0, #0
 8009866:	bfb8      	it	lt
 8009868:	f04f 35ff 	movlt.w	r5, #4294967295
 800986c:	89a3      	ldrh	r3, [r4, #12]
 800986e:	061a      	lsls	r2, r3, #24
 8009870:	d503      	bpl.n	800987a <_fclose_r+0x6a>
 8009872:	4630      	mov	r0, r6
 8009874:	6921      	ldr	r1, [r4, #16]
 8009876:	f7fe f973 	bl	8007b60 <_free_r>
 800987a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800987c:	b141      	cbz	r1, 8009890 <_fclose_r+0x80>
 800987e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009882:	4299      	cmp	r1, r3
 8009884:	d002      	beq.n	800988c <_fclose_r+0x7c>
 8009886:	4630      	mov	r0, r6
 8009888:	f7fe f96a 	bl	8007b60 <_free_r>
 800988c:	2300      	movs	r3, #0
 800988e:	6323      	str	r3, [r4, #48]	; 0x30
 8009890:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009892:	b121      	cbz	r1, 800989e <_fclose_r+0x8e>
 8009894:	4630      	mov	r0, r6
 8009896:	f7fe f963 	bl	8007b60 <_free_r>
 800989a:	2300      	movs	r3, #0
 800989c:	6463      	str	r3, [r4, #68]	; 0x44
 800989e:	f7fe f8b7 	bl	8007a10 <__sfp_lock_acquire>
 80098a2:	2300      	movs	r3, #0
 80098a4:	81a3      	strh	r3, [r4, #12]
 80098a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098a8:	07db      	lsls	r3, r3, #31
 80098aa:	d402      	bmi.n	80098b2 <_fclose_r+0xa2>
 80098ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ae:	f7fe fb88 	bl	8007fc2 <__retarget_lock_release_recursive>
 80098b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098b4:	f7fe fb83 	bl	8007fbe <__retarget_lock_close_recursive>
 80098b8:	f7fe f8b0 	bl	8007a1c <__sfp_lock_release>
 80098bc:	e7ad      	b.n	800981a <_fclose_r+0xa>
	...

080098c0 <fiprintf>:
 80098c0:	b40e      	push	{r1, r2, r3}
 80098c2:	b503      	push	{r0, r1, lr}
 80098c4:	4601      	mov	r1, r0
 80098c6:	ab03      	add	r3, sp, #12
 80098c8:	4805      	ldr	r0, [pc, #20]	; (80098e0 <fiprintf+0x20>)
 80098ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ce:	6800      	ldr	r0, [r0, #0]
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	f7ff fa2f 	bl	8008d34 <_vfiprintf_r>
 80098d6:	b002      	add	sp, #8
 80098d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098dc:	b003      	add	sp, #12
 80098de:	4770      	bx	lr
 80098e0:	2000001c 	.word	0x2000001c

080098e4 <__fputwc>:
 80098e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098e8:	4680      	mov	r8, r0
 80098ea:	460e      	mov	r6, r1
 80098ec:	4615      	mov	r5, r2
 80098ee:	f000 f885 	bl	80099fc <__locale_mb_cur_max>
 80098f2:	2801      	cmp	r0, #1
 80098f4:	4604      	mov	r4, r0
 80098f6:	d11b      	bne.n	8009930 <__fputwc+0x4c>
 80098f8:	1e73      	subs	r3, r6, #1
 80098fa:	2bfe      	cmp	r3, #254	; 0xfe
 80098fc:	d818      	bhi.n	8009930 <__fputwc+0x4c>
 80098fe:	f88d 6004 	strb.w	r6, [sp, #4]
 8009902:	2700      	movs	r7, #0
 8009904:	f10d 0904 	add.w	r9, sp, #4
 8009908:	42a7      	cmp	r7, r4
 800990a:	d020      	beq.n	800994e <__fputwc+0x6a>
 800990c:	68ab      	ldr	r3, [r5, #8]
 800990e:	f817 1009 	ldrb.w	r1, [r7, r9]
 8009912:	3b01      	subs	r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	60ab      	str	r3, [r5, #8]
 8009918:	da04      	bge.n	8009924 <__fputwc+0x40>
 800991a:	69aa      	ldr	r2, [r5, #24]
 800991c:	4293      	cmp	r3, r2
 800991e:	db1a      	blt.n	8009956 <__fputwc+0x72>
 8009920:	290a      	cmp	r1, #10
 8009922:	d018      	beq.n	8009956 <__fputwc+0x72>
 8009924:	682b      	ldr	r3, [r5, #0]
 8009926:	1c5a      	adds	r2, r3, #1
 8009928:	602a      	str	r2, [r5, #0]
 800992a:	7019      	strb	r1, [r3, #0]
 800992c:	3701      	adds	r7, #1
 800992e:	e7eb      	b.n	8009908 <__fputwc+0x24>
 8009930:	4632      	mov	r2, r6
 8009932:	4640      	mov	r0, r8
 8009934:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009938:	a901      	add	r1, sp, #4
 800993a:	f000 f8e5 	bl	8009b08 <_wcrtomb_r>
 800993e:	1c42      	adds	r2, r0, #1
 8009940:	4604      	mov	r4, r0
 8009942:	d1de      	bne.n	8009902 <__fputwc+0x1e>
 8009944:	4606      	mov	r6, r0
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800994c:	81ab      	strh	r3, [r5, #12]
 800994e:	4630      	mov	r0, r6
 8009950:	b003      	add	sp, #12
 8009952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009956:	462a      	mov	r2, r5
 8009958:	4640      	mov	r0, r8
 800995a:	f000 f88b 	bl	8009a74 <__swbuf_r>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	d1e4      	bne.n	800992c <__fputwc+0x48>
 8009962:	4606      	mov	r6, r0
 8009964:	e7f3      	b.n	800994e <__fputwc+0x6a>

08009966 <_fputwc_r>:
 8009966:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	07db      	lsls	r3, r3, #31
 800996c:	4605      	mov	r5, r0
 800996e:	460e      	mov	r6, r1
 8009970:	4614      	mov	r4, r2
 8009972:	d405      	bmi.n	8009980 <_fputwc_r+0x1a>
 8009974:	8993      	ldrh	r3, [r2, #12]
 8009976:	0598      	lsls	r0, r3, #22
 8009978:	d402      	bmi.n	8009980 <_fputwc_r+0x1a>
 800997a:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800997c:	f7fe fb20 	bl	8007fc0 <__retarget_lock_acquire_recursive>
 8009980:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009984:	0499      	lsls	r1, r3, #18
 8009986:	d406      	bmi.n	8009996 <_fputwc_r+0x30>
 8009988:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800998c:	81a3      	strh	r3, [r4, #12]
 800998e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009990:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009994:	6663      	str	r3, [r4, #100]	; 0x64
 8009996:	4622      	mov	r2, r4
 8009998:	4628      	mov	r0, r5
 800999a:	4631      	mov	r1, r6
 800999c:	f7ff ffa2 	bl	80098e4 <__fputwc>
 80099a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099a2:	4605      	mov	r5, r0
 80099a4:	07da      	lsls	r2, r3, #31
 80099a6:	d405      	bmi.n	80099b4 <_fputwc_r+0x4e>
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	059b      	lsls	r3, r3, #22
 80099ac:	d402      	bmi.n	80099b4 <_fputwc_r+0x4e>
 80099ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099b0:	f7fe fb07 	bl	8007fc2 <__retarget_lock_release_recursive>
 80099b4:	4628      	mov	r0, r5
 80099b6:	bd70      	pop	{r4, r5, r6, pc}

080099b8 <_fstat_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	2300      	movs	r3, #0
 80099bc:	4d06      	ldr	r5, [pc, #24]	; (80099d8 <_fstat_r+0x20>)
 80099be:	4604      	mov	r4, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	4611      	mov	r1, r2
 80099c4:	602b      	str	r3, [r5, #0]
 80099c6:	f7f7 fbe9 	bl	800119c <_fstat>
 80099ca:	1c43      	adds	r3, r0, #1
 80099cc:	d102      	bne.n	80099d4 <_fstat_r+0x1c>
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	b103      	cbz	r3, 80099d4 <_fstat_r+0x1c>
 80099d2:	6023      	str	r3, [r4, #0]
 80099d4:	bd38      	pop	{r3, r4, r5, pc}
 80099d6:	bf00      	nop
 80099d8:	20000ec8 	.word	0x20000ec8

080099dc <_isatty_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	2300      	movs	r3, #0
 80099e0:	4d05      	ldr	r5, [pc, #20]	; (80099f8 <_isatty_r+0x1c>)
 80099e2:	4604      	mov	r4, r0
 80099e4:	4608      	mov	r0, r1
 80099e6:	602b      	str	r3, [r5, #0]
 80099e8:	f000 f99a 	bl	8009d20 <_isatty>
 80099ec:	1c43      	adds	r3, r0, #1
 80099ee:	d102      	bne.n	80099f6 <_isatty_r+0x1a>
 80099f0:	682b      	ldr	r3, [r5, #0]
 80099f2:	b103      	cbz	r3, 80099f6 <_isatty_r+0x1a>
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	bd38      	pop	{r3, r4, r5, pc}
 80099f8:	20000ec8 	.word	0x20000ec8

080099fc <__locale_mb_cur_max>:
 80099fc:	4b01      	ldr	r3, [pc, #4]	; (8009a04 <__locale_mb_cur_max+0x8>)
 80099fe:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009a02:	4770      	bx	lr
 8009a04:	2000085c 	.word	0x2000085c

08009a08 <_lseek_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	4611      	mov	r1, r2
 8009a10:	2200      	movs	r2, #0
 8009a12:	4d05      	ldr	r5, [pc, #20]	; (8009a28 <_lseek_r+0x20>)
 8009a14:	602a      	str	r2, [r5, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f000 f94c 	bl	8009cb4 <_lseek>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_lseek_r+0x1e>
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_lseek_r+0x1e>
 8009a24:	6023      	str	r3, [r4, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	20000ec8 	.word	0x20000ec8

08009a2c <__ascii_mbtowc>:
 8009a2c:	b082      	sub	sp, #8
 8009a2e:	b901      	cbnz	r1, 8009a32 <__ascii_mbtowc+0x6>
 8009a30:	a901      	add	r1, sp, #4
 8009a32:	b142      	cbz	r2, 8009a46 <__ascii_mbtowc+0x1a>
 8009a34:	b14b      	cbz	r3, 8009a4a <__ascii_mbtowc+0x1e>
 8009a36:	7813      	ldrb	r3, [r2, #0]
 8009a38:	600b      	str	r3, [r1, #0]
 8009a3a:	7812      	ldrb	r2, [r2, #0]
 8009a3c:	1e10      	subs	r0, r2, #0
 8009a3e:	bf18      	it	ne
 8009a40:	2001      	movne	r0, #1
 8009a42:	b002      	add	sp, #8
 8009a44:	4770      	bx	lr
 8009a46:	4610      	mov	r0, r2
 8009a48:	e7fb      	b.n	8009a42 <__ascii_mbtowc+0x16>
 8009a4a:	f06f 0001 	mvn.w	r0, #1
 8009a4e:	e7f8      	b.n	8009a42 <__ascii_mbtowc+0x16>

08009a50 <_read_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4604      	mov	r4, r0
 8009a54:	4608      	mov	r0, r1
 8009a56:	4611      	mov	r1, r2
 8009a58:	2200      	movs	r2, #0
 8009a5a:	4d05      	ldr	r5, [pc, #20]	; (8009a70 <_read_r+0x20>)
 8009a5c:	602a      	str	r2, [r5, #0]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	f7f7 fc36 	bl	80012d0 <_read>
 8009a64:	1c43      	adds	r3, r0, #1
 8009a66:	d102      	bne.n	8009a6e <_read_r+0x1e>
 8009a68:	682b      	ldr	r3, [r5, #0]
 8009a6a:	b103      	cbz	r3, 8009a6e <_read_r+0x1e>
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	bd38      	pop	{r3, r4, r5, pc}
 8009a70:	20000ec8 	.word	0x20000ec8

08009a74 <__swbuf_r>:
 8009a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a76:	460e      	mov	r6, r1
 8009a78:	4614      	mov	r4, r2
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	b118      	cbz	r0, 8009a86 <__swbuf_r+0x12>
 8009a7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009a80:	b90b      	cbnz	r3, 8009a86 <__swbuf_r+0x12>
 8009a82:	f7fd ffdd 	bl	8007a40 <__sinit>
 8009a86:	69a3      	ldr	r3, [r4, #24]
 8009a88:	60a3      	str	r3, [r4, #8]
 8009a8a:	89a3      	ldrh	r3, [r4, #12]
 8009a8c:	0719      	lsls	r1, r3, #28
 8009a8e:	d529      	bpl.n	8009ae4 <__swbuf_r+0x70>
 8009a90:	6923      	ldr	r3, [r4, #16]
 8009a92:	b33b      	cbz	r3, 8009ae4 <__swbuf_r+0x70>
 8009a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a98:	b2f6      	uxtb	r6, r6
 8009a9a:	049a      	lsls	r2, r3, #18
 8009a9c:	4637      	mov	r7, r6
 8009a9e:	d52a      	bpl.n	8009af6 <__swbuf_r+0x82>
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	6920      	ldr	r0, [r4, #16]
 8009aa4:	1a18      	subs	r0, r3, r0
 8009aa6:	6963      	ldr	r3, [r4, #20]
 8009aa8:	4283      	cmp	r3, r0
 8009aaa:	dc04      	bgt.n	8009ab6 <__swbuf_r+0x42>
 8009aac:	4621      	mov	r1, r4
 8009aae:	4628      	mov	r0, r5
 8009ab0:	f7fd ff5a 	bl	8007968 <_fflush_r>
 8009ab4:	b9e0      	cbnz	r0, 8009af0 <__swbuf_r+0x7c>
 8009ab6:	68a3      	ldr	r3, [r4, #8]
 8009ab8:	3001      	adds	r0, #1
 8009aba:	3b01      	subs	r3, #1
 8009abc:	60a3      	str	r3, [r4, #8]
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	1c5a      	adds	r2, r3, #1
 8009ac2:	6022      	str	r2, [r4, #0]
 8009ac4:	701e      	strb	r6, [r3, #0]
 8009ac6:	6963      	ldr	r3, [r4, #20]
 8009ac8:	4283      	cmp	r3, r0
 8009aca:	d004      	beq.n	8009ad6 <__swbuf_r+0x62>
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	07db      	lsls	r3, r3, #31
 8009ad0:	d506      	bpl.n	8009ae0 <__swbuf_r+0x6c>
 8009ad2:	2e0a      	cmp	r6, #10
 8009ad4:	d104      	bne.n	8009ae0 <__swbuf_r+0x6c>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4628      	mov	r0, r5
 8009ada:	f7fd ff45 	bl	8007968 <_fflush_r>
 8009ade:	b938      	cbnz	r0, 8009af0 <__swbuf_r+0x7c>
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae4:	4621      	mov	r1, r4
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	f7fc fffc 	bl	8006ae4 <__swsetup_r>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	d0d1      	beq.n	8009a94 <__swbuf_r+0x20>
 8009af0:	f04f 37ff 	mov.w	r7, #4294967295
 8009af4:	e7f4      	b.n	8009ae0 <__swbuf_r+0x6c>
 8009af6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009afa:	81a3      	strh	r3, [r4, #12]
 8009afc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009afe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b02:	6663      	str	r3, [r4, #100]	; 0x64
 8009b04:	e7cc      	b.n	8009aa0 <__swbuf_r+0x2c>
	...

08009b08 <_wcrtomb_r>:
 8009b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b0a:	4c09      	ldr	r4, [pc, #36]	; (8009b30 <_wcrtomb_r+0x28>)
 8009b0c:	4605      	mov	r5, r0
 8009b0e:	461e      	mov	r6, r3
 8009b10:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8009b14:	b085      	sub	sp, #20
 8009b16:	b909      	cbnz	r1, 8009b1c <_wcrtomb_r+0x14>
 8009b18:	460a      	mov	r2, r1
 8009b1a:	a901      	add	r1, sp, #4
 8009b1c:	47b8      	blx	r7
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	bf01      	itttt	eq
 8009b22:	2300      	moveq	r3, #0
 8009b24:	6033      	streq	r3, [r6, #0]
 8009b26:	238a      	moveq	r3, #138	; 0x8a
 8009b28:	602b      	streq	r3, [r5, #0]
 8009b2a:	b005      	add	sp, #20
 8009b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	2000085c 	.word	0x2000085c

08009b34 <__ascii_wctomb>:
 8009b34:	4603      	mov	r3, r0
 8009b36:	4608      	mov	r0, r1
 8009b38:	b141      	cbz	r1, 8009b4c <__ascii_wctomb+0x18>
 8009b3a:	2aff      	cmp	r2, #255	; 0xff
 8009b3c:	d904      	bls.n	8009b48 <__ascii_wctomb+0x14>
 8009b3e:	228a      	movs	r2, #138	; 0x8a
 8009b40:	f04f 30ff 	mov.w	r0, #4294967295
 8009b44:	601a      	str	r2, [r3, #0]
 8009b46:	4770      	bx	lr
 8009b48:	2001      	movs	r0, #1
 8009b4a:	700a      	strb	r2, [r1, #0]
 8009b4c:	4770      	bx	lr

08009b4e <abort>:
 8009b4e:	2006      	movs	r0, #6
 8009b50:	b508      	push	{r3, lr}
 8009b52:	f000 f82d 	bl	8009bb0 <raise>
 8009b56:	2001      	movs	r0, #1
 8009b58:	f7f7 fb14 	bl	8001184 <_exit>

08009b5c <_raise_r>:
 8009b5c:	291f      	cmp	r1, #31
 8009b5e:	b538      	push	{r3, r4, r5, lr}
 8009b60:	4604      	mov	r4, r0
 8009b62:	460d      	mov	r5, r1
 8009b64:	d904      	bls.n	8009b70 <_raise_r+0x14>
 8009b66:	2316      	movs	r3, #22
 8009b68:	6003      	str	r3, [r0, #0]
 8009b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6e:	bd38      	pop	{r3, r4, r5, pc}
 8009b70:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8009b74:	b112      	cbz	r2, 8009b7c <_raise_r+0x20>
 8009b76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b7a:	b94b      	cbnz	r3, 8009b90 <_raise_r+0x34>
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	f000 f831 	bl	8009be4 <_getpid_r>
 8009b82:	462a      	mov	r2, r5
 8009b84:	4601      	mov	r1, r0
 8009b86:	4620      	mov	r0, r4
 8009b88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b8c:	f000 b818 	b.w	8009bc0 <_kill_r>
 8009b90:	2b01      	cmp	r3, #1
 8009b92:	d00a      	beq.n	8009baa <_raise_r+0x4e>
 8009b94:	1c59      	adds	r1, r3, #1
 8009b96:	d103      	bne.n	8009ba0 <_raise_r+0x44>
 8009b98:	2316      	movs	r3, #22
 8009b9a:	6003      	str	r3, [r0, #0]
 8009b9c:	2001      	movs	r0, #1
 8009b9e:	e7e6      	b.n	8009b6e <_raise_r+0x12>
 8009ba0:	2400      	movs	r4, #0
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ba8:	4798      	blx	r3
 8009baa:	2000      	movs	r0, #0
 8009bac:	e7df      	b.n	8009b6e <_raise_r+0x12>
	...

08009bb0 <raise>:
 8009bb0:	4b02      	ldr	r3, [pc, #8]	; (8009bbc <raise+0xc>)
 8009bb2:	4601      	mov	r1, r0
 8009bb4:	6818      	ldr	r0, [r3, #0]
 8009bb6:	f7ff bfd1 	b.w	8009b5c <_raise_r>
 8009bba:	bf00      	nop
 8009bbc:	2000001c 	.word	0x2000001c

08009bc0 <_kill_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	4d06      	ldr	r5, [pc, #24]	; (8009be0 <_kill_r+0x20>)
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	4611      	mov	r1, r2
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	f7f7 fafb 	bl	80011c8 <_kill>
 8009bd2:	1c43      	adds	r3, r0, #1
 8009bd4:	d102      	bne.n	8009bdc <_kill_r+0x1c>
 8009bd6:	682b      	ldr	r3, [r5, #0]
 8009bd8:	b103      	cbz	r3, 8009bdc <_kill_r+0x1c>
 8009bda:	6023      	str	r3, [r4, #0]
 8009bdc:	bd38      	pop	{r3, r4, r5, pc}
 8009bde:	bf00      	nop
 8009be0:	20000ec8 	.word	0x20000ec8

08009be4 <_getpid_r>:
 8009be4:	f7f7 bae9 	b.w	80011ba <_getpid>

08009be8 <findslot>:
 8009be8:	4b0a      	ldr	r3, [pc, #40]	; (8009c14 <findslot+0x2c>)
 8009bea:	b510      	push	{r4, lr}
 8009bec:	4604      	mov	r4, r0
 8009bee:	6818      	ldr	r0, [r3, #0]
 8009bf0:	b118      	cbz	r0, 8009bfa <findslot+0x12>
 8009bf2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009bf4:	b90b      	cbnz	r3, 8009bfa <findslot+0x12>
 8009bf6:	f7fd ff23 	bl	8007a40 <__sinit>
 8009bfa:	2c13      	cmp	r4, #19
 8009bfc:	d807      	bhi.n	8009c0e <findslot+0x26>
 8009bfe:	4806      	ldr	r0, [pc, #24]	; (8009c18 <findslot+0x30>)
 8009c00:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8009c04:	3201      	adds	r2, #1
 8009c06:	d002      	beq.n	8009c0e <findslot+0x26>
 8009c08:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8009c0c:	bd10      	pop	{r4, pc}
 8009c0e:	2000      	movs	r0, #0
 8009c10:	e7fc      	b.n	8009c0c <findslot+0x24>
 8009c12:	bf00      	nop
 8009c14:	2000001c 	.word	0x2000001c
 8009c18:	20000e18 	.word	0x20000e18

08009c1c <checkerror>:
 8009c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1e:	1c43      	adds	r3, r0, #1
 8009c20:	4604      	mov	r4, r0
 8009c22:	d109      	bne.n	8009c38 <checkerror+0x1c>
 8009c24:	f7f9 ff8e 	bl	8003b44 <__errno>
 8009c28:	2613      	movs	r6, #19
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	2700      	movs	r7, #0
 8009c2e:	4630      	mov	r0, r6
 8009c30:	4639      	mov	r1, r7
 8009c32:	beab      	bkpt	0x00ab
 8009c34:	4606      	mov	r6, r0
 8009c36:	602e      	str	r6, [r5, #0]
 8009c38:	4620      	mov	r0, r4
 8009c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c3c <_swilseek>:
 8009c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c3e:	460c      	mov	r4, r1
 8009c40:	4616      	mov	r6, r2
 8009c42:	f7ff ffd1 	bl	8009be8 <findslot>
 8009c46:	4605      	mov	r5, r0
 8009c48:	b940      	cbnz	r0, 8009c5c <_swilseek+0x20>
 8009c4a:	f7f9 ff7b 	bl	8003b44 <__errno>
 8009c4e:	2309      	movs	r3, #9
 8009c50:	6003      	str	r3, [r0, #0]
 8009c52:	f04f 34ff 	mov.w	r4, #4294967295
 8009c56:	4620      	mov	r0, r4
 8009c58:	b003      	add	sp, #12
 8009c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c5c:	2e02      	cmp	r6, #2
 8009c5e:	d903      	bls.n	8009c68 <_swilseek+0x2c>
 8009c60:	f7f9 ff70 	bl	8003b44 <__errno>
 8009c64:	2316      	movs	r3, #22
 8009c66:	e7f3      	b.n	8009c50 <_swilseek+0x14>
 8009c68:	2e01      	cmp	r6, #1
 8009c6a:	d112      	bne.n	8009c92 <_swilseek+0x56>
 8009c6c:	6843      	ldr	r3, [r0, #4]
 8009c6e:	18e4      	adds	r4, r4, r3
 8009c70:	d4f6      	bmi.n	8009c60 <_swilseek+0x24>
 8009c72:	682b      	ldr	r3, [r5, #0]
 8009c74:	260a      	movs	r6, #10
 8009c76:	466f      	mov	r7, sp
 8009c78:	e9cd 3400 	strd	r3, r4, [sp]
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	4639      	mov	r1, r7
 8009c80:	beab      	bkpt	0x00ab
 8009c82:	4606      	mov	r6, r0
 8009c84:	4630      	mov	r0, r6
 8009c86:	f7ff ffc9 	bl	8009c1c <checkerror>
 8009c8a:	2800      	cmp	r0, #0
 8009c8c:	dbe1      	blt.n	8009c52 <_swilseek+0x16>
 8009c8e:	606c      	str	r4, [r5, #4]
 8009c90:	e7e1      	b.n	8009c56 <_swilseek+0x1a>
 8009c92:	2e02      	cmp	r6, #2
 8009c94:	d1ed      	bne.n	8009c72 <_swilseek+0x36>
 8009c96:	6803      	ldr	r3, [r0, #0]
 8009c98:	260c      	movs	r6, #12
 8009c9a:	466f      	mov	r7, sp
 8009c9c:	9300      	str	r3, [sp, #0]
 8009c9e:	4630      	mov	r0, r6
 8009ca0:	4639      	mov	r1, r7
 8009ca2:	beab      	bkpt	0x00ab
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	4630      	mov	r0, r6
 8009ca8:	f7ff ffb8 	bl	8009c1c <checkerror>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d0d0      	beq.n	8009c52 <_swilseek+0x16>
 8009cb0:	4404      	add	r4, r0
 8009cb2:	e7de      	b.n	8009c72 <_swilseek+0x36>

08009cb4 <_lseek>:
 8009cb4:	f7ff bfc2 	b.w	8009c3c <_swilseek>

08009cb8 <_swiclose>:
 8009cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009cba:	2402      	movs	r4, #2
 8009cbc:	9001      	str	r0, [sp, #4]
 8009cbe:	ad01      	add	r5, sp, #4
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	4629      	mov	r1, r5
 8009cc4:	beab      	bkpt	0x00ab
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4620      	mov	r0, r4
 8009cca:	f7ff ffa7 	bl	8009c1c <checkerror>
 8009cce:	b003      	add	sp, #12
 8009cd0:	bd30      	pop	{r4, r5, pc}
	...

08009cd4 <_close>:
 8009cd4:	b538      	push	{r3, r4, r5, lr}
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	f7ff ff86 	bl	8009be8 <findslot>
 8009cdc:	4604      	mov	r4, r0
 8009cde:	b930      	cbnz	r0, 8009cee <_close+0x1a>
 8009ce0:	f7f9 ff30 	bl	8003b44 <__errno>
 8009ce4:	2309      	movs	r3, #9
 8009ce6:	6003      	str	r3, [r0, #0]
 8009ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cec:	bd38      	pop	{r3, r4, r5, pc}
 8009cee:	3d01      	subs	r5, #1
 8009cf0:	2d01      	cmp	r5, #1
 8009cf2:	d809      	bhi.n	8009d08 <_close+0x34>
 8009cf4:	4b09      	ldr	r3, [pc, #36]	; (8009d1c <_close+0x48>)
 8009cf6:	689a      	ldr	r2, [r3, #8]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d104      	bne.n	8009d08 <_close+0x34>
 8009cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009d02:	6003      	str	r3, [r0, #0]
 8009d04:	2000      	movs	r0, #0
 8009d06:	e7f1      	b.n	8009cec <_close+0x18>
 8009d08:	6820      	ldr	r0, [r4, #0]
 8009d0a:	f7ff ffd5 	bl	8009cb8 <_swiclose>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	d1ec      	bne.n	8009cec <_close+0x18>
 8009d12:	f04f 33ff 	mov.w	r3, #4294967295
 8009d16:	6023      	str	r3, [r4, #0]
 8009d18:	e7e8      	b.n	8009cec <_close+0x18>
 8009d1a:	bf00      	nop
 8009d1c:	20000e18 	.word	0x20000e18

08009d20 <_isatty>:
 8009d20:	b570      	push	{r4, r5, r6, lr}
 8009d22:	f7ff ff61 	bl	8009be8 <findslot>
 8009d26:	2509      	movs	r5, #9
 8009d28:	4604      	mov	r4, r0
 8009d2a:	b920      	cbnz	r0, 8009d36 <_isatty+0x16>
 8009d2c:	f7f9 ff0a 	bl	8003b44 <__errno>
 8009d30:	6005      	str	r5, [r0, #0]
 8009d32:	4620      	mov	r0, r4
 8009d34:	bd70      	pop	{r4, r5, r6, pc}
 8009d36:	4628      	mov	r0, r5
 8009d38:	4621      	mov	r1, r4
 8009d3a:	beab      	bkpt	0x00ab
 8009d3c:	4604      	mov	r4, r0
 8009d3e:	2c01      	cmp	r4, #1
 8009d40:	d0f7      	beq.n	8009d32 <_isatty+0x12>
 8009d42:	f7f9 feff 	bl	8003b44 <__errno>
 8009d46:	2400      	movs	r4, #0
 8009d48:	4605      	mov	r5, r0
 8009d4a:	2613      	movs	r6, #19
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	4621      	mov	r1, r4
 8009d50:	beab      	bkpt	0x00ab
 8009d52:	4606      	mov	r6, r0
 8009d54:	602e      	str	r6, [r5, #0]
 8009d56:	e7ec      	b.n	8009d32 <_isatty+0x12>

08009d58 <_init>:
 8009d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5a:	bf00      	nop
 8009d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5e:	bc08      	pop	{r3}
 8009d60:	469e      	mov	lr, r3
 8009d62:	4770      	bx	lr

08009d64 <_fini>:
 8009d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d66:	bf00      	nop
 8009d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6a:	bc08      	pop	{r3}
 8009d6c:	469e      	mov	lr, r3
 8009d6e:	4770      	bx	lr
