"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&refinements%3D4294967269%26matchBoolean%3Dtrue%26searchField%3DSearch_All%26queryText%3D%28%28Design+Automation+Conference+.LB.DAC.RB.%29+AND+2007%29",2015/06/23 14:45:06
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"A. Richard Newton, 1951 - 2007","Levitan, S.P.","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","ii","ii","Summary form only given, as follows. Richard was also a strong supporter of the Design Automation Conference (DAC); he was the Chair of the conference in 1991, and gave a keynote address in 1995. He participated and chaired a half-dozen panels, and authored over 25 technical papers. His first paper appeared in the 1982 proceedings, and his research will continue to be used as a reference for many years to come. However, Richard's impact on DAC can not be so simply quantified. He was a leader and inspiration to everyone who participated in the conference for many years. And, he was instrumental in establishing and growing the essential relationship between the academic and industrial participants that make DAC a unique conference. As a community we are recognizing Richard's contributions and legacy in different ways. The Electronic Design Automation Consortium with friends and colleagues of Richard's have set up and funded an endowed professor chair at the Univ. of California, Berkeley. IEEE-CEDA together with ACM SIGDA have plans to award the A. Richard Newton Technical Impact Award in Electronic Design Automation to honor a person or persons for an outstanding technical contribution within the scope of electronic design automation. The DAC Executive Committee has also chosen to name our existing DAC Graduate Scholarships after Richard Newton. We feel that supporting young faculty and graduate research is an appropriate way to honor his vision and carry out some of his goals. For those young researchers who did not have the pleasure of knowing Richard personally, and are curious to learn about his work, they need look no further than the proceedings of the conference he helped shape to be inspired by the depth and breadth of his contributions to our field.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261116","","Newton, A. Richard;Obituaries","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"DFM reality in sub-nanometer IC design","Verghese, Nishath; Hurat, Philippe","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","226","231","The impact of sub-nanometer (below 90nm) effects on IC designs needs to be clearly understood to ensure that (1) manufacturing variations are considered during design to avoid catastrophic failures, and (2) the expected performance simulated in design is actually realized on silicon to avoid parametric failures. This paper discusses design for manufacturing solutions that enable designers to predict systematic manufacturing variations during design to detect and repair catastrophic and parametric failures. This paper presents real examples of design sensitivities to sub-nanometer manufacturing variations and the need to correctly analyze, optimize and verify the design before manufacturing by using appropriate EDA solutions which bring the effects of manufacturing variations in the design flow.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357990","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196036","","Delay effects;Design engineering;Design for manufacture;Design methodology;Design optimization;Pulp manufacturing;Semiconductor device manufacture;Shape;Silicon;Virtual manufacturing","design for manufacture;electronic design automation;integrated circuit design;nanotechnology","DFM;EDA solutions;catastrophic failures;design for manufacturing;parametric failures;subnanometer IC design;subnanometer manufacturing variations;systematic manufacturing variations","","1","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264","Kai Huang; Sang-il Han; Popovici, K.; Brisolara, L.; Guerin, X.; Lei Li; Xiaolang Yan; Soo-Ik Chae; Carro, L.; Jerraya, A.A.","Zhejiang Univ., Zhejiang","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","39","42","System-level design methodologies have been introduced as a solution to handle the design complexity of embedded multiprocessor SoC (MPSoC) systems. In this paper we describe a system-level design flow starting from Simulink specification, focusing on concurrent hardware and software design and verification at four different abstraction levels: Simulink Combined Algorithm and Architecture Model (CAAM), Virtual Architecture, Transaction-accurate Model and Virtual Prototype. We used two multimedia applications, Motion-JPEG and H.264, to evaluate this design flow. Experimental results show that our design flow can generate various MPSoC architectures from Simulink CAAM correctly and efficiently, allowing processor and task design space exploration at different abstraction levels.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261140","Design;Experimentation;H.264;MPSoC design;Motion-JPEG;Simulink;automatic code generation;simulation","Application software;Computer architecture;Hardware;Process design;Software algorithms;Software design;Software prototyping;Space exploration;System-level design;Virtual prototyping","embedded systems;hardware-software codesign;image coding;multiprocessing systems;system-on-chip","H.264;MPSoC architectures;MPSoC systems;Simulink CAAM;Simulink combined algorithm and architecture model;Simulink specification;Simulink-based MPSoC design flow;abstraction levels;concurrent hardware and software design;design complexity;embedded multiprocessor SoC;motion-JPEG;multimedia applications;system-level design methodology;transaction-accurate model;virtual architecture;virtual prototype","","1","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"DAC Highlights","Sapatnekar, S.; Stok, L.","University of Minnesota","Design & Test of Computers, IEEE","20071008","2007","24","5","502","504","The 44th Design Automation Conference (DAC) was held on 4-8 June 2007 in San Diego, California, and brought together design engineers, managers, developers, and researchers from industry and academia. This report provides a short summary of the technical trends in this premier event on electronic design automation and silicon solutions.","0740-7475","","","10.1109/MDT.2007.160","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4338473","DAC;Design Automation Conference;automotive electronics;electronic design automation;semiconductor industry","Automobiles;Automotive electronics;Consumer electronics;Design for manufacture;Design methodology;Electronic design automation and methodology;Electronic equipment testing;Electronics industry;Power system reliability;Virtual manufacturing","","","","0","","","","","Sept.-Oct. 2007","","IEEE","IEEE Journals & Magazines"
"Trusted Design in FPGAs","Trimberger, S.","Xilinx, San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","5","8","Using FPGAs, a designer can separate the design process from the manufacturing flow. Therefore, the owner of a sensitive design need not expose the design to possible theft and tampering during its manufacture, dramatically simplifying the process of assuring trust in that design. Modern FPGAs include bitstream security features that turn the fielded design trust problem into an information security problem, with well-known cryptographic information security solutions. The generic nature of the FPGA base array allows the validation expense to be amortized over all designs targeted to that base array. Even the task of checking design tools is simplified by using non-destructive checks of the FPGA design.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261133","Cryptography;Design;FPGA;Security;Trusted Design","Computer aided manufacturing;Cryptography;Field programmable gate arrays;Information security;Manufacturing processes;Packaging;Phased arrays;Process design;Protection;Testing","cryptography;field programmable gate arrays;logic design","FPGA design;bitstream security feature;cryptographic information security solution;trusted design problem","","2","5","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Modeling Litho-Constrained Design Layout","Min-Chun Tsai; Zhang, D.; Zongwu Tang","Synopsys ATG, Mountain View","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","354","357","This paper derived a method of modeling litho-constrained layout in design stage. The model applies directly on design layout and does not require mask-synthesis steps. Results show we can capture design-relevant litho ""hot-spots"" within a matter of an hour on a large full-chip data. This method proves that the hot- spot information is embedded in original design layout and can be extracted with strong signal. This method enables a designer to correct real hot-spots before tape-out. It provides a mechanism to quantify the sensitivity of layout configuration to lithography printability and to guide OPC to focus on litho-sensitive regions.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261205","Algorithms;DFM;Design;Design Rules;Lithography;Modeling;OPC;Verification;Yield","Data mining;Design methodology;Design optimization;Foundries;Integrated circuit technology;Lithography;Pattern matching;Permission;Runtime;Signal design","design for manufacture;integrated circuit layout;integrated circuit modelling;integrated circuit yield;proximity effect (lithography)","OPC;circuit modeling;design for manufacture;design-relevant litho hot-spots;hot-spot correction;layout configuration;lithoconstrained design layout;lithography printability;lithosensitive region;optical proximity correction","","0","8","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign","Ren-Jie Lee; Ming-Fang Lai; Hung-Ming Chen","Dept. of Electron. Eng. & SoC Res. Center, Nat. Chiao Tung Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","804","809","Deep submicron effects drive the complication in designing chips, as well as in package designs and communications between package and board. As a result, the iterative interface design has been a time-consuming process. This paper proposes a novel and efficient approach to designating pin-out for flip-chip BGA package when designing chipsets. The proposed approach can not only automate the assignment of more than 200 I/O pins on package, but also precisely evaluate package size which accommodates all pins with almost no void pin positions, as good as the one from manual design. Furthermore, the practical experience and techniques in designing such interface has been accounted for, including signal integrity, power delivery and routability. This efficient pin-out designation and package size estimation by pin-block design and floorplanning provides much faster turn around time, thus enormous improvement in meeting design schedule. The results on two real cases show that our methodology is effective in achieving almost the same dimensions in package size, compared with manual design in weeks, while simultaneously considering critical issues in package-board codesign. To the best of our knowledge, this is the first attempt in solving flip-chip pin-out placement problem in package-board codesign.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358088","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196134","","Costs;Design engineering;Electronics packaging;Geometry;Lead;Pins;Printed circuits;Process design;Signal design;Time to market","ball grid arrays;flip-chip devices;integrated circuit design;integrated circuit layout;integrated circuit packaging","chipsets design;deep submicron effects;flip-chip BGA package;flip-chip pin-out designation respin;floorplanning;iterative interface design;package-board codesign;pin-block design","","5","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Multi-Core Design Automation Challenges","Darringer, J.A.","IBM, Yorktown Heights","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","760","764","The trend to multi-core chip designs presents new challenges for design automation, while the increased reuse of components may offer solutions. This paper describes some of the key challenges with attention paid to three enablers: a physical architecture to streamline chip integration, the linking of early analysis tools around shared data and an updated verification approach for multi-core designs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261285","Design;Multi-core systems;design automation;floorplanning;performance;performance analysis;power estimation;thermal analysis;verification","Application software;Application specific integrated circuits;Design automation;Integrated circuit interconnections;Multicore processing;Performance analysis;Permission;Power system interconnection;System performance;Yarn","integrated circuit design;microprocessor chips","multicore chip designs;multicore design automation;physical architecture","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems","Rajnak, A.; Kumar, A.","Mentor Graphics, Vienna","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","556","561","Complexity of automotive EE systems has grown exponentially during the past decade. Model-based function design and simulation are widely accepted and used by the Automotive EE community of today, to face some of the challenges. Emerging new standards - like AUTOSAR - bring standardized interfaces to low-level software, reducing cost and most importantly introducing a new level of abstraction to function implementers. Ease of software component reuse is another novel benefit brought by AUTOSAR. However, there is little guidance on how to translate the results of model-based function design into robust and efficient system implementations in a highly distributed environment. This paper outlines a proposed system level design methodology, supported by a set of point-tools, to bridge the Implementation Abyss. The flow covers: model transformation, architecture design, scheduling of networks and tasks distributed across multiple ECUs, harness design - followed by metrics and criteria-based evaluation of the resulting architecture. Automated creation of AUTOSAR-compliant configuration files for ECU generation is provided to complete the process.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261245","AUTOSAR;CAN;Design;LIN;Scheduling;System-Level Design","Automotive engineering;Bridges;Computational modeling;Computer architecture;Cost function;Design optimization;Distributed computing;Robustness;Software standards;System-level design","CAD;automotive engineering;distributed processing;open systems;software architecture;software reusability","AUTOSAR;computer-aided architecture design;distributed automotive EE systems;model-based function design;software component reuse","","1","","9","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"DFM/DFY practices during physical designs for timing, signal integrity, and power","Shi-Hao Chen; Ke-Cheng Chu; Jiing-Yuan Lin; Cheng-Hong Tsai","Global UniChip Corp., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","232","237","We present our experience of DFM (design for manufacturability) and DFY (design for yield) considerations on physical designs at 0.13 mum and below technology nodes. The impact of some DFM approaches on timing and signal integrity are addressed. We also present our experience of yield analysis and improvement for the designs with process variation and dynamic IR drop issues.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357991","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196037","","Design for manufacture;Design optimization;Lithography;Manufacturing processes;Process design;Prototypes;Routing;Signal design;Timing;Wire","design for manufacture;integrated circuit design;integrated circuit yield;manufacturing processes;timing","0.13 micron;DFM;DFY;design for manufacturability;design for yield;dynamic IR drop;physical designs;process variation;signal integrity;timing integrity;yield analysis","","3","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Verification Methodologies in a TLM-to-RTL Design Flow","Kasuya, A.; Tesfaye, T.","JEDA Technol. Inc., Los Altos","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","199","204","SoC based system developments commonly employ ESL design methodologies and utilize multiple levels of abstract models to provide feasibility study models for architects and development platforms for software engineers. Such models are evolving to finer abstract models as the development moves forward. The correctness of these models coupled with the ability of having a temporal debug environment to identify and fix model issues is critical for both hardware and software development efforts that make use of such models. This paper presents the mechanism to construct temporal assertions at models in various abstract levels and reuse the assertions on models at different abstract level.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261171","Assertion;Design;Languages;Measurement;PV;PVT;Performance;Reliability;Standardization;SystemC;TLM;Verification","Clocks;Design automation;Design engineering;Design methodology;Hardware;Logic;Programming;System testing;System-level design;Timing","CAD;software engineering","ESL design methodologies;TLM-to-RTL design flow;computer-aided design;software engineers;temporal debug environment;verification methodologies","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design tool solutions for mixed-signal/RF circuit design in CMOS nanometer technologies","Gielen, G.G.E.","Dept. of Electr. Eng., Katholieke Universiteit Leuven","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","432","437","The scaling of CMOS technology into the nanometer era enables the fabrication of highly integrated systems, which increasingly contain analog and/or RF parts. However, scaling into the nanometer era also brings problems of leakage power, increasing variability and degradation, reducing supply voltages and worsening signal integrity conditions, all this in combination with tightening time-to-market constraints. Design methodologies and tools need to be developed to address these problems. This invited paper describes progress in modeling techniques for design and verification of complex integrated systems, in circuit and yield optimization tools for analog/RF circuits, as well as in signal integrity analysis methods such as EMC/EMI analysis.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358024","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196070","","CMOS technology;Circuit synthesis;Degradation;Design methodology;Fabrication;Integrated circuit technology;Radio frequency;Signal analysis;Time to market;Voltage","CMOS integrated circuits;integrated circuit design;mixed analogue-digital integrated circuits;nanoelectronics;radiofrequency integrated circuits","CMOS nanometer technologies;EMC/EMI analysis;RF circuit design;design tool solutions;design verification;mixed signal design","","2","","31","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"System-Level Design Flow Based on a Functional Reference for HW and SW","Tibboel, W.; Reyes, V.; Klompstra, M.; Alders, D.","NXP, Eindhoven","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","23","28","Heterogeneous MPSoC design where flexible programmable cores are combined with optimized HW co-processors is a quite complex and challenging task. In this paper, we present a system- level design flow that uses a single functional reference for modeling both HW and SW. The models follow an interface- centric design approach based on the TTL interface (Task Transaction Level). TTL models are applied at all three abstraction levels of the design flow: functional, architecture and implementation level. The TTL model at the functional level serves as the functional reference. HW implementations are generated from refined TTL models by behavioral synthesis tooling. Likewise, SW implementations are supported by source code transformations. Both the HW and SW implementations are verified against the functional reference. Details of the complete flow are presented in the paper through an MP3 case study.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261137","Behavioral synthesis;Code transformation;Design;Functional reference;Performance;Platform interface;System-level design;Task Transaction Level","Coprocessors;Design optimization;Digital audio players;Embedded system;Error correction;Multiprocessing systems;Permission;Process design;System-level design","system-on-chip","behavioral synthesis;code transformation;flexible programmable cores;functional reference;system-level design flow;task transaction level","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture","Wei Zhang; Li Shang; Jha, N.K.","Princeton Univ., Princeton","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","300","305","NATURE is a recently developed hybrid nano/CMOS reconfigurable architecture. It consists of complementary metal- oxide semiconductor (CMOS) reconfigurable logic and interconnect fabric, and carbon nanotube-based non-volatile on- chip configuration memory. Compared to existing CMOS- based field-programmable gate arrays (FPGAs), NATURE increases logic density by more than an order of magnitude and offers cycle-by-cycle run-time reconfiguration capability. As opposed to some other recently proposed hybrid nano/CMOS designs, which mostly rely on the not-yet-mature self-assembly fabrication process, NATURE is compatible with mainstream photolithography fabrication techniques. Thus, NATURE offers a commercially feasible technology with high performance, superior integration density, and excellent run-time flexibility. In this paper, we present an integrated design and optimization platform for NATURE, called NanoMap. Given an input design specified in register-transfer level (RTL) and/or gate-level VHDL, NanoMap optimizes and implements the design on NATURE through logic mapping, temporal clustering, placement, and routing. NATURE offers a highly- efficient computation model, called temporal logic folding. A logic circuit can be arbitrarily folded into a sequence of logic stages, which temporally share and execute on the same hardware resource using fine-grain run-time reconfiguration. To effectively leverage this feature, we propose and develop novel mapping techniques which can automatically explore and identify the best temporal logic folding configuration, targeting area, delay or area-delay product. It uses a force- directed scheduling technique to optimize and balance resource usage across different folding cycles. It provides significant design flexibility in performing area-delay tradeoffs under various user-specified constraints. Experimental results demonstrate that NanoMap can judiciously trade off area and delay, and effectively exploit the different features - of NATURE.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261195","Algorithms;NATURE;NRAM;design;dynamic reconfiguration;logic folding;logic mapping","Delay effects;Design optimization;Fabrication;Field programmable gate arrays;Integrated circuit interconnections;Logic arrays;Logic circuits;Reconfigurable architectures;Reconfigurable logic;Runtime","CMOS logic circuits;field programmable gate arrays;hardware description languages;integrated circuit design;logic design;semiconductor nanotubes","NATURE;NanoMap;carbon nanotube-based;complementary metal-oxide semiconductor reconfigurable logic;cycle-by-cycle run-time reconfiguration capability;field-programmable gate arrays;gate-level VHDL;hybrid nanotube-CMOS dynamically reconfigurable architecture;integrated design optimization flow;interconnect fabric;nonvolatile on-chip configuration memory;register-transfer level","","0","","20","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Parameterized Macromodeling for Analog System-Level Design Exploration","Jian Wang; Xin Li; Pileggi, L.T.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","940","943","In this paper we propose a novel parameterized macromodeling technique for analog circuits. Unlike traditional macromodels that are only extracted for a small variation space, our proposed approach captures a significantly larger analog design space to facilitate system-level design exploration. Combining a novel piece-wise approximation algorithm and a new multi-point model- order-reduction approach, the proposed method generates compact macromodels covering the entire feasible design space. Our experiments demonstrate that using such models can achieve more than 60 x speed-up while incurring less than 4 % overall error when varying design parameters by an order of magnitude.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261318","Algorithms;Analog macromodeling;Design;parameterized macromodel","Algorithm design and analysis;Analog circuits;Approximation algorithms;Computational modeling;Design optimization;Differential algebraic equations;Integrated circuit interconnections;Partitioning algorithms;Permission;System-level design","analogue circuits;network synthesis;reduced order systems","analog circuits;multipoint model-order-reduction approach;parameterized macromodeling technique;piece-wise approximation algorithm;system-level design","","1","1","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design Methodology for Pipelined Heterogeneous Multiprocessor System","Seng Lin Shee; Parameswaran, S.","Univ. of New South Wales, Sydney","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","811","816","Multiprocessor SoC systems have led to the increasing use of parallel hardware along with the associated software. These approaches have included coprocessor, homogeneous processor (e.g. SMP) and application specific architectures (i.e. DSP, ASIC). ASIPs have emerged as a viable alternative to conventional processing entities (PEs) due to its configurability and programmability. In this work, we introduce a heterogeneous multi-processor system using ASIPs as processing entities in a pipeline configuration. A streaming application is taken and manually broken into a series of algorithmic stages (each of which make up a stage in a pipeline). We formulate the problem of mapping each algorithmic stage in the system to an ASIP configuration, and propose a heuristic to efficiently search the design space for a pipeline-based multi ASIP system. We have implemented the proposed heterogeneous multiprocessor methodology using a commercial extensible processor (Xtensa LX from Tensilica Inc.). We have evaluated our system by creating two benchmarks (MP3 and JPEG encoders) which are mapped to our proposed design platform. Our multiprocessor design provided a performance improvement of at least 4.1 IX (JPEG) and 3.36X (MP3) compared to the single processor design. The minimum cost obtained through our heuristic was within 5.47% and 5.74% of the best possible values for JPEG and MP3 benchmarks respectively.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261295","ASIP;Design;Experimentation;Hardware/software partitioning;Performance;architecture","Application software;Application specific processors;Computer architecture;Coprocessors;Design methodology;Digital audio players;Digital signal processing;Hardware;Multiprocessing systems;Pipelines","coprocessors;hardware-software codesign;image coding;pipeline processing;system-on-chip","ASIP;JPEG;MP3;application specific architectures;conventional processing entity;coprocessor;design methodology;extensible processor;heterogeneous multiprocessor methodology;homogeneous processor;multiprocessor SoC systems;multiprocessor design;parallel hardware;pipeline configuration;pipelined heterogeneous multiprocessor system;single processor design","","3","","32","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Early Power-Aware Design & Validation: Myth or Reality?","Kamhi, G.; Miller, Sarah; Mentor, Stephen Bailey; Nebel, W.H.; Wong, YC; Karmann, Juergen; Macii, E.; Kosonocky, S.; Curtis, S.","Intel, Haifa, Israel. +972 (4) 865 5412, gila@intel.com","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","210","211","Design for low power is crucial for developing and optimizing complex SoCs. Typically, power issues are tackled at the gate-level and backend stages, disconnected from micro-architectural power features or RTL. However, there is growing debate about which stage of the design process is best for dealing with power issues. Leaders associated with the EDA industry and R&D realm will debate whether early power-aware design and validation is viable, and will hold a spirited discussion to determine at which stage of the design process power issues should be tackled: gate level and below, or system level. They will cover various issues involved in automating or establishing a well understood flow/process that delivers quality results, and also will consider organizational hurdles. Attendees will leave this session armed with key questions and valuable insights, and will be challenged to consider if they should change their approach to low-power design.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261173","Architectural level;Design;Low Power;Measurement;Performance;Power analysis;Power estimation;Power-aware;RTL;System Level;Verification","Batteries;Consumer electronics;Costs;Design engineering;Design optimization;Energy consumption;Power engineering and energy;Process design;Quality management;Risk management","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design Methodology for 2.4GHz Dual-Core Microprocessor","Ito, N.; Komatsu, H.; Kanuma, A.; Yoshitake, A.; Tanamura, Y.; Sugiyama, H.; Yamashita, R.; Nabeya, K.; Yoshino, H.; Yamanaka, H.; Yanagida, M.; Ozeki, Y.; Ishizaka, K.; Kono, T.; Isoda, Y.","Fujitsu Ltd., Kawasaki","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","896","901","This paper presents a design methodology that was applied to the design of a 2.4GHz dual-core SPARC64trade microprocessor with 90nm CMOS technology. It focuses on the newly adopted techniques, such as efficient data management in dual-core design, fast delay calculation of the noise-immune clock distribution circuit, enhanced signal integrity analysis of a large-scale custom macro design, and enhanced diagnosis capability using a logic BIST circuit.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358103","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196149","BIST;Microprocessor;clock;custom macro;dual-core;signal integrity;test","CMOS logic circuits;CMOS technology;Circuit noise;Clocks;Delay;Design methodology;Large-scale systems;Microprocessors;Signal analysis;Signal design","CMOS integrated circuits;built-in self test;logic design;microprocessor chips","2.4 GHz;90 nm;CMOS technology;dual-core design;dual-core microprocessor;logic BIST circuit;noise-immune clock distribution circuit;signal integrity analysis","","0","","8","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Design of Rotary Clock Based Circuits","Zhengtao Yu; Xun Liu","Univ. Raleigh, Raleigh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","43","48","Rotary clock technique has been shown to reduce the power dissipation of clock distribution by up to 80%. However, to our knowledge, no practical digital synchronous circuit has been designed that utilizes the rotary technique due to the multi-phase nature of rotary clock signals and the strong coupling between a rotary clock network and the circuit it drives. In this paper, we make the first attempt to design rotary based circuit by proposing a unified clock and circuit design methodology. Given a sequential circuit and a clock frequency, our scheme derives a rotary clock network and a functionally equivalent circuit so that they can be integrated to operate reliably at the target frequency. We have applied our scheme to design several rotary clock based DSP modules. Simulation results show that all designs operate correctly with no timing violation. Compared with designs using conventional clock trees, our designs achieve an average clock power saving of more than 70%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261141","Algorithms;Circuit synthesis;Clocks;Design;Design automation;Synchronization","Circuit synthesis;Clocks;Coupling circuits;Digital signal processing;Equivalent circuits;Frequency;Integrated circuit reliability;Power dissipation;Sequential circuits;Signal design","digital signal processing chips;integrated circuit design;sequential circuits","DSP modules;circuit design methodology;rotary clock technique;sequential circuit","","4","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"WCOMP: Waveform Comparison Tool for Mixed-signal Validation Regression in Memory Design","Peng Zhang; Wai-Shing Luk; Yu Song; Jiarong Tong; Tang, P.; Xuan Zeng","Intel Technol. Dev. Co., Ltd., Shanghai","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","209","214","The increasing effort on full-chip validation constrains design cost and time-to-market. A waveform comparison tool named WCOMP is presented to automate mixed-signal validation regression in memory design. Unlike digital waveform comparison tools, WCOMP compares mixed-signal waveforms for functional match instead of graphical match, which tally with the requirements of full-chip validation regression. Simulations with different regression runs, process parameters, voltages and temperatures can be functionally compared. The methods are proved to be effective in Intelreg Flash memory design.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357987","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196033","","Analytical models;Application specific integrated circuits;Circuit simulation;Clocks;Computational modeling;Costs;Flash memory;Laboratories;Propagation delay;Voltage","electronic design automation;flash memories;mixed analogue-digital integrated circuits;regression analysis","Flash memory design;WCOMP;automated mixed-signal validation regression;design cost;full-chip validation;functional match;time-to-market;waveform comparison tool","","1","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop","Kunhyuk Kang; Keejong Kim; Roy, K.","Purdue Univ., West Lafayette","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","934","939","This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize on-chip phase locked loop (PLL) as a sensor to detect process, V<sub>DD</sub>, and temperature (PVT) variations or even temporal degradation stemming from negative bias temperature instability (NBTI). We will show that control voltage (V<sub>cnt</sub>) of voltage controlled oscillator (VCO) in PLL can dynamically capture performance variations in circuit. By utilizing the V<sub>cnt</sub> signal of PLL, we propose variation resilient circuit design using adaptive body bias (VR-ABB). V<sub>cnt</sub> is used to generate an optimal body bias for various circuit blocks in order to avoid possible timing failures. Correspondingly, circuits can be designed with a significantly relaxed timing constraint compared to the conventional approaches, where a large amount of design resources can be wasted to take care of the worst case situations. We have demonstrated our approach using an 8 bit ripple carry adder (RCA) as an example circuit. Results show that even under extreme variations, reasonable parametric yield can be maintained while minimizing other design resources such as area and power.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261317","Design;NBTI;PLL;Process Variation;System Reliability","Circuit synthesis;Degradation;Negative bias temperature instability;Niobium compounds;Phase detection;Phase locked loops;Temperature sensors;Timing;Titanium compounds;Voltage-controlled oscillators","logic design;low-power electronics;oscillators;phase locked loops","adaptive body bias;negative bias temperature instability;on-chip phase locked loop;ripple carry adder;variation resilient low-power circuit design;voltage controlled oscillator","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"System Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor; Realizing 3.2 Gbps Data Rate per Memory Lane in Low Cost, High Volume Production","Wai-Yeung Yip; Best, S.; Beyene, W.; Schmitt, R.","Platform Solutions, Rambus Inc., Los Altos, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","858","865","This paper describes the design and analysis of the 3.2 Gbps XDRtrade memory system of the Cell Broadband Enginetrade (Cell BE) processor developed by Sony Corporation, Sony Computer Entertainment, Toshiba and IBM. A system co-design and co-analysis approach was applied where different components of the system are designed and analyzed simultaneously to allow trade-offs to be made to optimize system electrical characteristics at low overall system cost. The XDR memory interface circuit implemented in the Cell BE processor, the power delivery system design and analysis, and the interface statistical signal integrity analysis will be described to illustrate this design and analysis approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358097","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196143","","Bandwidth;Circuits;Clocks;Costs;Electronic mail;Engines;Random access memory;Signal analysis;Signal processing;Timing","integrated circuit design;integrated memory circuits;memory architecture;microprocessor chips","3.2 Gbits/s;Cell Broadband Engine processor;IBM;Sony Computer Entertainment;Sony Corporation;Toshiba;XDR memory interface circuit;XDR memory system;interface statistical signal integrity analysis;power delivery system analysis;power delivery system design;system co-analysis;system co-design","","2","","4","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Software Performance Estimation in MPSoC Design","Oyamada, M.; Wagner, F.R.; Bonaciu, M.; Cesario, W.; Jerraya, A.","UFRGS, Inst. de Informatica, Porto Alegre","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","38","43","Estimation tools are a key component of system-level methodologies, enabling a fast design space exploration. Estimation of software performance is essential in current software-dominated embedded systems. This work proposes an integrated methodology for system design and performance analysis. An analytic approach based on neural networks is used for high-level software performance estimation. At the functional level, this analytic tool enables a fast evaluation of the performance to be obtained with selected processors, which is an essential task for the definition of a ""golden"" architecture. From this architectural definition, a tool that refines hardware and software interfaces produces a bus-functional model. A virtual prototype is then generated from the bus-functional model, providing a global, cycle-accurate simulation model and offering several features for design validation and detailed performance analysis. Our work thus combines an analytic approach at functional level and a simulation-based approach at bus functional level. This provides an adequate trade-off between estimation time and precision. A multiprocessor platform implementing an MPEG4 encoder is used as case study, and the analytic estimation results in errors only up to 17% when compared to the virtual platform simulation. On the other hand, the analytic estimation takes only 17 seconds, against 10 minutes using the cycle-accurate simulation model.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357789","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195993","","Analytical models;Computer architecture;Embedded system;Hardware;Neural networks;Performance analysis;Refining;Software performance;Space exploration;System analysis and design","circuit CAD;coprocessors;formal verification;image coding;integrated software;multiprocessing systems;neural nets;software performance evaluation;system-on-chip","MPEG4 encoder;MPSoC design;bus-functional model;cycle-accurate simulation model;design space exploration;design validation;integrated methodology;multiprocessor platform;neural networks;performance analysis;software performance estimation;software-dominated embedded systems","","4","3","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design","Jia-Wei Fang; Chin-Hsiung Hsu; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","606","611","The flip-chip package provides a high chip-density solution to the demand for more I/O pads of VLSI designs. In this paper, we present the first routing algorithm in the literature for the pre-assignment flip-chip routing problem with a pre-defined netlist among pads and wire-width and signal-skew considerations. Our algorithm is based on integer linear programming (ILP) and guarantees to find an optimal solution for the addressed problem. It adopts a two-stage technique of global routing followed by detailed routing. In global routing, it first uses two reduction techniques to prune redundant solutions and create a global-routing path for each net. Without loss of the solution optimality, our reduction techniques can further prune the ILP variables (constraints) by 85.5% (98.0%) on average over a recent reduction technique. The detailed routing applies X-based grid- less routing to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all signal-skew constraints, under reasonable CPU times, while recent related work results in much inferior solution quality.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261254","Algorithms;Design;Detailed Routing;Global Routing;Physical Design","Algorithm design and analysis;Central Processing Unit;Design engineering;Electronics packaging;Integer linear programming;Integrated circuit layout;Joining processes;Routing;Signal design;Very large scale integration","VLSI;circuit optimisation;flip-chip devices;integer programming;integrated circuit design;integrated circuit packaging;linear programming;network routing","VLSI design;flip-chip design;integer linear programming;reduction technique;routing algorithm","","9","","7","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Abstract, Multifaceted Modeling of Embedded Processors for System Level Design","Schirner, G.; Gerstlauer, A.; Domer, R.","Center for Embedded Comput. Syst., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","384","389","Embedded software is playing an increasing role in todays SoC designs. It allows a flexible adaptation to evolving standards and to customer specific demands. As software emerges more and more as a design bottleneck, early, fast, and accurate simulation of software becomes crucial. Therefore, an efficient modeling of programmable processors at high levels of abstraction is required. In this article, we focus on abstraction of computation and describe our abstract modeling of embedded processors. We combine the computation modeling with task scheduling support and accurate interrupt handling into a versatile, multi-faceted processor model with varying levels of features. Incorporating the abstract processor model into a communication model, we achieve fast co-simulation of a complete custom target architecture for a system level design exploration. We demonstrate the effectiveness of our approach using an industrial strength telecommunication example executing on a Motorola DSP architecture. Our results indicate the tremendous value of abstract processor modeling. Different feature levels achieve a simulation speedup of up to 6600 times with an error of less than 8% over a ISS based simulation. On the other hand, our full featured model exhibits a 3% error in simulated timing with a 1800 times speedup.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358016","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196062","","Communication industry;Computational modeling;Computer architecture;Digital signal processing;Embedded computing;Embedded software;Job shop scheduling;Processor scheduling;System-level design;Timing","embedded systems;integrated circuit design;integrated circuit modelling;logic design;microprocessor chips;processor scheduling;system-on-chip","Motorola DSP architecture;abstract multifaceted modeling;abstract processor model;communication model;embedded processors;embedded software;interrupt handling;multifaceted processor model;programmable processors;system level design exploration;system-on-chip design;task scheduling support","","12","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Overview on Low Power SoC Design Technology","Usami, K.","Dept. of Inf. Sci. & Eng., Shibaura Inst. of Technol., Tokyo","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","634","636","So far, low power design for SoC has mainly focused on techniques to reduce dynamic power and standby leakage power. In further scaled devices, design technology to reduce active leakage power at the operation mode becomes indispensable. This is because the share of leakage power in the total operation power continues to increase as the device gets scaled. This paper gives a brief overview on the conventional leakage reduction techniques and describes novel approaches to use run-time power gating for active leakage reduction.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358057","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196103","","Design engineering;Gate leakage;Information science;Leakage current;MOSFETs;Paper technology;Power dissipation;Power engineering and energy;Runtime;Temperature","integrated circuit design;logic design;low-power electronics;system-on-chip","active leakage power;active leakage reduction;power SoC design technology;run-time power gating;system-on-chip","","2","","4","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"OPC-Free and Minimally Irregular IC Design Style","Maly, W.; Yi-Wei Lin; Marek-Sadowska, M.","CMU, Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","954","957","Advancements in IC manufacturing technologies allow for building very large devices with billions of transistors and with complex interactions between them encapsulated in a huge number of design rules. To ease designers' efforts in dealing with electrical and manufacturing problems, regular layout style seems to be a viable option. In this paper we analyze regular layouts in an IC manufacturability context and define their desired properties. We introduce the OPC-free IC design methodology and study properties of cells designed for this layout style that have various degrees of regularity.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261321","DFM;IC layout regularity;OPC-free;Performance;VLSI;advanced technology;design;design paradigm;economics;manufacturability;multiple exposure","Buildings;Costs;Design for manufacture;Integrated circuit layout;Integrated circuit modeling;Integrated circuit technology;Investments;Manufacturing;Shape;Transistors","VLSI;design for manufacture;integrated circuit layout;integrated circuit manufacture;proximity effect (lithography)","IC layout;IC manufacturability;OPC-free IC design;VLSI;layout style;transistors","","3","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Novel Performance-Driven Topology Design Algorithm","Min Pan; Chu, C.; Patra, P.","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","244","249","This paper presents a very efficient algorithm for performance-driven topology design for interconnects. Given a net, it first generates A-tree topology using table lookup and net-breaking. Then a performance-driven post-processing heuristic not restricting to A-tree topology improves the obtained topology by considering the sink positions, required time and load capacitance to achieve better timing. Experimental results show that our new technique can produce topologies with better timing and is hundreds of times faster than traditional approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357993","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196039","","Algorithm design and analysis;Approximation algorithms;Capacitance;Circuit topology;Delay effects;Design engineering;Integrated circuit interconnections;Routing;Table lookup;Timing","circuit CAD;integrated circuit design;integrated circuit interconnections;table lookup;tree searching","A-tree topology;interconnects design;net-breaking technique;performance-driven topology design algorithm;table lookup","","4","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability","Lin, C.-W.; Ming-Chao Tsai; Kuang-Yao Lee; Tai-Chen Chen; Ting-Chi Wang; Yao-Wen Chang","Graduate Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","238","243","As IC process geometries scale down to the nanometer territory, the industry faces severe challenges of manufacturing limitations. To guarantee yield and reliability, physical design for manufacturability and reliability has played a pivotal role in resolution and thus yield enhancement for the imperfect manufacturing process. In this paper, we introduce major challenges arising from nanometer process technology, survey key existing techniques for handling the challenges, and provide some future research directions in physical design for manufacturability and reliability.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357992","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196038","","Computer aided manufacturing;Costs;Design engineering;Industrial electronics;Manufacturing industries;Manufacturing processes;Optical distortion;Optical scattering;Reliability engineering;Wires","design for manufacture;integrated circuit reliability;integrated circuit yield;manufacturing processes;nanotechnology","IC process;imperfect manufacturing process;nanometer process technology;physical design for manufacturability;physical design for reliability;yield enhancement","","3","","43","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks","Taylor, B.; Pileggi, L.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","344","349","As minimum feature sizes continue to scale down, increasing difficulties with subwavelength lithography have spurred research into more regular layout styles, such as restrictive design rules (RDRs) and regular logic fabrics. In this paper we show that the simplicity and discreteness of regular fabrics give rise to powerful exact combinatorial optimization methods for the brick layout problem (the regular fabric equivalent of the cell layout problem). These methods are either inapplicable or intractable for less regular layout styles, such as the DRC-based approach of standard cell layout. Results from our prototype tool demonstrate that these optimization methods are quite practical for bricks of typical size found in large-scale designs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261203","Algorithms;Boolean satisfiability;Combinatorial optimization;DFM;Design;Exact methods;Manufacturability;Regularity","Algorithm design and analysis;Design methodology;Fabrics;Lithography;Logic circuits;Logic design;Manufacturing;Optimization methods;Permission;Routing","lithography;logic circuits;logic design","brick layout problem;combinatorial optimization methods;regular logic fabrics;restrictive design rules;subwavelength lithography","","3","2","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"An Interconnect-Centric Approach to Cyclic Shifter Design Using Fanout Splitting and Cell Order Optimization","Haikun Zhu; Yi Zhu; Chung-Kuan Cheng; Harris, D.M.","Dept. of CSE, California Univ., La Jolla, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","616","621","We propose two orthogonal approaches to logarithmic cyclic shifter design. The first method, called fanout splitting, replaces multiplexers in a conventional design with demultiplexers which have two fanouts driving the shifting and non-shifting paths separately. The use of demultiplexers has a two-fold effect; it cuts the accumulated wire load on the critical path from O(Nlog<sub>2</sub>(N)) to O(N), and reduces the switching probabilities on the inter-stage long wires from 1/4 to 3/16. We then perform cell order optimization to further improve the delay, and formulate it as an integer linear programming problem. For the 64-bit case, the two approaches together reduce the total delay by 67.1% and dynamic power consumption by 17.6%, respectively.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358054","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196100","Design;Performance;Power;cyclic shifter;fanout splitting;integer linear programming;interconnect;permutation","Adders;Capacitance;Delay;Design optimization;Energy consumption;Integer linear programming;Integrated circuit interconnections;Multiplexing;Multivalued logic;Wire","circuit optimisation;integer programming;integrated circuit interconnections;linear programming;logic circuits;logic design","64 bit;accumulated wire load;cell order optimization;demultiplexers;fanout splitting;integer linear programming;interconnect-centric approach;logarithmic cyclic shifter design;nonshifting paths;shifting path;switching probabilities","","3","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"On Increasing Signal Integrity with Minimal Decap Insertion in Area-Array SoC Floorplan Design","Chao-Hung Lu; Hung-Ming Chen; Liu, C.-N.J.","Dept. of Electr. Eng., Nat. Central Univ., Taoyuan","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","792","797","With technology further scaling into deep submicron era, power supply noise become an important problem. Power supply noise problem is getting worse due to serious IR-drop and simultaneous switching noise, and decoupling capacitance (decap) insertion is commonly applied to alleviate the noise. There exist some approaches to addressing this issue, but they suffer either from over-design problem or late decap insertion during design stage. In this paper, we propose a methodology to insert decap in a more efficient and effective way during early design stage in area-array designs. The experimental results are encouraging. Compared with other approaches in (Zhao et al., 2002) and (Yan et al., 2005), we have inserted enough decap to meet supply noise constraint while others employ more area.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358086","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196132","","Capacitance;Chaos;Chip scale packaging;Energy consumption;Manufacturing;Noise reduction;Power supplies;Signal design;Very large scale integration;Voltage","integrated circuit layout;integrated circuit noise;power supply circuits;system-on-chip","IR-drop;area-array SoC floorplan design;decoupling capacitance insertion;power supply noise;signal integrity;supply noise constraint;switching noise","","1","1","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Shelf Packing to the Design and Optimization of A Power-Aware Multi-Frequency Wrapper Architecture for Modular IP Cores","Dan Zhao; Chandran, U.; Fujiwara, H.","Center for Adv. Comput. Studies, Louisiana at Lafayette Univ., LA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","714","719","This paper proposes a novel power-aware multi-frequency wrapper architecture design to achieve at-speed testability. The trade-offs between power dissipation, scan time and bandwidth are well handled by gating off certain virtual cores at a time while parallelizing the remaining. A shelf packing based optimization algorithm is proposed to design and optimize the wrapper architecture while minimizing the test time under power and bandwidth constraints.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358071","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196117","","Algorithm design and analysis;Bandwidth;Clocks;Computer architecture;Constraint optimization;Costs;Design optimization;Electronic mail;Frequency;Testing","design for testability;integrated circuit testing","modular IP cores;optimization algorithm;power dissipation;power-aware multifrequency wrapper architecture;shelf packing;virtual cores","","5","","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Logic and Layout Aware Voltage Island Generation for Low Power Design","Liangpeng Guo; Yici Cai; Qiang Zhou; Xianlong Hong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","666","671","Multiple supply voltage (MSV) is one of the most effective schemes to achieve low power, but most works are based on logic level. A few recent works are based on physical level but all of them do not consider level converters which have an important effect in dual-vdd design. In this work we propose a logic and layout aware approach for voltage assignment and voltage island generation in placement process to minimize the number of level converters and to implement voltage islands with minimal overheads. Experimental results show that our approach uses much less level converters than the approach in (Bin Liu, 2006) (reduced by 59.50% on average) when achieving the same power savings. The approach is able to produce feasible placement with a small impact to traditional placement goals.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358063","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196109","","Added delay;Clustering algorithms;Computer science;Dynamic voltage scaling;Electronic design automation and methodology;Integrated circuit interconnections;Logic design;Power generation;Scattering;Threshold voltage","integrated circuit layout;logic CAD","layout aware voltage island generation;level converters;low power design;placement process;voltage assignment","","4","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"SmartSmooth: A linear time convexity preserving smoothing algorithm for numerically convex data with application to VLSI design","Roy, S.; Chen, C.C.-P.","Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","559","564","Convex optimization problems are very popular in the VLSI design society due to their guaranteed convergence to a global optimal point. While optimizing tabular data, significant fitting efforts are required to fit the data into convex form. Fitting the tables into analytically convex forms like posynomials, suffers from excessive fitting errors, as the fitting problem may be non-convex. In recent literature optimal numerically convex tables have been proposed. Since these tables are numerical, it is extremely important to make the table data smooth, and yet preserve its convexity. The smoothness ensures that the convex optimizer behaves predictably and converges quickly to the global optimal point. The existing smoothing techniques either cannot preserve convexity, or require very high execution time. In this paper, we propose a linear time algorithm to smoothen a given numerically convex data and at the same time preserve convexity. Our proposed algorithm SmartSmooth can smoothen the data in linear time without introducing any additional error on the numerically convex data. We present our SmartSmooth results on industrial cell libraries. SmartSmooth when applied on convex tables produced by ConvexFit shows a 30times reduction in fitting square error over a posynomial fitting algorithm.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358045","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196091","","Algorithm design and analysis;Convergence;Design optimization;Fitting;Libraries;Numerical models;Shape;Smoothing methods;Table lookup;Very large scale integration","VLSI;circuit optimisation;convex programming;integrated circuit design;polynomials","ConvexFit;SmartSmooth;VLSI design;convex optimization;convex tables;fitting square error;global optimal point;linear time algorithm;linear time convexity;numerically convex data;posynomial fitting algorithm;smoothing algorithm","","1","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Design without Borders - A Tribute to the Legacy of A. Richard Newton","Rabaey, Jan M.","Donald U. Pederson Distinguished Professor, Director Gigascale Systems Research Center (GSRC), Scientific Co-director BWRC, University of California, Berkeley","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xiii","xiii","Electrical engineers have learned how to build amazingly complex systems by assembling transistors, wires, and passive components into intricate networks. While solidly founded in semiconductor physics, pure engineering has made possible the design of multi-billion transistor chips in a repetitive, reliable and cost-effective way. A comprehensive ""design methodology"" was developed based on modularization, hierarchy and abstraction. Today this story is repeating itself. Physicists, chemists and biologists are exploring entirely different components such as molecules, atoms, and enzymes. Systems built from those will most probably impact our lives and society in a profound way. Outcomes will influence the ways we build mechanical structures, do computing, make drugs, generate energy and take care of our environment. Yet, while the basic components are dramatically different from our silicon devices, the basic strategy for building very complex systems from them remains unchanged. The art of design, as was developed in the silicon era, is just as applicable to these nano- or bio-constructions. Design methodology is a legacy that will live long after Moore's law has come to a halt. To quote Richard, ""The Future is BDA (Bio Design Automation)"".","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261126","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"An Efficient Mechanism for Performance Optimization of Variable-Latency Designs","Yu-Shih Su; Da-Chung Wang; Shih-Chieh Chang; Marek-Sadowska, M.","Nat. Tsing-Hua Univ., Hsinchu","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","976","981","In many designs, the worst-case-delay path may never be exercised or may be exercised infrequently. For those designs, a strategy of optimizing a circuit for the worst-case conditions could lead to inefficient resource use. It is possible to improve the throughput of such circuits by introducing variable latency. One of the existing realizations of variable-latency design style is based on telescopic units. The design of the hold logic in telescopic units influences the circuit's throughput. In this paper, we show that the traditionally-designed hold logic in telescopic units may be inaccurate. We make use of the short path activation conditions to obtain more accurate hold logic than that commonly applied in the telescopic units. On average, our approach achieves a performance gain of 25.79% compared to 14.04%, which was reported in the previous works.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261326","Design;Logic synthesis;Performance;throughput optimization;timing analysis","Adders;Clocks;Delay;Logic circuits;Logic design;Optical design;Optimization;Permission;Throughput;Timing","logic design","hold logic design;performance optimization;telescopic units;variable-latency designs","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Xbox360 Front Side Bus - A 21.6 GB/s End-to-End Interface Design","Siljenberg, D.; Baumgartner, S.; Buchholtz, T.; Maxson, M.; Timpane, T.; Johnson, J.","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","846","853","With a bandwidth of 21.6 GB/s, the front side bus (FSB) of the Microsoft Xbox360trade is one of the fastest, commercially available front side bus interfaces in the consumer market. This paper explains the end-to-end system approach used in designing the bus that achieved volume production ramp 18 months after design start. The 90 nm SOI-CMOS CPU and 90 nm bulk CMOS GPU designs are described. The chip carrier, circuit board, and signal integrity analyses are described. The design approach used to achieve high volume, low cost, and short development time is explained.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358095","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196141","","Bandwidth;Central Processing Unit;Circuits;Clocks;Delay;Jitter;Latches;Logic;Physical layer;Transmitters","CMOS digital integrated circuits;logic design;microprocessor chips;system buses","18 months;21.6 Gbits/s;90 nm;Microsoft Xbox360trade;SOI-CMOS CPU;bulk CMOS GPU designs;chip carrier;circuit board;end-to-end interface design;front side bus interfaces;signal integrity analyses","","0","","6","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Statistical Framework for Technology-Model-Product Co-Design and Convergence","Choongyeun Cho; Daeik Kim; Jonghae Kim; Plouchart, J.-O.; Trzcinski, R.","IBM, Hopewell Junction","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","503","508","This paper presents a statistical framework to cooperatively design and develop technology, product circuit, benchmarking and model early in the development stage. The statistical data- driven approach identifies device characteristics that are most correlated with a product performance, and estimates performance yield. A statistical method that isolates systematic process variations on die-to-die and wafer-to-wafer levels is also presented. The proposed framework enables translations of interactions among technology, product, and model, and facilitates collaborative efforts accordingly. The proposed methodology has been applied to first three development generations of 65 nm technology node and microprocessor product current-controlled oscillators (ICOs) for phase-locked loops (PLLs) that were migrated from 90 nm. Automated manufacturing floor in-line characterization and bench RF measurements are used for the methodology. The ICO exhibits yield improvement of RF oscillation frequency from 47% to 99% across three different 65 nm SOI technology generations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261236","Design;Design for Yield (DFY);Economics;Measurement;Performance;Process Variation;Statistical;Technology-Model-Product Co-design;Verification;Yield","Circuits;Collaboration;Isolation technology;Microprocessors;Oscillators;Phase locked loops;Radio frequency;Semiconductor device modeling;Statistical analysis;Yield estimation","microprocessor chips;radiofrequency oscillators;silicon-on-insulator;statistical analysis;wafer level packaging","RF oscillation frequency;SOI technology generations;automated manufacturing floor;bench RF measurements;development generations;die-to-die levels;microprocessor product current-controlled oscillators;phase-locked loops;statistical data-driven approach;statistical framework;statistical method;systematic process variations;technology-model-product co-design;wafer-to-wafer levels","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design","Ahmed, N.; Tehranipoor, M.; Jayaram, V.","Univ. of Connecticut, Storrs","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","533","538","Due to shrinking technology, increasing functional frequency and density, and reduced noise margins with supply voltage scaling, the sensitivity of designs to supply voltage noise is increasing. The supply noise is much larger during at-speed delay test compared to normal circuit operation since large number of transitions occur within a short time frame. Existing commercial ATPG tools do not consider the excessive supply noise that might occur in the design during test pattern generation. In this paper, we first present a case study of a SOC design and show detailed IR-drop analysis, measurement and its effects on design performance during at-speed test. We then propose a novel method to measure the average power of at-speed test patterns, referred to as switching cycle average power (SCAP). A new practical pattern generation methodology is proposed to generate supply noise tolerant delay test patterns using existing capabilities in commercial ATPG tools. The results demonstrate that the new patterns generated using our technique will minimize the supply noise effects on path delay.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261241","Reliability;delay testing;supply noise;test generation","Automatic test pattern generation;Circuit faults;Circuit noise;Circuit testing;Delay effects;Frequency;Noise generators;Noise reduction;Test pattern generators;Voltage","fault tolerant computing;logic design;performance evaluation;power aware computing;system-on-chip","IR-drop analysis;SOC design;fault test pattern generation;noise margins;supply voltage noise;supply voltage scaling;switching cycle average power;transition delay","","0","2","24","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A New Twisted Differential Line Structure in Global Bus Design","Zhanyuan Jiang; Shiyan Hu; Weiping Shi","Texas A & M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","180","183","Twisted differential line structure can effectively reduce crosstalk noise on global bus, which foresees a wide applicability. However, measured performance based on fabricated circuits is much worse than simulated performance based on the layout. It is suspected that the via resistance variation is the cause. In this paper, our extensive simulation confirm this. A new redundant via insertion technique is proposed to reduce via variation and signal distortion. In addition, a new buffer insertion technique is proposed to synchronize the transmitted signals, thus further improving the effectiveness of the twisted differential line. Experimental results demonstrate that the new approaches are highly effective. Under a realistic setup, a 6 GHz signal can be transmitted with high fidelity using the new approaches. In contrast, only a 100 MHz signal can be reliably transmitted using a single-end model with power/ground shielding. In addition, compared to conventional twisted differential line structure, our new techniques can reduce the magnitude of noise by 45%. Furthermore, compared to unbuffered twisted differential line structure, the maximum signal phase difference is reduced from 37ps to 7ps by the new buffer insertion technique. Categories and Subject Descriptors: B.8.2 [Performance and Reliability]:Performance Analysis and Design Aids General Terms: Algorithm, Design, Performance, Reliability.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261167","Algorithm;Design;Differential line;Global bus;Performance;Redundant via;Reliability","Algorithm design and analysis;Circuit simulation;Crosstalk;Distortion measurement;Electrical resistance measurement;Frequency synchronization;Noise reduction;Performance analysis;Permission;Very large scale integration","VLSI;crosstalk;distortion;integrated circuit interconnections","buffer insertion technique;crosstalk noise;global bus design;signal distortion;twisted differential line structure","","0","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs","Deming Chen; Cong, J.; Yiping Fan; Zhiru Zhang","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana-Champaign, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","529","534","In this paper, we present a simultaneous resource allocation and binding algorithm for FPGA power minimization. To fully validate our methodology and result, our work targets a real FPGA architecture - Altera Stratix FPGA, which includes generic logic elements, DSP cores, and memories, etc. We design a high-level power estimator for this architecture and evaluate its estimation accuracy against a commercial gate-level power estimator - Quartus II PowerPlay Analyzer. During the synthesis stage, we pay special attention to interconnections and multiplexers. We concentrate on resource allocation and binding tasks because they are the key steps to determine the interconnections. We use a novel approach to explore the design space. Experimental results show that our high-level power estimator is 8.7% away from PowerPlay Analyzer. Meanwhile, we are able to achieve a significant amount of power reduction (32%) with better circuit speed (16%) compared to a traditional resource allocation and binding algorithm.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358040","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196086","","Delay;Field programmable gate arrays;High level synthesis;Integrated circuit interconnections;Logic;Multiplexing;Power generation;Registers;Resource management;Space exploration","field programmable gate arrays;high level synthesis;logic design;low-power electronics;resource allocation","Altera Stratix FPGA;FPGA power minimization;Quartus II PowerPlay Analyzer;binding algorithm;binding tasks;field programmable gate arrays;gate-level power estimator;high-level power estimation;low-power design space exploration;real FPGA architecture;resource allocation","","15","3","30","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond","Imran Ahmed; Arslan, T.","Sch. of Electron. & Eng., Edinburgh Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","589","594","Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several transmission systems such as CDMA2000, WCDMA (UMTS), ADSL, IEEE 802.16 metropolitan networks etc. The computation kernel of the algorithm is very similar and we have exploited this commonality for a turbo decoder VLSI design suitable for deployment using platform based system on chip methodologies. Turbo and Viterbi components of the unified array are also individually reconfigurable for different standards. This supports the 4G concept that user can be simultaneously connected to several access technologies (for example Wi-Fi, 3G, GSM etc.) and can seamlessly move between them. A new normalization scheme for turbo decoding is presented to suit reconfigurable mappings. We have also shown dynamic reconfiguration methodology for a context switch between turbo and Viterbi decoders which does not waste any clock cycles. The reconfigurable turbo decoder fabric is implemented reusing components of Viterbi decoder on a 180 nm UMC process technology.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358050","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196096","","3G mobile communication;Computer architecture;Decoding;Error correction codes;Kernel;Multiaccess communication;Switches;Turbo codes;Very large scale integration;Viterbi algorithm","3G mobile communication;VLSI;Viterbi decoding;codecs;integrated circuit design;logic design;turbo codes","180 nm;4G concept;UMC process technology;VLSI design;Viterbi components;Viterbi decoder;error correcting capability;multistandard turbo decoder;normalization scheme;reconfigurable mappings;turbo codes;turbo component;turbo decoding architectures","","1","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Gate Sizing For Cell Library-Based Designs","Shiyan Hu; Ketkar, M.; Jiang Hu","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","847","852","With increasing time-to-market pressure and shortening semiconductor product cycles, more and more chips are being designed with library-based methodologies. In spite of this shift, the problem of discrete gate sizing has received significantly less attention than its continuous counterpart. On the other hand, cell sizes of many realistic libraries are sparse, for example, geometrically spaced, which makes the nearest rounding approach inapplicable as large timing violations may be introduced. Therefore, it is highly desirable to design an effective algorithm to handle this discrete gate sizing problem. Such an algorithm is proposed in this paper. The algorithm is a continuous solution guided dynamic programming approach. A set of novel techniques, such as locality sensitive hashing based solution selection and stage pruning, are also proposed to accelerate the algorithm and improve the solution quality. Our experimental results demonstrate that (1) nearest rounding approach often leads to large timing violations and (2) compared to the well-known Coudert's approach, the new algorithm saves 9% - 31% in area cost while still satisfying the timing constraint.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261301","Algorithms;Design;Dynamic Programming;Gate Sizing;Performance","Acceleration;Algorithm design and analysis;Costs;Design automation;Design methodology;Dynamic programming;Libraries;Permission;Time to market;Timing","cryptography;digital libraries;dynamic programming;time to market","cell library-based designs;discrete gate sizing;dynamic programming gate approach;gate sizing;library-based methodologies;locality sensitive hashing based solution selection;rounding approach;stage pruning;time-to-market pressure","","9","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Next-Generation Design and EDA Challenges: Small Physics, Big Systems, and Tall Tool-Chains","Rutenbar, R.A.","Electrical & Computer Engineering, Carnegie Mellon University, United States","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","vii","vii","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/04195976.png"" border=""0"">","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357772","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195976","","Algorithm design and analysis;Buildings;Design engineering;Electronic design automation and methodology;Finance;Lithography;Physics computing;Silicon;Software tools;Transistors","","","","4","","","","","Jan. 2007","","IEEE","IEEE Conference Publications"
"Automatic Verification of External Interrupt Behaviors for Microprocessor Design","Fu-Ching Yang; Wen-Kai Huang; Ing-Jer Huang","Nat. Sun Yat-sen Univ., Kaohsiung","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","896","901","Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This paper proposes a CAD tool, called PEVT, to verify the external interrupt behaviors of microprocessors. An architecture description language extension, called EXPDL, is developed for the designer to capture the external interrupt behaviors for the microprocessor. PEVT is responsible to generate the verification cases, consisting of both the hardware and software modules, which are then used to trigger the expected behaviors. A monitor is also generated from the EXPDL description to verify these cases. PEVT has been applied to the verification of an academic implementation of ARM7 microprocessor core, which has had a SoC test chip and software porting including MP3 decoder and uC-OSII. PEVT successfully identified several sophisticated remaining bugs with only less than 88,000 cycles of RTL simulation with execution time of 424 seconds in a SUN Blade2000 workstation. The experiment shows that PEVT could generate highly focused verification cases, less than 21 cycles per case on the average, which identify potential bugs with much less simulation cycles, compared with traditional regression tests which consume huge amount of simulation cycles.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261310","ADL;Design;Languages;Microprocessor external interrupt verification;Verification;simulation-based","Architecture description languages;Computer bugs;Decoding;Design automation;Digital audio players;Hardware;Microprocessors;Monitoring;Software testing;Sun","interrupts;logic CAD;microprocessor chips;performance evaluation;program verification;system-on-chip","ARM7 microprocessor core;CAD tool;EXPDL;MP3 decoder;PEVT;RTL simulation;SUN Blade2000 workstation;SoC test chip;architecture description language extension;microprocessor design;microprocessors external interrupt behaviors;regression tests;software porting;uC-OSII","","0","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Novel CNTFET-based Reconfigurable Logic Gate Design","Liu, J.; O'Connor, I.; Navarro, D.; Gaffiot, F.","Inst. des Nanotechnologies de Lyon, Ecully","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","276","277","This paper describes a dynamically reconfigurable 8-function logic gate (CNT-DR8F) based on a double-gate carbon nanotube field effect transistor (DG-CNTFET). The design is based on a property specific to this device: ambivalence, enabling p-type or n-type behavior depending on the back-gate voltage. Using available models, CNT-DR8F is proposed, simulated and analyzed at 20 GHz operation. We also give an example functional block (full adder) to show how to construct logic circuits based on the association of physically identical reconfigurable logic cells.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261190","Design;Double-gate CNTFET;Performance;dynamically reconfigurable logic","Circuit simulation;FETs;Logic arrays;Logic circuits;Logic design;Logic devices;Logic gates;Permission;Reconfigurable logic;Threshold voltage","adders;carbon nanotubes;field effect transistors;logic arrays;logic circuits;logic design;logic gates;nanoelectronics","CNTFET-based reconfigurable logic gate design;double-gate carbon nanotube field effect transistor;full adder;logic cell array;logic circuit","","0","","5","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fixing Design Errors with Counterexamples and Resynthesis","Kai-Hui Chang; Markov, I.L.; Bertacco, V.","Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","944","949","In this work we propose a new error-correction framework, called CoRe, which uses counterexamples, or bug traces, generated in verification to automatically correct errors in digital designs. CoRe is powered by two innovative resynthesis techniques, goal-directed search (GDS) and entropy-guided search (EGS), which modify the functionality of internal circuit's nodes to match the desired specification. We evaluate our solution to designs and errors arising during combinational equivalence-checking, as well as simulation-based verification of digital systems. Compared with previously proposed techniques, CoRe is more powerful in that: (1) it can fix a broader range of error types because it does not rely on specific error models; (2) it derives the correct functionality from simulation vectors, hence not requiring golden netlists; and (3) it can be applied to a range of verification flows, including formal and simulation-based.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358111","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196157","","Circuit simulation;Circuit synthesis;Design optimization;Digital systems;Error correction;Manufacturing automation;Manufacturing industries;Power system modeling;Scalability;Silicon","combinational circuits;equivalence classes;error correction;logic design;search problems","combinational equivalence-checking;counterexamples;digital design errors;digital designs;entropy-guided search;error-correction framework;goal-directed search;resynthesis techniques;simulation-based verification","","21","1","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design","Mingoo Seok; Hanson, S.; Sylvester, D.; Blaauw, D.","Univ. of Michigan, Ann Arbor","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","694","699","Subthreshold operation is a promising method for reducing power consumption in ultra-low power applications, such as active RFIDs and sensor networks. It was shown in previous works that operating at the V<sub>min</sub> supply voltage results in optimal energy operation, where V<sub>min</sub> typically falls below the threshold voltage. However, all previous subthreshold analyses ignore the leakage current in standby mode. Hence, for applications where operation at V<sub>min</sub> results in completion of the task well ahead of the required deadline, the energy consumption can be significantly under-estimated In this paper, we investigate the effect of the non-zero standby energy on the optimal energy consumption in subthreshold operation. We first analyze energy consumption both with and without a cutoff technique in standby mode. Two parameters are proposed to capture the cutoff structure's effect on the energy consumption. Second, a methodology to minimize the total energy consumption is addressed The selection of the cutoff structure is examined by comparing three different structures. Then, a co-optimization method to optimize the size of the cutoff structure concurrently with the supply voltage, is proposed. This approach reduces energy by 99.2% compared to standby-energy-unaware optimization.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261272","Design;Low Power;Power gating;Subthreshold circuits","Active RFID tags;Circuit synthesis;Delay;Design optimization;Dynamic voltage scaling;Energy consumption;Frequency;Permission;Radiofrequency identification;Threshold voltage","integrated circuit design;low-power electronics;optimisation","RFID;V<sub>min</sub> supply voltage;co-optimization method;nonzero standby energy;optimal energy consumption;sensor network;sleep mode;standby-energy-unaware optimization;subthreshold circuit design;ultra-low power application","","3","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design for Verification in System-level Models and RTL","Mathur, A.; Krishnaswamy, V.","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","193","198","It has long been the practice to create models in C or C+ + for architectural studies, software prototyping and RTL verification in the design of systems-on-chip (SoC). It is often the case that by the end of a design project, multiple C models exist for different uses. Clearly, this leads to wasted effort on the part of model developers, and creates risk of functional divergence across models. In this paper we present some guidelines for system-level modeling and RTL design to allow for efficiently leveraging the system-level model for RTL verification via simulation based techniques, as well as via sequential equivalence checking. The paper presents the challenges of keeping system-level models and RTL synchronized from a functional perspective and presents some techniques for overcoming these challenges.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261170","RTL models;Reliability;System-level models;Verification;equivalence checking;simulation","Guidelines;Hardware;Permission;Programming;Signal processing algorithms;Software prototyping;Stochastic systems;Telecommunication traffic;Timing;Traffic control","digital simulation;formal verification;logic CAD;software prototyping;system-on-chip","RTL verification;logic design;sequential equivalence checking;simulation based technique;software prototyping;system-level model;systems-on-chip","","3","","5","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms","Srinivasan, K.; Chatha, K.S.; Konjevod, G.","Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","184","190","Network-on-chip (NoC) architectures with optimized topologies have been shown to be superior to regular architectures (such as mesh) for application specific multiprocessor system-on-chip (MPSoC) devices. The application specific NoC design problem takes as input the system-level floorplan of the computation architecture, characterized library of NoC components, and the communication performance requirements. The objective is to generate an optimized NoC topology, and routes for the communication traces on the architecture such that the performance requirements are satisfied and power consumption is minimized. The paper discusses a two stage automated approach consisting of i) core to router mapping, and ii) topology and route generation for design of custom NoC architectures. In particular it presents an optimal technique for core to router mapping (stage i), and a factor 2 approximation algorithm for custom topology generation (stage ii). The superior quality of the techniques is established by experimentation with benchmark applications, and comparisons with integer linear programming (ILP) formulations, and heuristic techniques.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357983","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196029","","Algorithm design and analysis;Approximation algorithms;Computer architecture;Energy consumption;Integer linear programming;Libraries;Multiprocessing systems;Network topology;Network-on-a-chip;Power generation","application specific integrated circuits;approximation theory;circuit layout CAD;network-on-chip;optimisation","application specific network-on-chip;approximation algorithm;automated approach;custom NoC architectures;custom topology generation;guaranteed quality approximation algorithms;heuristic techniques;integer linear programming;multiprocessor system-on-chip;optimized NoC topology;route generation;router mapping;system-level floorplan","","12","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design","Yuan-Hao Chang; Jen-Wei Hsieh; Tei-Wei Kuo","Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","212","217","This work is motivated by the strong demand of reliability enhancement over flash memory. Our objective is to improve the endurance of flash memory with limited overhead and without many modifications to popular implementation designs, such as flash translation layer protocol (FTL) and NAND flash translation layer protocol (NFTL). A static wear leveling mechanism is proposed with limited memory-space requirements and an efficient implementation. The properties of the mechanism are then explored with various implementation considerations. Through a series of experiments based on a realistic trace, we show that the endurance of FTL and NFTL could be significantly improved with limited system overheads.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261174","Design;Experimentation;Management;Measurement;Performance;Reliability;endurance;flash memory;reliability;wear leveling","Computer network management;Computer network reliability;Computer science;Design engineering;Flash memory;Memory management;Multimedia systems;Permission;Protocols;Reliability engineering","NAND circuits;flash memories;logic design;semiconductor device reliability;wear","NAND flash translation layer protocol;endurance enhancement;flash memory storage systems;reliability enhancement;static wear leveling design","","4","7","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Flexible and Executable Hardware/Software Interface Modeling for Multiprocessor SoC Design Using SystemC","Gerin, P.; Hao Shen; Chureau, A.; Bouchhima, A.; Jerraya, A.A.","TIMA Lab., Grenoble","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","390","395","At high abstraction level, multi-processor system-on-chip (SoC) designs are specified as assembling of IP's which can be hardware or software. The refinement of communication between these different IP's, known as hardware/software interfaces, is widely seen as the design bottleneck due to their complexity. In order to perform early design validation and architecture exploration, flexible executable models of these interfaces are needed at different abstraction levels. In this paper, we define a unified methodology to implement executable models of the hardware/software interface based on SystemC. The proposed formalism based on the concept of services gives to this approach the flexibility needed for architecture exploration and the ability to be used in automatic generation tools. A case study of hardware/software interface modeling at the transaction accurate level is presented. Experimental results show that this method allows higher simulation speed with early performance estimation.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358017","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196063","","Assembly systems;Communication networks;Communication system software;Computer architecture;Hardware;Laboratories;Network interfaces;System-on-a-chip;Virtual environment;Yarn","hardware-software codesign;integrated circuit modelling;multiprocessing systems;system-on-chip","SystemC;abstraction level;architecture exploration;automatic generation tools;hardware/software interface modeling;multiprocessor SoC design;system-on-chip;transaction accurate level","","6","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"On-Chip Measurements Complementary to Design Flow for Integrity in SoCs","Makoto Nagata,","Kobe Univ., Kobe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","400","403","On-chip monitors are used in a dual role of dynamically monitoring the behavior of a die as well as verifying EDA tools for integrity in sub-100-nm CMOS SoC designs. This paper describes on-chip measurement techniques of supply noise, delay variation, substrate crosstalk, as well as inter- /intra-circuit operation interferences, along with their usage for verification/calibration of physical-level analysis methodologies. Silicon case studies include dynamic supply and delay variability as well as analog signal deterioration evaluated in 90-nm/180-nm chips.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261215","Measurement;Performance;Power supply integrity;Reliability;Verification;digital design;mixed analog;signal integrity;substrate crosstalk;variability","Analytical models;CMOS technology;Circuit noise;Crosstalk;Electronic design automation and methodology;Fluid flow measurement;Integrated circuit measurements;Integrated circuit noise;Monitoring;Power supplies","CMOS integrated circuits;reliability","CMOS;EDA tools;delay variation;design flow;on-chip measurements complementary;reliability","","0","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Comparative Analysis of Conventional and Statistical Design Techniques","Burns, S.M.; Ketkar, M.; Menezes, N.; Bowman, K.A.; Tschanz, J.W.; De, V.","Intel Corp., Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","238","243","We explore the power benefits of changing a microprocessor path histogram through circuit sizing based on statistical timing analysis and optimization (STAO) versus a deterministic timing approach that uses statistical design to establish a global guardband followed by conventional optimization (SDGG). Using an analytical modeling approach, we quantify the differences in total power between the two approaches while maintaining an equivalent performance distribution. For a relative1sigma random WID stage delay variation of 5% and representative microprocessor critical paths, the analysis indicates that the STAO approach enables ~2% power reduction over the SDGG approach. To achieve a 4% and 6% power reduction through the STAO approach, the process variation needs to increase by a factor of 2x and 4x, respectively.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261179","Algorithms;Leakage;design;performance;reliability;statistical optimization;timing guardbands","Algorithm design and analysis;Analytical models;Circuits;Delay effects;Design optimization;Histograms;Microprocessors;Optical wavelength conversion;Performance analysis;Timing","microprocessor chips;optimisation;statistical analysis","circuit sizing;equivalent performance distribution;microprocessor path histogram;statistical timing analysis and optimization","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design","Hao Yu; Chunta Chu; Lei He","Berkeley-DA Inc., Santa Clara","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","618","621","Off-chip decoupling capacitor (decap) allocation is a demanding task during package and chip codesign. Existing approaches can not handle large numbers of I/O counts and large numbers of legal decap positions. In this paper, we propose a fast decoupling capacitor allocation method. By applying a spectral clustering, a small amount of principal I/Os can be found. Accordingly, the large power supply network is partitioned into several blocks each with only one principal I/O. This enables a localized macromodeling for each block by a triangular-structured reduction. In addition, to systemically consider a large legal position map in a manageable fashion, the map of legal positions is decomposed into multiple rings, which are further parameterized in each block. The decaps are then allocated according to the sensitivity obtained from the parameterized macro- model for each block. Compared to the PRIMA-based macromodeling, experiments show that our method (TBS2) is 25X faster and has 3.04X smaller error. Moreover, our decap allocation reduces the optimization time by 97X, and reduces decap cost by up to 16% to meet the same power-integrty target.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261256","Algorithms;Model Order Reduction;PG grid simulation;design","Algorithm design and analysis;Capacitors;Costs;Integrated circuit modeling;Integrated circuit packaging;Law;Legal factors;Noise level;Power supplies;Resonance","capacitors;integrated circuit packaging","chip package co-design;chip-package interface;localized macromodeling;off-chip decoupling capacitor allocation;spectral clustering;triangular-structured reduction","","1","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design Consideration of 6.25 Gbps Signaling for High-Performance Server","Jian Hong Jiang; Weixin Gai; Hattori, A.; Hidaka, Y.; Horie, Takeshi; Koyanagi, Y.; Osone, H.","Platform Innovation Group, Fujitsu Labs. of America Inc., Sunnyvale, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","854","857","As network data rate increases rapidly, high-speed signaling circuits for server communication pose many design challenges due to various system requirements using different interconnect mediums. This paper discusses main problems and solutions of high-speed circuits for server interconnect. Then, it presents a high-speed circuit implementation for such interconnect using 90nm CMOS technology that achieved data rate at 6.25 Gbps in a backplane environment.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358096","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196142","","Backplanes;Bit error rate;CMOS technology;Circuit noise;Dielectric losses;Integrated circuit interconnections;LAN interconnection;Network servers;Signal design;Storage area networks","CMOS integrated circuits;high-speed integrated circuits;network servers","6.25 Gbits/s;90 nm;CMOS technology;high-performance server;high-speed circuits;high-speed signaling circuits;network data rate;server communication;server interconnect","","0","","4","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Design-Silicon Timing Correlation A Data Mining Perspective","Wang, Li.-C.; Bastani, P.; Abadir, M.S.","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","384","389","In the post-silicon stage, timing information can be extracted from two sources: (1) on-chip monitors and (2) delay testing. In the past, delay test data has been overlooked in the correlation study. In this paper, we take path delay testing as an example to illustrate how test data can be incorporated in the overall design-silicon correlation effort. We describe a path-based methodology that correlates measured path delays from the good chips, to the path delays predicted by timing analysis. We discuss how statistical data mining can be employed for extracting information and show experimental results to demonstrate the potential of the proposed methodology.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261212","Algorithms;Correlation;Learning;Performance and Reliability;Statistical Timing;Test;Timing","Data mining;Delay;Design methodology;Failure analysis;Hardware;Semiconductor device measurement;Semiconductor device testing;Silicon;Timing;Uncertainty","circuit CAD;correlation methods;monolithic integrated circuits;timing","design-silicon timing correlation;on-chip monitors;path delay testing;statistical data mining","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications","Dadgour, H.F.; Banerjee, K.","Univ. of California, Santa Barbara","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","306","311","Integration of nano-electro-mechanical switches (NEMS) with CMOS technology has been proposed to exploit both near zero-leakage characteristics of NEMS devices along with high ON current of CMOS transistors. The feasibility of integration of NEMS switches into a CMOS process is illustrated by a practical process flow. Moreover, co- design of hybrid NEMS-CMOS as low power dynamic OR gates, SRAM cells, and sleep transistors is explored. Simulation results indicate that such hybrid dynamic OR gates can achieve 60-80% lower switching power and almost zero leakage power consumption with minor delay penalty. However, the hybrid gate outperforms its CMOS counterpart both in terms of delay and switching power consumption with increase in fan-in beyond 12. Additionally, it is shown that the proposed hybrid SRAM cell can achieve almost 8times lower standby leakage power consumption with only minor noise margin and latency cost. Finally, application of NEMS devices as sleep transistors results in upto three orders of magnitude lower OFF current with negligible performance degradation as compared to CMOS sleep switches.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261196","Design;Hybrid NEMS-CMOS technology;Leakage power;Low-power design;Nano-electromechanical switches;Performance;Reliability;Suspended-gate MOSFET;VLSI","CMOS process;CMOS technology;Circuits;Delay;Energy consumption;Nanoelectromechanical systems;Nanoscale devices;Random access memory;Sleep;Switches","CMOS integrated circuits;SRAM chips;nanoelectronics;semiconductor switches;transistors","CMOS transistors;OR gates;SRAM cells;hybrid NEMS-CMOS circuits;nano-electro-mechanical switches;sleep transistors;ultra low-power applications","","1","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"ASP-DAC 2007 General Chair's Message","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","iii","iii","Presents the introductory welcome message from the conference proceedings.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357768","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195972","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Interconnects in the Third Dimension: Design Challenges for 3D ICs","Bernstein, K.; Andry, P.; Cann, J.; Emma, P.; Greenberg, D.; Haensch, W.; Ignatowski, M.; Koester, S.; Magerlein, J.; Puri, R.; Young, A.","IBM, Yorktown Heights","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","562","567","Despite generation upon generation of scaling, computer chips have until now remained essentially 2-dimensional. Improvements in on-chip wire delay and in the maximum number of I/O per chip have not been able to keep up with transistor performance growth; it has become steadily harder to hide the discrepancy. 3D chip technologies come in a number of flavors, but are expected to enable the extension of CMOS performance. Designing in three dimensions, however, forces the industry to look at formerly-two- dimensional integration issues quite differently, and requires the re-fitting of multiple existing EDA capabilities.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261246","3D;Bandwidth;Chip-stack;Design;Hierarchical Memory;Interconnect;Latency;Performance;Silicon Carrier;Standardization;Theory;Through-wafer via","Assembly;Atherosclerosis;CMOS technology;Copper;Delay;Microelectronics;Packaging;Permission;Silicon on insulator technology;Through-silicon vias","CMOS integrated circuits;integrated circuit design;integrated circuit interconnections;wafer-scale integration","3D IC design;3D chip;3D interconnects;CMOS performance;computer chips;on-chip wire delay;wafer-scale integration","","5","54","22","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space","Jianhua Liu; Yi Zhu; Haikun Zhu; Chung-Kuan Cheng; Lillis, J.","Dept. of Comput. Sci. & Eng., California Univ., La Jolla, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","609","615","Parallel prefix adder is the most flexible and widely-used binary adder for ASIC designs. Many high-level synthesis techniques have been developed to find optimal prefix structures for specific applications. However, the gap between these techniques and back-end designs is increasingly large. In this paper, we propose an integer linear programming method to build minimal-power prefix adders within given timing and area constraints. It counts both gate and wire capacitances in the timing and power models, considers static and dynamic power consumptions, and can handle gate sizing and buffer insertion to improve the performance further. The proposed method is also adaptive for non-uniform arrival time and required time on each bit position. Therefore our method produces the optimum prefix adder for realistic constraints.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358053","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196099","","Application specific integrated circuits;Capacitance;Computer science;Energy consumption;High level synthesis;Integer linear programming;Logic design;Space exploration;Timing;Wire","adders;application specific integrated circuits;high level synthesis;integer programming;linear programming;logic design","ASIC designs;binary adder;buffer insertion;dynamic power consumptions;gate sizing;high-level synthesis;integer linear programming;optimum prefix adders;parallel prefix adder;power models;static power consumptions","","8","2","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ASP-DAC 2007 Best Papers","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","x","xi","The award winners and the titles of their award winning papers are listed.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357775","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195979","","Awards","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Challenges to Accuracy for the Design of Deep-Submicron RF-CMOS Circuits","Yoshitomi, S.","Microelectron. Centre, Toshiba Corp. Semicond. Co., Kawasaki","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","438","441","Two challenges for the accurate prediction of GHz CMOS analog/RF building blocks are presented. Challenging the usage of new compact MOSFET models enhances the simulation accuracy. The capability of EKV3.0 model has been studied by applying to TOSHIBA'S 130nm RF-CMOS technology. The verification facts have shown that EKV3.0 model offered excellent modeling capability of both DC and RF (small and large signal). Challenging the efficient use of electro-magnetic (EM) with one practical setup offered successful prediction of the EM effects in the chip. Enhanced study of EM co-simulation technique that links two challenges had shown the perfect prediction of the TOSHIBA'S RF-CMOS circuit (VCO).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358025","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196071","","CMOS technology;Electrons;MOSFET circuits;Predictive models;Radio frequency;Semiconductor device modeling;Silicides;Silicon;Voltage;Voltage-controlled oscillators","CMOS analogue integrated circuits;integrated circuit design;radiofrequency integrated circuits","130 nm;EKV3.0 model;MOSFET models;RF-CMOS analog circuits;building blocks;deep submicron;electro magnetic effects","","0","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ASP-DAC 2007 Organizing Committee","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xii","xv","Provides a listing of current committee members.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357776","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195980","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ASP-DAC 2007 Technical Program Committee","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xx","xxii","Provides a listing of current committee members.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357778","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195982","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits","Patil, N.; Jie Deng; Wong, H.-S.P.; Mitra, S.","Stanford Univ., Stanford","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","958","961","Carbon nanotube field-effect transistors (CNFETs) are promising candidates as extensions to silicon CMOS due to excellent CV/I device performance. An ideal CNFET inverter fabricated using a perfect CNFET technology can have 5.1 times faster FO4 delay and 2.6 times lower energy per cycle compared to a 32 nm silicon CMOS inverter. Two fundamental challenges prevent us from creating CNFET-based logic designs with the advantages quoted above: 1. misaligned carbon nanotubes (CNTs), and 2. Metallic CNTs. Misaligned CNTs can result in incorrect logic function implementations. This paper presents a technique for designing CNFET-based arbitrary logic functions that are guaranteed to be correct even in the presence of a large number of misaligned CNTs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261322","Algorithms;CNFET;CNT;Carbon Nanotube Transistor;Circuits;Design;Fault tolerance;Misaligned Carbon Nanotubes Immune;Reliability","CMOS technology;Carbon nanotubes;Circuits;Etching;Inverters;Lithography;Logic functions;Permission;Semiconductivity;Silicon","CMOS logic circuits;carbon nanotubes;field effect transistors;logic design;logic gates;nanotube devices;silicon","arbitrary logic functions;logic designs;metallic carbon nanotube field-effect transistor inverter;misaligned carbon nanotube immune circuits;silicon CMOS","","4","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs","Tung-Chieh Chen; Ping-Hung Yuh; Yao-Wen Chang; Fwu-Juh Huang; Denny Liu","Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","447","452","In this paper, we present a new multi-packing tree (MP-tree) representation for macro placement to handle mixed-size designs. Based on binary trees, the MP-tree is very efficient, effective, and flexible for handling macro placement with various constraints. Given a global placement, our MP-tree-based macro placer optimizes macro positions, minimizes the macro displacement from the initial macro positions, and maximizes the area of the chip center for standard-cell placement and routing. Experiments based on the eight ISPD'06 placement contest benchmarks show that our macro placer combined with Capo 10.2, NTUplace3, or mPL6 for standard-cell placement outperforms these state-of-the-art academic mixed-size placers alone by large margins in both robustness and quality. In addition to wirelength, experimented on five real industrial designs show that our method significantly reduce the average HPWL by 35%, the average routed wirelength by 55%, and the routing overflows than the counterpart with Capo 10.2, implying that our macro placer leads to much higher routability.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261226","Algorithms;Design;Macro placement;Multi-packing tree","Algorithm design and analysis;Binary trees;Design engineering;Integrated circuit layout;Intellectual property;Law;Legal factors;Robustness;Routing;Very large scale integration","industrial property;trees (mathematics)","binary trees;mixed-size designs;multipacking tree representation;packing-based macroplacement algorithm;routing overflows;standard-cell placement;wirelength","","1","1","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Meeting with the Forthcoming IC Design -- The Era of Power, Variability and NRE Explosion and a Bit of the Future --","Sakurai, T.","Center for Collaborative Research, and Institute of Industrial Science, University of Tokyo, Japan","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","viii","viii","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/04195977.png"" border=""0"">","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357773","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195977","","Collaboration;Costs;Design engineering;Explosions;Industrial relations;Integrated circuit technology;Manufacturing;Power engineering and energy;Stacking;Very large scale integration","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Design of Active Substrate Noise Canceller using Power Supply di/dt Detector","Kazama, T.; Nakura, T.; Ikeda, M.; Asada, K.","Dept. of Electron. Eng., Tokyo Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","100","101","As the growing demand of mixed-signal designs as A/D, D/A and PLL integrated with large scale digital circuits, substrate noise becomes serious concern. On the other hand, the remedies using guard ring and decoupling capacitor do not have enough efficiency against high frequency noise due to their parasitic component. To suppress the impact of substrate noise, on-chip active noise cancelling technique using di/dt detector has been proposed (Nakura et al., 2004) and (Nakura et al., 2006). This paper introduces an exapmle design of feedforward active substrate noise canceling technique using multiple power supply di/dt detector and demonstrates the noise cancelling results by the measurement of 0.35 mum CMOS test chip.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357960","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196006","","Active noise reduction;Capacitors;Detectors;Digital circuits;Frequency;Large scale integration;Noise cancellation;Phase locked loops;Power measurement;Power supplies","CMOS integrated circuits;detector circuits;integrated circuit noise;interference suppression;mixed analogue-digital integrated circuits;power supply circuits","0.35 micron;CMOS chip;di/dt detector;feedforward active substrate noise canceling;mixed-signal designs;power supply","","1","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A General Framework for Spatial Correlation Modeling in VLSI Design","Liu, F.","IBM, Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","817","822","Many characteristics of VLSI designs, such as process variations, demonstrate strong spatial correlations. Accurately modeling of these correlated behaviors is crucial for many timing and power analyses to be valid. This paper proposes a new spatial model with a long-range trend component, a smooth correlation component, as well as a truly random component. The efficient method to construct such a spatial model is based on the Generalized Least Square fitting and the structured correlation functions, which are actually the generalization of the popular Pelgrom mismatch models. Experimental results on industrial benchmarks show that the method is not only highly effective for variability modeling, but can also be used for other spatially distributed characteristics such as IR drops and on-chip temperature distributions.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261296","Algorithms;Generalized Least Square Fitting;Measurement;Spatial Correlation","CMOS technology;Fitting;Least squares methods;Permission;Process design;Semiconductor device modeling;Temperature distribution;Threshold voltage;Timing;Very large scale integration","VLSI;integrated circuit design;least squares approximations","IR drops;Pelgrom mismatch models;VLSI;generalized least square fitting;long-range trend component;on-chip temperature distributions;power a analyses;smooth correlation component;spatial correlation modeling;timing","","10","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"University LSI Design Contest","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","v","v","","","1-4244-0629-3","","10.1109/ASPDAC.2007.357770","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195974","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"University LSI Design Contest Committee","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xxiii","xxiii","Provides a listing of current committee members.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357779","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195983","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Voltage Island Generation under Performance Requirement for SoC Designs","Wai-Kei Mak; Jr-Wei Chen","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","798","803","Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we just set the cores to operate at their respective lowest voltage levels. We present two formulations for the voltage level assignment problem. The first is exact but takes longer time to compute a solution. The second can be solved much faster with virtually no loss on optimality. In addition, we propose a modification to the traditional floorplanning framework. Unlike previous works (Jingcao Hu et al., 2004) and (Hung et al., 2005), we can optimize the total power consumption, the level shifter overhead, and the power network complexity without compromising the wirelength and the chip area. In the experiments, we obtained 17- 53% power savings with voltage island generation.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358087","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196133","","Batteries;Clocks;Computer science;Energy consumption;Frequency;Handheld computers;Low voltage;Power generation;Reliability;System-on-a-chip","distribution networks;integrated circuit layout;low-power electronics;power consumption;system-on-chip","SoC designs;floorplanning framework;level shifters;power consumption;power network;supply voltages;voltage island generation;voltage level assignment problem","","20","2","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Advanced tools for simulation and design of oscillators/PLLs","Xiaolue Lai; Roychowdhury, J.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","442","449","We present a robust, automated oscillator macromodeling technique for extracting comprehensive phase and amplitude macromodels from oscillators' SPICE circuit descriptions. The macromodels are able to correctly predict oscillator response in the presence of interference at far lower computational cost than that of full SPICE-level simulation, while retaining the simulation accuracy. We find many applications for the proposed macromodeling technique, which include injection locking prediction, fast simulation of coupled oscillating systems, and fast PLL transient simulation and jitter analysis. We demonstrate the applications on some oscillator-based systems, and compare results against full SPICE-level simulation. Experimental results show that the macromodels capture the behavior of the oscillator systems accurately, and provide speedups of over three orders of magnitude.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358026","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196072","","Analytical models;Circuit simulation;Computational efficiency;Computational modeling;Coupling circuits;Injection-locked oscillators;Interference;Predictive models;Robustness;SPICE","SPICE;coupled circuits;injection locked oscillators;phase locked loops","PLL;SPICE;amplitude macromodels;automated oscillator;coupled oscillating systems;injection locking prediction;jitter analysis;macromodeling technique","","1","","27","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ASP-DAC Steering Committee","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xvi","xix","Provides a listing of current committee members.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357777","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195981","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Model-driven Validation of SystemC Designs","Patel, H.D.; Shukla, S.K.","Virginia Polytech. Inst. & State Univ., Blacksburg","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","29","34","Functional test generation for dynamic validation of current system level designs is a challenging task. Manual test writing or automated random test generation techniques are often used for such validation practices. However, directing tests to particular reachable states of a SystemC model is often difficult, especially when these models are large and complex. In this work, we present a model-driven methodology for generating directed tests that take the SystemC model under validation to specific reachable states. This allows the validation to uncover very specific scenarios which lead to different corner cases. Our formal modeling is done entirely within the Microsoft SpecExplorer tool to describe the specification of the system under validation in the notation of AsmL. We also exploit SpecExplorer's abilities for state space exploration for our test generations, and its APIs for connecting the model to implementation programs to drive the validation of SystemC models with the generated test cases.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261138","Abstract StateMachines;Design;Model-driven;Semantic model and simulation;Spec-Explorer;SystemC;Test case generation;Validation;Verification","Automatic testing;Computational modeling;Manuals;Performance evaluation;Permission;Space exploration;State-space methods;System testing;System-level design;Writing","conformance testing;formal specification;formal verification;program testing","AsmL notation;Microsoft SpecExplorer tool;SystemC designs;directed test generation;dynamic validation;formal modeling;functional test generation;model-driven validation;state space exploration;system specification","","1","","17","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture","Seongmoon Wang; Wenlong Wei","NEC Labs., Princeton, NJ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","810","816","In this paper, a technique that can efficiently reduce peak and average switching activity during test application is proposed. The proposed method does not require any specific clock tree construction, special scan cells, or scan chain reordering. Test cubes generated by any combinational ATPG can be processed by the proposed method to reduce peak and average switching activity without any capture violation. Switching activity during scan shift cycles is reduced by assigning identical values to adjacent scan inputs and switching activity during capture cycles is reduced by limiting the number of scan chains that capture responses. Hardware overhead for the proposed method is negligible. The peak transition is reduced by about 40% and average number of transitions is reduced by about 56-85%. This reduction in peak and average switching activity is achieved with no decrease in fault coverage.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358089","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196135","","Automatic test pattern generation;Automatic testing;Circuit noise;Circuit testing;Inductance;Logic circuits;Logic testing;Power dissipation;Switching circuits;Test pattern generators","automatic test pattern generation;clocks;integrated circuit testing","ATPG;average power dissipation;clock tree construction;peak current reduction;scan chain reordering;scan designs;special scan cells","","18","1","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Student Design Contest Judges","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","x","x","Provides a listing of current committee members and society officers.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261123","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Designing a New Automotive DNA","Burns, Lawrence D.","Vice President, R&D and Strategic Planning, General Motors Corp.","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xi","xi","The automotive industry stands on the threshold of a new opportunity - an opportunity that stems from the reinvention of the automobile using a new DNA that exchanges the internal combustion engine, petroleum, and mechanical linkages for fuel cells and batteries, hydrogen and electricity, and electronic systems and controls. Electrically driven vehicles and the introduction of advanced electronics and connected vehicle technologies will revolutionize how our vehicles operate, how we interact with them, and how they communicate with each other and the outside world. These new technologies will also, importantly, dramatically change how automobiles are designed and built. In this talk, Dr. Burns will highlight why the new automotive DNA will be paradigm shifting for the industry and address the design challenges and opportunities presented by the requirement for new electrical and electronics-based architectures, systems, and software for our vehicles.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261124","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Call for Designs","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","nil2","nil2","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","","1-4244-0629-3","","10.1109/ASPDAC.2007.358114","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196160","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Silicon Speedpath Measurement and Feedback into EDA flows","Killpack, K.; Kashyap, C.; Chiprout, E.","Intel, Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","390","395","Timing, test, reliability, and noise are modeled and abstracted in our design and verification flows. Specific EDA algorithms are then designed to work with these abstracted models, often in isolation of other effects. However, tighter design margins and higher reliability issues have increased the need for accurate models and algorithms. We propose utilizing silicon data to tune and improve the EDA tools and flows. In this paper we describe a silicon methodology to isolate silicon speedpath environments and feed these into a simulation framework to temporally and spatially isolate specific speedpaths in order to model and understand the real effects. This is done using accurate electrical speedpath modeling techniques which may be used to tune the accuracy and correlation of the design models. The effort required to distinguish the many different electrical effects will be outlined.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261213","Correlation;Design;Measurement;Performance;Silicon;Speedpath;Timing;Verification","Algorithm design and analysis;Capacitors;Electronic design automation and methodology;Feedback;Maxwell equations;Microprocessors;Silicon;Testing;Timing;Velocity measurement","circuit simulation;electronic design automation","EDA tool;design flow;electrical effect;electrical speedpath modeling;electronic design automation;silicon speedpath measurement;simulation framework;verification flow","","10","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Thousand-Core Chips [Roundtable]","Yeh, D.; Li-Shiuan Peh; Borkar, S.; Darringer, J.; Agarwal, A.; Wen-Mei Hwu","Texas Instruments","Design & Test of Computers, IEEE","20080530","2008","25","3","272","278","The 2007 Design Automation Conference (DAC) had a special session entitled ""1000 Core Chips,"" which was organized by Radu Marculescu (Carnegie Mellon University) and Li-Shiuan Peh (Princeton University). This session examined some of the ramifications of multicore chip design from four perspectives: technology, architecture, programming, and design automation. In this roundtable, held immediately following the conference session, the presenters expounded on the future of multicore chips with respect to education, programming languages, operating systems, and design automation.","0740-7475","","","10.1109/MDT.2008.85","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4534171","design automation;education;operating systems;programming languages;thousand-core chips","Computational modeling;Computer science;Computer science education;Design automation;Educational programs;Hardware;Multicore processing;Parallel programming;Programming profession;Testing","","","","11","","","","","May-June 2008","","IEEE","IEEE Journals & Magazines"
"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip","Ogras, U.Y.; Marculescu, R.; Choudhary, P.; Marculescu, D.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","110","115","Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single global clock signal throughout a chip have become major design bottlenecks. To deal with these issues, a globally asynchronous, locally synchronous (GALS) design is considered for achieving low power consumption and modular design. Such a design style fits nicely with the concept of voltage-frequency islands (VFIs) which has been recently introduced for achieving fine-grain system-level power management. This paper proposes a design methodology for partitioning an NoC architecture into multiple VFIs and assigning supply and threshold voltage levels to each VFI Simulation results show about 40% savings for a real video application and demonstrate the effectiveness of our approach in reducing the overall system energy consumption. The results and functional correctness are validated using an FPGA prototype for an NoC with multiple VFIs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261154","Algorithms;Design;GALS;Multi-processor systems;Voltage-frequency island;networks-on-chip","Clocks;Design methodology;Energy consumption;Energy management;Field programmable gate arrays;Network-on-a-chip;Power system management;Prototypes;Signal design;Threshold voltage","energy consumption;logic design;network-on-chip","GALS-based network-on-chip;energy consumption;fine-grain system-level power management;multicore SoC design;power consumption;voltage-frequency island partitioning","","11","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Fully-Automated Desynchronization Flow for Synchronous Circuits","Andrikos, N.; Lavagno, L.; Pandini, D.; Sotiriou, C.P.","FORTH-ICS, Heraklion","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","982","985","Variability is one of the fundamental problems faced by nano-scale electronic circuits and is expected to become even worse as process technology scales. Desynchronization is a design methodology, which converts a synchronous gate- level circuit into a more robust asynchronous one. In this paper, we describe the first fully-automated desynchronization design flow, based only on contemporary synchronous EDA tools and a new point tool for performing the desynchronization transformation. The flow was used to implement, down to mask layout level, a simple pipelined processor in a 90 nm industrial library. We show that the desynchronization methodology can be easily integrated into contemporary industrial EDA flows. Results, on the design implemented, indicate that desynchronized circuits exhibit increased variability tolerance and better average case performance, for a small area and power overhead.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261327","Adaptive Circuits;Algorithms;Design;Desynchrouization;EDA;Performance;Reliability;Variability","Asynchronous circuits;Automatic control;Electronic design automation and methodology;Integrated circuit reliability;Latches;Libraries;Performance analysis;Permission;Registers;Timing","electronic design automation;pipeline processing;synchronisation","contemporary synchronous EDA tool;electronic design automation;fully-automated desynchronization flow;pipelined processor;synchronous circuit","","4","1","6","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Improving Voltage Assignment by Outlier Detection and Incremental Placement","Huaizhi Wu; Wong, M.D.F.","Atoptech Inc., San Diego","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","459","464","Design for low power has become a key requirement in today's SoC design, especially for mobile applications. Multi-Vdd is an effective method to reduce both leakage and dynamic power. In a multi-Vdd design, cells of different supply voltages are often grouped into a small number of voltage islands, in order to avoid complex power supply system and excessive amount of level shifters. Recently, Wu et al. (2005) proposed an elegant algorithm for voltage island grouping based on the physical proximity of the critical cells in a post- placement voltage assignment, and Wu et al. (2006) proposed an efficient algorithm for voltage assignment which not only meets timing but also forms good proximity of the critical cells. However, due to insufficient slack, a few isolated critical cells (called outliers) may still exist in the resulting voltage assignment, causing disproportionately expensive penalty to the final voltage island grouping. In this paper, we propose a novel approach to improve the voltage assignment by automatic outlier detection followed by incremental placement. The outlier detection is based on a modified algorithm for the facility location problem. The incremental placement is guided by setting proper constraints on the paths containing the detected outliers, such that the outliers can be eliminated later. Our experiments on industry designs show that our algorithm leads to 12% - 54% improvement in the final voltage island grouping, with quick turn around time.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261228","Algorithms;Design;Low power;Outlier;Placement;Voltage assignment","Algorithm design and analysis;Contracts;Costs;Delay;Design optimization;Low voltage;Power supplies;Routing;Timing","logic design;low-power electronics;system-on-chip","SoC design;facility location;incremental placement;low power design;mobile application;multiVdd design;outlier detection;supply voltage;voltage assignment;voltage island grouping","","2","","10","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands","Lap-Fai Leung; Chi-ying Tsui","Hong Kong Univ. of Sci. & Technol., Kowloon","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","128","131","Voltage islands provide a very good opportunity for minimizing the energy consumption of core-based Networks-on-Chip (NoC) design by utilizing a unique supply voltage for the cores on each island. This paper addresses various complex design issues for NoC implementation with voltage islands. A novel design framework based on genetic algorithm is proposed to optimize both the computation and communication energy with the creation of voltage islands concurrently for the NoC using multiple supply voltages. The algorithm automatically performs tile mapping, routing path allocation, link speed assignment, voltage island partitioning and voltage assignment simultaneously. Experiments using both real-life and artificial benchmarks were performed and results show that, by using the proposed scheme, significant energy reduction is obtained.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261157","Algorithms;Design;Network-on-Chip;Performance;Routing;Voltage Island","Algorithm design and analysis;Concurrent computing;Design optimization;Energy consumption;Genetic algorithms;Network synthesis;Network-on-a-chip;Partitioning algorithms;Tiles;Voltage","energy consumption;genetic algorithms;integrated circuit design;logic design;low-power electronics;network routing;network-on-chip","NoC design;energy consumption minimization;energy-aware synthesis;genetic algorithm;link speed assignment;multiple supply voltages;network-on-chip;path allocation routing;tile mapping;voltage assignment;voltage island partitioning","","4","","14","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Chip Multi-Processor Generator","Solomatnikov, A.; Firoozshahian, A.; Qadeer, W.; Shacham, O.; Kelley, K.; Asgar, Z.; Wachs, M.; Hameed, R.; Horowitz, M.","Stanford Univ., Stanford","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","262","263","The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chips are trying to accomplish more than is commercially needed. Since design NRE costs are an order of magnitude larger than fabrication NRE costs, a two-step design system seems attractive. First, the users configure/program a flexible computing framework to run their application with the desired performance. Then, the system ""compiles"" the program and configuration, tailoring the original framework to create a chip that is optimized toward the desired set of applications. Thus the user gets the reduced development costs of using a flexible solution with the efficiency of a custom chip.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261183","Algorithms;Chip Multi-Processor;Design;High-Level Design;Performance","Algorithm design and analysis;Application specific integrated circuits;CMOS technology;Cost function;Design optimization;Fabrication;Hardware;High performance computing;Microprocessors;Permission","logic design;microprocessor chips","ASIC design;application specific integrated circuits;chip multiprocessor generator;nonrecurring engineering","","0","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling","Hallschmid, P.; Saleh, R.","Univ. of British Columbia, Vancouver","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","732","737","Configuration of an application-specific instruction-set processor (ASIP) through an exhaustive search of the design space is computationally prohibitive. We propose a novel algorithm that models the design space using local regressions. With only a small subset of the design space sampled, our model uses statistical inference to estimate all remaining points. We used our approach to tune a two-level cache with 19,278 legal configurations. Only 1% of the design space was simulated resulting in a 100times speedup over a brute-force approach, hi doing so, we were able to identify near optimal configurations for most benchmarks and reduce the overall power of the processor by 13.9% on average, with one benchmark as high as 53%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261279","ASIPs;Algorithms;Cache Tuning;Customizable processors;Design;Local Regressions;Performance;System Architecture Exploration","Algorithm design and analysis;Application specific processors;Computational modeling;Computer aided instruction;Design engineering;Energy efficiency;Power engineering and energy;Process design;Space exploration;Statistics","application specific integrated circuits;cache storage;microprocessor chips;regression analysis","application-specific instruction-set processor;automatic cache tuning;regression modeling;statistical inference","","0","","33","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"CAD-based Security, Cryptography, and Digital Rights Management","Koushanfar, F.; Potkonjak, M.","Rice Univ., Houston","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","268","269","Manufacturing variability is inherent to many silicon and nano-scale technologies and can be manifested in many different ways and modalities (e.g. power and delay). We propose a flow that starts with gate-level integrated circuit (IC) characterization which results in unique identification (ID). The ID's are an integrated part of the design functionality and software and provide a basis for conceptually new CAD-based security protocols. As an examples, we present a new IC metering schemes that ensure very low overhead and digital right management in horizontally integrated IC market. Therefore, after many years of CAD importing and benefiting from many other areas such as numerical analysis, theoretical CS, VLSI design, computer architectures, and compilers, CAD has its historical chance to impact many fields of computer science and engineering through manufacturing variability-based security and right management.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261186","Computer-Aided Design;Design;Digital Rights Management;Hardware Metering;Intellectual Property Protection;Measurement;Security","Cryptography;Delay;Design automation;Digital integrated circuits;Integrated circuit technology;Manufacturing;Protocols;Security;Silicon;Software design","VLSI;circuit CAD;cryptographic protocols;industrial property;integrated circuit design;security of data","CAD-based security protocol;VLSI;cryptography;digital rights management;gate-level integrated circuit characterization;unique identification","","6","6","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors","Changyun Zhu; Zhenyu Gu; Li Shang; Dick, R.P.; Knobel, R.G.","Queen''s Univ. Kingston, Kingston","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","312","317","Minimizing power consumption is vitally important in embedded system design; power consumption determines battery lifespan. Ultra- low-power designs may even permit embedded systems to operate without batteries, e.g., by scavenging energy from the environment. Moreover, managing power dissipation is now a key factor in integrated circuit packaging and cooling. As a result, embedded system price, size, weight, and reliability are all strongly dependent on power dissipation. Recent developments in nanoscale devices open new alternatives for low-power embedded system design. Among these, single-electron tunneling transistors (SETs) hold the promise of achieving the lowest power consumption. However, SETs impose unique design constraints that strongly influence architectural and circuit-level decisions. Unfortunately, most analysis of SETs has focused on single devices instead of architectures, making it difficult to determine whether they are appropriate for low-power embedded systems. This article presents possible uses of SETs in high-performance and battery-powered embedded system design. The resulting fault-tolerant, hybrid SET/CMOS, reconfigurable architecture can be tailored to specific requirements and allows trade-offs among power consumption, performance, operation temperature, fabrication cost, and reliability. This work is a first step in evaluating the system-level potential of reducing power consumption by using SETs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261197","Design;Single electron tunneling transistor (SET);low-power;nanoelectronics;performance;reconfigurable architecture;reliability","Batteries;Embedded system;Energy consumption;Energy management;Integrated circuit packaging;Power dissipation;Power system management;Power system reliability;Single electron transistors;Tunneling","CMOS integrated circuits;embedded systems;fault tolerance;integrated circuit design;low-power electronics;nanoelectronics;semiconductor device models;single electron transistors","battery-powered embedded system design;embedded system design;hybrid SET/CMOS;integrated circuit packaging;power dissipation;reconfigurable architecture;single-electron tunneling transistor;ultra-low-power architecture","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Electronics: The New Differential in the Automotive Industry","Smith, Nick; Chien, Andrew; Hegarty, Christopher; Rhines, Walden C.; Sangiovanni-Vincentelli, Alberto; Winters, Frank","Mentor Graphics, Newbury, United Kingdom","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","446","446","Electronics is delivering huge improvements in automobile safety, efficiency and driver experience. So is the ability to conceive, design and implement electronic systems now the key competitive differentiator for car companies? Or do traditional factors such as styling or manufacturing excellence remain more important? The Panel dissects this issue, highlighting the resultant challenges and opportunities presented within EDA.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261225","Automotive;Design Automation;Economic;Electronics","Automobile manufacture;Automotive engineering;Computer graphics;Design automation;Driver circuits;Electronic design automation and methodology;Electronics industry;Industrial electronics;Technology management;Vehicle safety","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model","Jui-Chin Chu; Wei-Chun Ku; Shu-Hsuan Chou; Tien-Fu Chen; Jiun-In Guo","Nat. Univ. of Chung Cheng, Chia-Yi","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","652","657","Multithreading and multi-core processing have been shown to be powerful approaches for boosting a system performance by taking advantage of parallelism in applications. This paper presents a processor design by unifying RISC and multithreading DSP for the sophisticated multimedia applications with advanced standards such as H.264. The proposed design not only minimizes integration costs for embedded multithreading/multi-core design by independent coherent threads, but also reduces the memory bandwidth requirements by one-stop streaming buffer and a very fast data exchange mechanism. With the proposed techniques and appropriate programming model, we can achieve 78% reduction of memory bandwidth and 89% reduction of processing time in H.264 video encoding, compared to traditional single stream micro-processor.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261265","Design;Experimentation;H.264;Multimedia Processor;Multithreading;Performance;Programming model;VisoMT","Bandwidth;Boosting;Digital signal processing;Multicore processing;Multithreading;Power system modeling;Process design;Reduced instruction set computing;Streaming media;System performance","buffer storage;digital signal processing chips;encoding;integrated circuit design;multi-threading;multimedia computing;parallel processing;reduced instruction set computing;video coding","H.264 video encoding;RISC;application parallelism;data exchange mechanism;embedded coherent-multithreading multimedia processor;memory bandwidth requirements;multicore processing;multimedia applications;multithreading DSP;one-stop streaming buffer;processor design;programming model","","0","","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Verification Coverage: When is Enough, Enough?","Bacchini, Francine; Hu, A.J.; Fitzpatrick, T.; Ranjan, Rajeev; Lacey, David; Tan, Mercedes; Piziali, Andrew; Ziv, A.","Francine Bacchini, Inc., San Jose, CA","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","744","745","For EDA users worldwide, the functional verification of complex chips poses a daunting challenge that consumes not just increasingly precious amounts of time, but also limited resources and available budget. The introduction of new tools has driven new powerful new methodologies, and spurred further debate on the issue of coverage interoperability - of heterogeneous verification tools and their respective handling of coverage data. New methodologies hold promise for better decision-making, as does a baseline standard for coverage interoperability. With the various new tools and technologies that have arrived on the scene has come support of flows that can lead to better functional verification decisions and higher quality products.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261281","Coverage;Design;Design Verification;Formal Verification;Functional Simulation;Verification;Verification Test Plan","Computer bugs;Design automation;Electronic design automation and methodology;Formal verification;Graphics;Hardware;Logic design;Permission;Sun;Testing","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"SODA: Sensitivity Based Optimization of Disk Architecture","Yan Zhang; Gurumurthi, S.; Stan, M.R.","Qualcomm Inc., San Diego","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","865","870","Storage plays a pivotal role in the performance of many applications. Optimizing disk architectures is a design-time as well as a run-time issue and requires balancing between performance, power and capacity. The design space is large and there are many ""knobs"" that can be used to optimize disk drive behavior. Here we present a sensitivity-based optimization for disk architectures (SODA) which leverages results from digital circuit design. Using detailed models of the electro-mechanical behavior of disk drives and a suite of realistic workloads, we show how SODA can aid in design and runtime optimization.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261304","Algorithms;Design;Disk drives;Performance;optimization;performance;power;storage","Circuit synthesis;Constraint optimization;Cooling;DC motors;Delay;Design optimization;Disk drives;Energy consumption;Runtime;Throughput","disc drives;network synthesis;sensitivity analysis","SODA;digital circuit design;disk drives;electro-mechanical behavior;sensitivity based optimization of disk architecture","","0","","28","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","Wenping Wang; Shengqi Yang; Bhardwaj, S.; Vattikonda, R.; Vrudhula, S.; Liu, F.; Yu Cao","Arizona State Univ., Tempe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","364","369","Negative-bias-temperature-instability (NBTI) has become the primary limiting factor of circuit lifetime. In this work, we develop a general framework for analyzing the impact of NBTI on the performance of a circuit, based on various circuit parameters such as the supply voltage, temperature, and node switching activity of the signals etc. We propose an efficient method to predict the degradation of circuit performance based on circuit topology and the switching activity of the signals over long periods of time. We demonstrate our results on ISCAS benchmarks and a 65 nm industrial design. The framework is used to provide key design insights for designing reliable circuits. The key design insights that we obtain are: (1) degradation due to NBTI is most sensitive on the input patterns and the duty cycle; the difference in the delay degradation can be up to 5X for various static and dynamic conditions, (2) during dynamic operation, NBTI-induced degradation is relatively insensitive to supply voltage, but strongly dependent on temperature; (3) NBTI has marginal impact on the clock signal.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261207","Design;Experimentation;NBTI;Performance;Reliability;duty cycle;input pattern;performance degradation;speed;supply voltage;temperature","Circuit optimization;Degradation;Niobium compounds;Performance analysis;Sequential circuits;Signal analysis;Switching circuits;Temperature;Titanium compounds;Voltage","combinational circuits;integrated circuit design;integrated circuit reliability;logic design;network topology;sequential circuits","circuit performance degradation;circuit topology;combinational circuit;negative-bias-temperature-instability;sequential circuit","","19","4","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"The KILL Rule for Multicore","Agarwal, A.; Levy, M.","MIT, Cambridge","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","750","753","Multicore has shown significant performance and power advantages over single cores in commercial systems with a 2-4 cores. Applying a corollary of Moore's Law for multicore, we expect to see 1K multicore chips within a decade. 1K multicore systems introduce significant architectural challenges. One of these is the power efficiency challenge. Today's cores consume 10's of watts. Even at about one watt per core, a 1K-core chip would need to dissipate 1K watts! This paper discusses the ""Kill rule for multicore"" for power-efficient multicore design, an approach inspired by the ""Kiss rule for RISC processor design"". Kill stands for Kill if less than linear, and represents a design approach in which any additional area allocated to a resource within a core, such as a cache, is carefully traded off against using the area for additional cores. The Kill rule states that we must increase resource size (for example, cache size) only if for every 1% increase in core area there is at least a 1% increase in core performance.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261283","CMP;Design;Economics;Experimentation;Kill Rule;Measurement;Performance;Theory;computer architecture;core;multicore;parallel computing;power efficiency;stream processing;tiled multicore","Computer applications;Computer architecture;Engines;Moore's Law;Multicore processing;Parallel processing;Permission;Process design;Reduced instruction set computing;Resource management","microprocessor chips","KILL rule;multicore chips;power-efficient multicore design","","0","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Synchronous Elastic Circuits with Early Evaluation and Token Counterflow","Cortadella, J.; Kishinevsky, M.","Univ. Polytech. de Catalunya, Barcelona","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","416","419","A protocol for latency-insensitive design with early evaluation is presented. The protocol is based on a symmetric view of the system in which tokens carrying information move in the forward direction and anti-tokens canceling information move in the backward direction. An implementation of the protocol and an example illustrate the flow for converting a regular synchronous design into an elastic circuit with early evaluation.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261218","Design;Elastic designs;Theory;Verification;protocols;synthesis","Asynchronous circuits;Circuit synthesis;Delay;Design automation;Logic;Multiplexing;Performance analysis;Petri nets;Protocols;System performance","network synthesis","anti-tokens canceling information;latency-insensitive design;protocol;synchronous elastic circuits;token counterflow","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"High Performance and Low Power Electronics on Flexible Substrate","Jing Li; Kunhyuk Kang; Bansal, A.; Roy, K.","Purdue Univ., West Lafayette","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","274","275","We propose a design and optimization methodology for high performance and ultra low power digital applications on flexible substrate using low temperature polycrystalline silicon thin film transistor (LTPS TFT). We show that by using ultra-thin bodies and minimizing the mid-gap trap density by hydrogenation, LTPS TFTs (in 200 nm technology) can achieve higher performance than standard TFTs. We also demonstrate that it can be a promising candidate for both sub-threshold and super-threshold operation with performances comparable to contemporary bulk silicon. However, due to grain boundaries (GBs), there can be large intrinsic variations in such devices. Hence, there is a need for GB-tolerant design. Integration of proposed digital electronics in conjunction with conventional display application of LTPS TFTs on flexible substrates (system-on-panel) will open up plethora of new and interesting applications.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261189","Design;Experimentation;Grain Boundary (GB);Thin Film Transistor (TFT)","Design methodology;Design optimization;Displays;Electron traps;Grain boundaries;Low power electronics;Silicon;Substrates;Temperature;Thin film transistors","flexible electronics;low-power electronics;semiconductor device models;silicon;substrates;thin film transistors","GB-tolerant design;flexible substrate;grain boundaries;low power electronics;polycrystalline silicon thin film transistor;ultra low power digital application","","0","","5","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"System-on-Chip Power Management Considering Leakage Power Variations","Chandra, S.; Lahiri, K.; Raghunathan, A.S.","Univ. of California, San Diego","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","877","882","The power characteristics of System-on-chips (SoCs) in nanoscale technologies are significantly impacted by process variations, making it important to consider these effects during system-level power analysis and optimization. In this paper, we identify and address the problem of designing effective power management schemes in the presence of such variations. In particular, we demonstrate that conventional power management schemes, which are designed without considering the impact of variations, can result in substantial power wastage. We therefore propose two approaches to variation-aware power management, namely, design-specific and chip-specific approaches. In each of these approaches, the goal is to consider the impact of variations while deriving the values of parameters that govern popular power management policies. The policy parameters are derived so as to optimize metrics that are relevant under variations. We motivate and introduce these metrics, and use a combination of analytical and empirical approaches to optimize them. We experimentally evaluate the proposed ideas in the context of an ARM processor core, and demonstrate that variation-aware power management can result in improvements of upto 59 % in mu + sigma of the energy distribution, and upto 55 % for the 95 percentile of the energy distribution, with respect to conventional power management schemes that do not consider variations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261306","Algorithms;Design;Low Power Design;Management;Power Management;Process variations;System-on-Chip","Algorithm design and analysis;Circuits;Design optimization;Energy management;Laboratories;National electric code;Power distribution;Power system management;System-on-a-chip;Very large scale integration","integrated circuit design;system-on-chip","ARM processor core;energy distribution;leakage power variations;nanoscale technologies;process variations;system-on-chip power management;variation-aware power management","","0","","22","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Integrated Droplet Routing in the Synthesis of Microfluidic Biochips","Tao Xu; Chakrabarty, K.","Duke Univ., Durham","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","948","953","Microfluidic biochips are revolutionizing many areas of biochemistry and biomedical sciences. Several synthesis tools have recently been proposed for the automated design of biochips from the specifications of laboratory protocols. However, only a few of these tools address the problem of droplet routing in microfluidic arrays. These methods typically rely on post-synthesis droplet routing to implement biochemical protocols. Such an approach is not only time-consuming, but it also imposes an undue burden on the chip user. Moreover, post-synthesis droplet routing does not guarantee that feasible droplet pathways can be found for area-constrained biochip layouts; non-routable fabricated biochips must be discarded. We present a droplet-routing-aware automated synthesis tool for microfluidic biochips. Droplet routability, defined as the ease with which droplet pathways can be determined, is estimated and integrated in the synthesis flow. The proposed approach allows architectural-level design choices and droplet-routing-aware physical design decisions to be made simultaneously. We use a large-scale protein assay as a case study to evaluate the proposed synthesis method.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261320","Algorithms;Design;Performance;Synthesis;biochip;microfluidics;routing","Algorithm design and analysis;Blood;Etching;Fluid flow;Integrated circuit synthesis;Microchannel;Microfluidics;Monitoring;Permission;Routing protocols","biochemistry;drops;microfluidics","biochemical protocols;integrated droplet routing;microfluidic biochips","","3","6","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects","Qiang Xu; Yubin Zhang; Chakrabarty, K.","Chinese Univ. of Hong Kong, Shatin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","676","681","The test time for core-external interconnect shorts/opens is typically much less than that for core-internal logic. Therefore, prior work on test infrastructure design for core-based system-on-a-chip (SOC) has mainly focused on minimizing the test time for core-internal logic. However, as feature sizes shrink for newer process technologies, the test time for interconnect signal integrity (SI) faults cannot be neglected. We investigate the impact of interconnect SI tests on SOC test architecture design and optimization. We present a compaction method for SI faults and algorithms for test architecture optimization. Experimental results for the ITC'02 benchmarks show that the proposed approach can significantly reduce the overall testing time for core-internal logic and core-external interconnects.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261269","Algorithms;Design;Interconnects;Reliability;Signal Integrity;Test Architecture Optimization","Benchmark testing;Circuit faults;Circuit testing;Compaction;Crosstalk;Integrated circuit interconnections;Logic testing;Signal design;System testing;System-on-a-chip","circuit testing;fault diagnosis;integrated circuit interconnections;integrated circuit reliability;logic testing;system-on-chip","SoC test architecture optimization;core-based system-on-a-chip;core-external interconnects;core-internal logic;infrastructure design;interconnect signal integrity;signal integrity fault","","0","","26","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Single-Event-Upset (SEU) Awareness in FPGA Routing","Golshan, S.; Bozorgzadeh, E.","Univ. of California, Irvine","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","330","333","The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bits can be reduced between 13% and 19% on average with comparable delay, hi addition, in asymmetric SRAM FPGA using our router average FIT (failure-in-time) rate is reduced by 36%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261200","Algorithms;Design;Reliability;SRAM-based FPGA;Theory;routing;single-event-upset;soft error","Algorithm design and analysis;Circuit faults;Computer architecture;Computer science;Field programmable gate arrays;Permission;Random access memory;Routing;Switches;Testing","SRAM chips;delays;failure analysis;fault diagnosis;field programmable gate arrays;integrated circuit design;network routing","FPGA routing;asymmetric SRAM FPGA;bridging faults;circuit design;configuration bits;delay;failure-in-time rate;routing architecture;single-event-upset awareness","","7","","9","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A DFT Method for Time Expansion Model at Register Transfer Level","Iwata, H.; Yoneda, T.; Fujiwara, H.","Nara Inst. of Sci. & Technol., Nara","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","682","687","This paper presents a non-scan design-for-testability method for register transfer level circuits. We first introduce a new testability of RTL circuits called partially strong testability. The partially strong testability guarantees that the number of time frames required for any testable fault is bounded by a linear function of the number of registers in the RTL circuit during test generation process. We also propose a DFT method to make RTL circuits partially strongly testable. Experimental results show that we can reduce hardware overhead and test application time drastically compared to the previous methods. Moreover, the proposed method can achieve 100% fault efficiency in practical test generation time and allow at-speed testing.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261270","Design;Reliability;at-speed testing;design-for-testability;register transfer level","Circuit faults;Circuit testing;Combinational circuits;Costs;Hardware;Iron;Permission;Registers;Sequential analysis;Sequential circuits","design for manufacture;design for testability;integrated circuit testing","DFT method;register transfer level;time expansion model","","1","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Automotive Software Integration","Racu, R.; Hamann, A.; Ernst, R.; Richter, K.","Tech. Univ. Braunschweig, Braunschweig","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","545","550","A growing number of networked applications is implemented on increasingly complex automotive platforms with several bus standards and gateways. Together, they challenge the automotive design process. Recent automotive software standards, in particular AUTOSAR that defines a network runtime environment on top of the existing automotive standards, are intended to improve portability and interoperability. AUTOSAR shall replace or extend earlier proprietary software architecture solutions, but it does not yet sufficiently address time and platform modeling and specification. The presentation will give some examples for open issues with respect to performance, timing and interoperability. It will show how recent results in compositional performance analysis can be exploited to analyze such networked systems, and how to apply design space exploration in a complex automotive supply chain. The resulting tools and methods can even be used to optimize the robustness of an architecture which is important to handle updates and extend the lifetime of an architecture.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261243","AUTOSAR;Automotive Systems;Design;Formal Analysis;Performance;Reliability;Software Integration;SymTA/S;Timing Model;Verification","Application software;Automotive engineering;Performance analysis;Process design;Runtime environment;Software architecture;Software standards;Space exploration;Supply chains;Timing","automobile industry;automotive engineering;open systems;production engineering computing;software architecture;software standards;supply chains","AUTOSAR;automotive software integration;automotive software standards;automotive supply chain;bus standards;compositional performance analysis;design space exploration;gateways;interoperability;proprietary software architecture solutions;timing properties","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs","Zhou, C.L.; Wai-Chung Tang; Wing-Hang Lo; Yu-Liang Wu","Chinese Univ. of Hong Kong, Shatin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","922","927","One unique property of an FPGA chip is that any logic perturbation inside its Look-Up-Tables (LUTs) is totally area/delay-free. Amongst others, this free LUT-internal resource perturbation can also be used to trade for critical LUT-external logic/wire removals for EDA improvements, an extra flexibility ignored before. Using rewiring technique for such logic perturbations, we show that significant cut-downs upon already excellent results from the state-of-the-art DAOmap mappings and the TVPR place-and-route can still be obtained. This logic perturbation operation can further reduce the number of LUTs by up to 33.7% (avg. 10%) without delay penalty and also reduce critical path delay by up to 31.7% (avg. 11%) without disturbing placement or sacrificing area in the final routing. For delay reduction, under proper rewiring strategy, the CPU time used by rewiring is only 5% of the total run time consumed by TVPR's placement and routing. This idea of perturbing logic between the free LUT-internal and critical LUT-external circuit resources is simple and proved to be powerful. The encouraging results suggest a new technique for an optimization domain less explored for FPGA design flow.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261315","ATPG;Design;Experimentation;FPGA;Performance;Routing;Technology mapping","Automatic test pattern generation;Computer science;Delay effects;Delay estimation;Electronic design automation and methodology;Field programmable gate arrays;Logic circuits;Routing;Table lookup;Wires","field programmable gate arrays;logic circuits;logic design;table lookup","FPGA chip;LUT-external circuit;LUT-internal circuit;final routing;logic perturbation;look-up-tables;rewiring strategy;state-of-the-art DAOmap","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Concurrent Wire Spreading, Widening, and Filling","Rizzo, O.; Melzner, H.","Infineon Technol. France, Sophia Antipolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","350","353","Automated design tools produce layouts complying with all design rules (DRs). However, most wires are designed with minimum width, making them susceptible to random defect induced interruptions (opens). Spaces between wires are also often designed at minimum size, causing yield loss from random defect induced connections (shorts). SFF (""Spread - Fatten - Fill"") is a methodology to improve layout - specifically for routing metal layers - in terms of yield loss related to opens and shorts. Additionally, a novel fill concept improves metal density uniformity. In this paper, we will explain issues that were observed and addressed in the implementation on a real layout, and present results achieved in the first experiment on silicon.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261204","Algorithms;Defect Limited Yield;Design;Experimentation;Filling;Manufacturing;Performance;Wire Spreading;Wire Widening","Algorithm design and analysis;Filling;Integrated circuit synthesis;Manufacturing;Permission;Routing;Silicon;Space technology;Switches;Wire","concurrent engineering;wires","automated design tools;concurrent wire spreading;metal density uniformity;random defect;random defect induced interruptions;routing metal layers;wire filling;wire widening;yield loss","","1","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"""There Is More Than Moore In Automotive ....""","Hiller, H.","Infineon Technol. AG, Munich","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","376","376","The complete ""Automotive value chain"" is facing significant innovation pressure coming from emerging safety and/or environmental regulations & laws as well as the end customer's demand for more functionality & comfort at not increasing prizes. The presentation will explain the challenging implications of this development for Infineon as an IDM. It will also explain that moving towards leading edge technologies (65 nm and beyond) is not our preferred answer to meet ""military quality/reliability requirements at consumer electronics prices."" Therefore our requirements towards the EDA industry have to be aligned with automotive applications and the corresponding business environment.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261209","Automotive;Design;EMC;ESD;Manufacturability;Reliability;Substrate Modeling;Verification","Automotive applications;Automotive engineering;Business communication;Consumer electronics;Defense industry;Electronic design automation and methodology;Manufacturing industries;Permission;Safety;Technological innovation","automobile industry;design engineering;reliability","EDA industry;automotive value chain;design;environmental regulations;reliability;safety","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Escape Routing For Dense Pin Clusters In Integrated Circuits","Ozdal, M.M.","Intel Corp., Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","49","54","As the design complexities and circuit densities are increasing, the detailed routing (DR) problem is becoming a more and more challenging problem. Due to the high complexity of DR algorithms, it is very important to start the routing process with clean solutions, rather than starting with suboptimal routes and trying to fix them in iterative process. In this paper, we propose an escape routing algorithm that can optimize routing of a set of nets around their terminals. For this, we first propose a polynomial-time algorithm that guarantees to find the optimal escape routing solution for a set of nets when the track structures are uniform. Then, we use this algorithm as a baseline, and study the general problem with arbitrary track structures. For this, we propose a novel multi-commodity flow (MCF) model that has a one-to-one correspondence with the escape routing problem. This MCF model is novel in the sense that the inter-dependency and contention between different flow commodities is minimal. Using this model, we propose a Lagrangian-relaxation (LR) based algorithm to solve the escape problem. Our experiments demonstrate that this algorithm improves the overall routability significantly by reducing the number of nets that require rip-up and reroute.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261142","Algorithms;Design;Detailed routing;escape routing;multi-commodity flow","Algorithm design and analysis;Circuits;Clustering algorithms;Design for manufacture;Hardware;Iterative algorithms;Lagrangian functions;Polynomials;Routing;Wire","computational complexity;integrated circuit design;network routing","Lagrangian-relaxation algorithm;circuit densities;dense pin clusters;detailed routing;escape routing;integrated circuit;multicommodity flow;polynomial-time algorithm","","0","1","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"IPR: An Integrated Placement and Routing Algorithm","Min Pan; Chu, C.","Cadence Design Syst. Inc., San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","59","62","In nanometer-scale VLSI technologies, several interconnect issues like routing congestion and interconnect delay have become the main concerns in placement. However, all previous placement approaches optimize some very primitive interconnect models during placement. These models are far from the actual interconnect implementation in the routing stage. As a result, placement solution considered to be good by primitive interconnect models may turn out to be poor after routing. In addition, the placement may not even be routable and timing closure may not be achievable. In this paper, we propose to address the inconsistency between the placement and routing objectives by fully integrating global routing into placement. As a first attempt to this novel approach, we focus on routability issue. We call the proposed algorithm for routing congestion minimization IPR (integrated placement and routing). To ensure the algorithm to be computationally efficient, efficient placement and routing algorithms FastPlace, FastDP and FastRoute are integrated, and well-designed methods are proposed to integrate them efficiently and effectively. Experimental results show that IPR reduces overflow by 36%, global routing wirelength by 3.6%, and runtime by 36% comparing to ROOSTER, which is the previous best academic routability- driven placer.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261144","Algorithms;Design;Integration;Performance;Placement;Routing","Algorithm design and analysis;Annealing;Delay;Intellectual property;Iterative algorithms;Minimization methods;Routing;Runtime;Timing;Very large scale integration","VLSI;integrated circuit design","integrated placement;interconnect delay;nanometer-scale VLSI technology;routing algorithm;routing congestion;routing congestion minimization","","2","2","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Shared Resource Access Attributes for High-Level Contention Models","Bobrek, A.; Paul, J.M.; Thomas, D.E.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","720","725","Emerging single-chip heterogeneous multiprocessors feature hundreds of design elements contending for shared resources, making it difficult to isolate performance impacts of individual design changes. This work is the first to parameterize shared resource accesses in the form of access attributes, summarizing the impact of shared resource contention on system performance, analogous to the way RTL parameters summarize more detailed transistor models. The intuition behind access attributes is that much application and architecture dependent contention information is known during detailed cycle-accurate simulations, and would be useful to inform a higher level model. The detailed contention information is sampled from a short cycle-accurate simulation, ""training"" a high-level statistical regression model of contention. This contention model can then be used in simulation to estimate the impact of shared resource accesses at a high level of abstraction, enabling the designers to explore contention-related performance impacts of design decisions. Using the access attribute-based contention models resulted in speedups of 40X over cycle-accurate simulation, with average simulation errors of less than 1% with 95% confidence intervals of about plusmn3%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261277","Contention Modeling;Design;Heterogeneous Multiprocessors;Performance;Performance Modeling;Simulation;Statistical Regression Models","Analytical models;Concurrent computing;Data mining;Information analysis;Interleaved codes;Permission;Sampling methods;System performance;Yarn","circuit simulation;integrated circuit modelling;microprocessor chips;regression analysis","RTL parameters;access attribute-based contention model;cycle-accurate simulation;high-level contention model;shared resource;single-chip heterogeneous multiprocessors;statistical regression model;system performance","","2","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Optimal Selection of Voltage Regulator Modules in a Power Delivery Network","Amelifard, B.; Pedram, M.","Univ. of Southern California Los Angeles, Los Angeles","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","168","173","High efficiency low voltage DC-DC conversion is a key enabler to the design of power-efficient integrated circuits. Typically a star configuration of the DC-DC converters, where only one converter resides between the source and each load, is used to deliver currents with appropriate voltage levels to different loads in the circuit, hi this paper we show that using a tree topology of suitably chosen voltage regulators between the power source and loads yields higher power efficiency in the power delivery network. We formulize the problem of selecting the best set of regulators in a tree topology as a dynamic program and efficiently solve it. Experimental results demonstrate the efficacy of proposed problem formulation and solution.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261165","Algorithms;DC-DC converter;Design;Low-power design;Performance;Power delivery network;voltage regulator","Algorithm design and analysis;DC-DC power converters;Frequency;Impedance;Pulse width modulation;Pulsed power supplies;Regulators;Switched-mode power supply;Switches;Voltage","DC-DC power convertors;network topology;power integrated circuits;voltage regulators","low voltage DC-DC conversion;power delivery network;power-efficient integrated circuits;tree topology;voltage regulators","","0","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Nanometer Device Scaling in Subthreshold Circuits","Hanson, S.; Mingoo Seok; Sylvester, D.; Blaauw, D.","Univ. of Michigan, Ann Arbor","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","700","705","Subthreshold circuit design is a strong candidate for use in future low power applications. It is not clear, however, that device scaling to 45 nm and beyond will be beneficial in subthreshold circuits. We investigate the implications of device scaling on subthreshold circuits and find that the slow scaling of gate oxide thickness leads to a 60 % reduction in I<sub>on</sub>/I<sub>off</sub> between the 90 nm and 32 nm device generations. We highlight the effects of this device degradation on noise margins, delay, and energy. We subsequently propose an alternative scaling strategy and demonstrate significant improvements in noise margins, delay, and energy in sub-V<sub>th</sub> circuits.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261273","Design;Subthreshold circuits;device scaling;ultra-low power","Circuit noise;Circuit synthesis;Degradation;Delay effects;Integrated circuit noise;Lead compounds;Low voltage;MOSFETs;Nanoscale devices;Timing","integrated circuit design;low-power electronics;nanoelectronics","low power applications;nanometer device scaling;subthreshold circuit design","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution","Raman, B.; Chakraborty, S.; Wei Tsang Ooi; Dutta, S.","Nat. Univ. of Singapore, Singapore","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","738","743","It is now common for multimedia applications to be partitioned and mapped onto multiple processing elements of a system-on-chip architecture. An important design constraint in such architectures is that the FIFO buffers connecting the processing elements (in a pipelined fashion) should not overflow and the playout buffer should never underflow. To meet these constraints, an usual design practice is to increase the initial playout delay after which the output device starts reading from the playout buffer. Although implementing this technique is straightforward and involves only the the computation of an appropriate playout delay, it suffers from the downside of a large playout buffer being required. In this paper, instead of associating the playout delay solely with the output device, we propose to redistribute this delay among all the processing elements running the various tasks of the multimedia application. We show that this delay redistribution technique can signficantly reduce (up to 70%) the total on-chip memory required.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261280","Design;On-chip memory;Performance;Playout delay;System-level design;Video decoding","Application software;Buffer overflow;Clocks;Computer science;Delay;Joining processes;Multimedia systems;Pipelines;System-on-a-chip;Virtual colonoscopy","multimedia systems;storage management;system-on-chip","data memory footprint;multimedia application;multiple processing element;on-chip memory;playout buffer;playout delay redistribution;system-on-chip architecture","","1","","10","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages","Liu, H.-Y.; Wan-Ping Lee; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","887","890","Multiple supply voltages (MSV's) provide an effective technique for power optimization. This paper addresses a voltage partitioning problem arising in MSV design during high-level synthesis. We point out a theoretical mistake in a recent publication and prove that the partitioning problem is NP-hard. Despite its NP-hardness, we propose an efficient alpha<sup>2</sup>-approximation algorithm for the problem, where a is the constant ratio of the maximum to the minimum voltages. Compared with the previous work that runs in O(dn<sup>2</sup>) time, the time complexity of our algorithm is only O(dkn), where d, k, and n are respectively the numbers of voltages employed in the final designs (i.e., voltage domains), available supply voltages in the technology library, and functional units. Note that both d and k can be considered as small constants for practical applications. Experimental results show that our algorithm can achieve 36-255X run-time speedups than the recent work, with the same power reduction.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261308","Algorithms;Design;Multiple Supply Voltages;Power Optimization","Algorithm design and analysis;Approximation algorithms;Design optimization;High level synthesis;Libraries;Partitioning algorithms;Performance analysis;Power engineering and energy;Runtime;Voltage","approximation theory;computational complexity;computer power supplies;power aware computing","NP-hard;approximation algorithm;high-level synthesis;multiple supply voltages;power optimization;time complexity;voltage partitioning","","3","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Global Critical Path: A Tool for System-Level Timing Analysis","Venkataramani, G.; Budiu, M.; Chelcea, T.; Goldstein, S.C.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","783","786","An effective method for focusing optimization effort on the most important parts of a design is to examine those elements on the critical path. Traditionally, the critical path is defined at the RTL level, as the longest path in the combinational logic between clocked registers. In this paper, we present a system-level timing analysis technique to define the concept of a global critical path (GCP), for predicting system-level performance. We show how the GCP can be used as a theoretical and practical tool for understanding, summarizing and optimizing the behavior of highly concurrent self-timed circuits. We formally define the GCP and show how it can be constructed using a discrete event model and hardware profiling techniques. The GCP provides valuable insight into the control-path behavior of circuits and in finding system-level bottlenecks. We have incorporated the GCP construction and analysis framework into a high-level synthesis and simulation toolchain, thus enabling complete automation in modeling, analysis and optimization.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261289","Design;Global critical path;Hardware profiling;Measurement;Performance;System modeling","Automatic control;Circuits;Clocks;Control systems;Design optimization;Hardware;Logic;Performance analysis;Registers;Timing","combinational circuits;network synthesis","clocked registers;combinational logic;concurrent self-timed circuits;discrete event model;global critical path;hardware profiling techniques;system-level bottlenecks;system-level performance;system-level timing analysis","","0","1","14","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"CAD Implications of New Interconnect Technologies","Scheffer, L.K.","Cadence, San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","576","581","This paper looks at the CAD implications of possible new interconnect technologies. We consider three technologies in particular: three dimensional ICs, carbon nanotubes as a replacement for metal interconnects, and optical interconnections for longer range on-chip communication. Each of these requires new CAD support to be used effectively.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261249","3D interconnect;Algorithms;Design;Nanotubes;On-chip optical;Performance","Algorithm design and analysis;Carbon nanotubes;Integrated circuit interconnections;Integrated circuit technology;Optical design;Optical interconnections;Permission;Photonic integrated circuits;Proposals;Routing","carbon nanotubes;circuit CAD;integrated circuit design;integrated circuit interconnections","CAD support;carbon nanotube;interconnect technology;metal interconnect;on-chip communication;optical interconnection;three dimensional IC","","2","","31","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization","Xiaoji Ye; Yaping Zhan; Peng Li","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","853","858","Leakage power is becoming an increasingly important component of total chip power consumption for nanometer IC designs. Minimization of leakage power unavoidably enforces the consideration of the key sources of process variations, namely transistor channel length and threshold variations, since both have a significant impact on timing and leakage power. However, the statistical nature of chip performances often requires the use of expensive statistical analysis and optimization techniques in a leakage minimization task, contributing to high computational complexity. Further, the commonly used discrete cell libraries bring specific difficulty for design optimization and render pure continuous sizing and V<sub>T</sub> optimization algorithm suboptimal. In this paper, we present a fast yet effective approach to statistical leakage power reduction via gate sizing and multiple V<sub>T</sub> assignment. The proposed technique achieves the runtime efficiency via the use of the novel concept of equi-slack shells and performs fast leakage power reduction on the basis of shells while maintaining the timing yield. When combined with a finer grained gate-based post tuning step, the presented technique achieves Superior runtime efficiency while offering significant leakage power reduction.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261302","Design;Equi-slack shell;Leakage;Performance;Statistical Optimization;Verification;gorithms","Algorithm design and analysis;Circuits;Constraint optimization;Design optimization;Energy consumption;Libraries;Robustness;Runtime;Statistical analysis;Timing","electrical faults;integrated circuits;optimisation","equi-slack shell;leakage power reduction;nanometer IC designs;optimization;statistical leakage power minimization;total chip power consumption;transistor channel length","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture","Kyoung-Hwan Lim; Yonghwan Kim; Taewhan Kim","Seoul Nat. Univ., Seoul","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","765","770","Distributed register-file microarchitecture (DRFM) which comprises multiple uniform blocks (called islands), each containing a dedicated register file, functional unit(s) and data- routing logic, has been known as a very attractive architecture for implementing designs with platform-featured on- chip memory or register-file IP blocks. In comparison with the discrete-register based architecture, DRFM offers a higher degree of opportunity of reducing the cost of global (inter- island) connections by confining as many the computations to the inside of the islands as possible. Consequently, for DRFM architecture, two important problems to be solved effectively in high-level synthesis are: (problem 1) scheduling and resource binding for minimizing inter-island connections, and (problem 2) data transfer (i.e., communication) scheduling through the inter-island connections for minimizing the access conflicts among the data transfers. This work proposes novel solutions to the two problems. Specifically, for problem 1 previous work solves it in two separate steps: (i) scheduling and (ii) then determining the inter-island connections by resource binding to islands. However, in our algorithm called DFRM-int, we place primary importance on the cost of interconnections. Consequently, we minimize the cost of interconnections first to fully exploit the effects of scheduling on interconnect and then to schedule the operations later. For problem 2, previous work tries to solve the access conflicts by forwarding data directly to the destination island. However, in our algorithm called DFRM-com, we devise an efficient technique of exploring an extensive design space of data forwarding indirectly as well as directly to find a near-optimal solution. By applying our proposed synthesis approach DFRM-int+DFRM-com we are able to reduce the inter-island connections by 18.1% more, compared to that by the DRFM approach in [4], even completely eliminating register-file access conflicts, which c- ould never been resolved by [4], without any latency increase.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261286","Algorithms;Design;Synthesis;communication;distributed register file","Algorithm design and analysis;Computer architecture;Costs;Delay;High level synthesis;Logic design;Microarchitecture;Processor scheduling;Registers;Routing","distributed databases;network operating systems","data transfer;distributed register-file microarchitecture;interconnect-communication synthesis;multiple uniform blocks","","0","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Computationally Efficient Power Integrity Simulation for System-on-Package Applications","Bharath, K.; Engin, E.; Swaminathan, M.; Uriu, K.; Yamada, T.","Georgia Inst. of Technol., Atlanta","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","612","617","Power integrity simulation for system-on-package (SoP) based modules is a crucial bottleneck in the SoP design flow. In this paper, the multi-layer finite difference method (M-FDM) augmented with models for split planes has been proposed as a fast and accurate frequency domain engine. Results demonstrating the accuracy and scalability of the method have been presented. In particular, the algorithm was employed to the analysis of a realistic 6 layer package with ~ 200k nodes.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261255","Algorithms;Design;Signal/Power Integrity (SI/PI);System in Package (SiP);multi-layer finite difference method (M-FDM)","Computational modeling;Design engineering;Finite difference methods;Packaging;Permission;Power engineering and energy;Power engineering computing;Radio frequency;Scalability;Signal design","finite difference methods;system-in-package","M-FDM;SoP;multilayer finite difference method;power integrity simulation;split planes;system-on-package applications","","1","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Placement of 3D ICs with Thermal and Interlayer Via Considerations","Goplen, B.; Sapatnekar, S.","IBM, Essex Junction","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","626","631","Thermal problems and limitations on interlayer via densities are important design constraints on three-dimensional integrated circuits (3D ICs), and need to be considered during global and detailed placement. Analytical and partitioning-based techniques are developed to explore the tradeoff between wirelength, interlayer via counts, and thermal effects. This method allows wirelengths to be minimized for any desired interlayer via density and temperatures to be reduced while minimizing deleterious effects on wirelength and interlayer via counts. Wirelength reductions within 2% of the optimal can be achieved using 46% fewer interlayer vias. Temperatures can be reduced by about 20% with only 1% higher wirelengths and 10% more interlayer vias.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261258","3-D IC;3-D VLSI;Algorithms;Design;Experimentation;Performance;interlayer vias;placement;temperature;thermal optimization","Algorithm design and analysis;Computational modeling;Heat sinks;Integrated circuit technology;Power dissipation;Power distribution;Routing;Temperature distribution;Thermal conductivity;Three-dimensional integrated circuits","integrated circuit design","3D IC;counts effects;deleterious effects;partitioning-based techniques;thermal effects;three-dimensional integrated circuits;wirelengths","","12","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"The Case for Low-Power Photonic Networks on Chip","Shacham, A.; Bergman, K.; Carloni, L.P.","Columbia Univ., New York","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","132","135","Packet-switched networks on chip (NoC) have been advocated as a natural communication mechanism among the processing cores in future chip multiprocessors (CMP). However, electronic NoCs do not directly address the power budget problem that limits the design of high-performance chips in nanometer technologies. We make the case for a hybrid approach to NoC design that combines a photonic transmission layer with an electronic control layer. A comparative power analysis with a fully-electronic NoC shows that large bandwidths can be exchanged at dramatically lower power consumption.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261158","Design;Network-on-Chip;Optical Communication;Performance","Bandwidth;Energy consumption;Joining processes;Network-on-a-chip;Optical buffering;Optical control;Optical fiber communication;Photonic integrated circuits;Power dissipation;Silicon","network-on-chip;optical communication equipment;optical fibre networks;optoelectronic devices;packet switching","NoC design;chip multiprocessors;low-power photonic networks on chip;nanometer technologies;natural communication mechanism;packet-switched networks on chip;photonic transmission layer;power budget problem","","6","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation","Singha, R.; Balijepalli, A.; Subramaniam, A.; Liu, F.; Nassif, S.","Arizona State Univ., Tempe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","823","828","In the nano regime it has become increasingly important to consider the impact of non-rectangular gate (NRG) shape caused due to sub-wavelength lithography. NRG dramatically increases the leakage current and requires geometry dependent transistor models for post-litho circuit simulation, hi this paper, we propose a coherent modeling approach for non-rectangular gates based on equivalent gate length (L<sub>e</sub>). A gate-voltage dependent model of Le is developed which is scalable with design conditions, continuous across weak and strong inversion regions, accurate for both leakage and saturation current, and compatible with standard circuit analysis tools. We systematically verify this approach with 65 nm TCAD simulations. A generic CAD algorithm is further proposed to predict the value of Le under various non-rectangular geometries. The interaction with the narrow-width effect is efficiently convolved in this method. Depending on the gate geometry, the leakage current can vary more than 15X at 65 nm technology node. Our analytical method well captures this effect. Finally, we extrapolate the impact of NRG effect on future technology generations. The proposed model can be easily extracted from TCAD tools or direct silicon data. It bridges the gap between lithography, simulation, and circuit analysis for measuring transistor performance under increasingly severe NRG effect.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261297","Compact Modeling;Design;Equivalent Gate Length;Experimentation;Leakage;Narrow-width Effect;Non-Rectangular Gate;Performance;Reliability","Circuit analysis;Circuit simulation;Data mining;Design automation;Geometry;Leakage current;Lithography;Shape;Solid modeling;Standards development","circuit simulation;lithography;technology CAD (electronics);transistors","TCAD tools;coherent modeling approach;equivalent gate length;generic CAD algorithm;geometry dependent transistor models;leakage current;nonrectangular gate;post-lithography circuit simulation;subwavelength lithography","","0","1","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies","McConaghy, T.; Palmers, P.; Gielen, G.; Steyaert, M.","ESAT-MICAS, Leuven","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","944","947","This paper presents MOJITO, a system which optimizes across thousands of analog circuit topologies simultaneously, and returns a set of sized topologies that collectively provide a performance tradeoff. MOJITO defines a space of possible topologies as a hierarchically organized combination of trusted analog building blocks. To minimize the setup burden: no topology selection rules or abstract behaviors need to be specified, and performance calculations are SPICE-based. The search algorithm is a novel multi-objective evolutionary algorithm that uses an age-layered population structure to balance exploration vs. exploitation. Results are shown for a space having 3528 one- and two-stage operational amplifier topologies.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261319","Algorithms;Analog;Design;computer-aided design;integrated circuits;mixed-signal","Algorithm design and analysis;Analog circuits;Analog integrated circuits;Circuit topology;Evolutionary computation;Merging;Operational amplifiers;Permission;Switches;System-level design","analogue circuits;network topology","MOJITO;analog circuit topologies;two-stage operational amplifier topologies","","2","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure","Shujun Deng; Jinian Bian; Weimin Wu; Xiaoqing Yang; Yanni Zhao","Tsinghua Univ., Beijing","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","588","593","This paper presents an efficient algorithm to solve the satisfiability (SAT) problem for RTL designs using a complete hybrid branch-and-bound strategy with conflict-driven learning. The main framework is the extended Davis-Putnam-Logemann-Loveland procedure (DPLL) which is a unified procedure combining Boolean logic and arithmetic operations. A hybrid two- literal-watching scheme and interval reasoning based on RTL predicates are used as the powerful hybrid constraint propagation strategies. Conflict-based learning is also implemented as another important technique to enhance efficiency. Comparisons with a state-of-the-art RTL SAT solver, a SMT solver and an ILP solver show that EHSAT outperforms these solvers for RTL satisfiability problems.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261251","Algorithms;Satisfiability;Verification;conflict analysis;constraint propagation;design verification","Algorithm design and analysis;Arithmetic;Artificial intelligence;Boolean functions;Electronic design automation and methodology;Formal verification;Logic circuits;Logic programming;Permission;Surface-mount technology","arithmetic;computability;inference mechanisms;learning systems;tree searching","Boolean logic;Davis-Putnam-Logemann-Loveland procedure;arithmetic operations;conflict-based learning;conflict-driven learning;hybrid branch-and-bound strategy;hybrid two-literal-watching scheme;interval reasoning;satisfiability solver","","0","4","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Analog Placement Based on Novel Symmetry-Island Formulation","Po-Hung Lin; Shyh-Chang Lin","Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","465","470","In this paper, we present the first amortized linear-time packing algorithm for the placement with symmetry constraints. We first introduce the concept of a symmetry island which is formed by modules of the same symmetry group in a single connected placement. Based on this concept and the B*-tree representation, we propose automatically symmetric-feasible B*-trees (ASF-B*-trees) to directly model the placement of a symmetry island. Unlike the previous works that can handle only ID symmetry constraints, our ASF-B*-tree is the first in the literature to additionally consider 2D symmetry. We then present hierarchical B*-trees (HB*-trees) which can simultaneously optimize the placement with both symmetry islands and non-symmetry modules. Unlike the previous works, our approach can guarantee the close proximity of symmetry modules and significantly reduce the search space based on the symmetry-island formulation. In particular, the packing time for an ASF-B*- tree or an HB*-tree is the same as that for a plain B*-tree (only amortized linear) and much faster than previous works which need at least loglinear time. Experimental results show that our approach achieves the best published quality and runtime efficiency for analog placement.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261229","Algorithms;Analog placement;Design;floorplanning;symmetry","Algorithm design and analysis;Analog integrated circuits;Binary trees;Integrated circuit layout;Research and development;Routing;Runtime;Space exploration;Thermal degradation;Voltage","analogue integrated circuits;computational complexity;group theory;integrated circuit layout;trees (mathematics)","amortized linear-time packing algorithm;analog layout design;analog placement;automatically symmetric-feasible B*-trees;symmetry constraints;symmetry group;symmetry-island formulation","","1","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"RISPP: Rotating Instruction Set Processing Platform","Bauer, L.; Shafique, M.; Kramer, S.; Henkel, J.","Univ. of Karlsruhe, Karlsruhe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","791","796","Adaptation in embedded processing is key in order to address efficiency. The concept of extensible embedded processors works well if a few a-priori known hot spots exist. However, they are far less efficient if many and possible at-design-time-unknown hot spots need to be dealt with. Our RISPP approach advances the extensible processor concept by providing flexibility through runtime adaptation by what we call ""instruction rotation"". It allows sharing resources in a highly flexible scheme of compatible components (called atoms and molecules). As a result, we achieve high speed-ups at moderate additional hardware. Furthermore, we can dynamically tradeoff between area and speed-up through runtime adaptation. We present the main components of our platform and discuss by means of an H.264 video codec.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261291","ASIP;Design;Performance;extensible embedded processors;reconfigurable computing;run-time adaptation","Application specific processors;Automotive engineering;Embedded computing;Embedded system;Hardware;Mobile communication;Permission;Process design;Runtime;Video codecs","embedded systems;instruction sets;microprocessor chips;multiprocessing systems;reconfigurable architectures","RISPP platform;embedded processing;extensible embedded processors;rotating instruction set processing platform;runtime adaptation","","0","","31","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification","Chandraiah, P.; Doemer, R.","Univ. of California, Irvine","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","787","790","Programming multi-processor systems-on-chip (MPSoC) involves partitioning and mapping of sequential reference code onto multiple parallel processing elements. The immense potential available through MPSoC architectures depends heavily on the effectiveness of this programming. Existing automatic parallelizing techniques, though effective on shared memory architectures, are insufficient for MPSoCs, which are typically characterized by heterogeneous processing elements and memory architectures. The lack of effective automatic techniques requires designers to manually partition the code and the data structures in the reference application to generate a parallel and flexible specification. Manual creation of this model is time consuming and error prone. In this work, we present a novel designer-controlled approach to partition existing code and data structures automatically into a parallel and flexible abstract specification model that can be mapped to a heterogeneous MPSoC. Our results show significant productivity gains and improvements in the end design.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261290","Algorithms;Code Partitioning;Design;Languages;MPSoC;Re-coding;System specification","Algorithm design and analysis;Automatic programming;Computer architecture;Concurrent computing;Data structures;Embedded computing;Memory architecture;Parallel programming;Partitioning algorithms;Permission","data structures;formal specification;logic CAD;logic partitioning;multiprocessing systems;parallel programming;system-on-chip","MPSoC architectures;MPSoC programming;abstract specification model;code partitioning;data structures;designer-controlled generation;heterogeneous MPSoC specification;multiple parallel processing elements;multiprocessor systems-on-chip;sequential reference code mapping","","1","","14","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Top-k Aggressors Sets in Delay Noise Analysis","Gandikota, R.; Chopra, K.; Blaauw, D.; Sylvester, D.; Becer, M.","Univ. of Michigan, Ann Arbor","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","174","179","We present, in this paper, novel algorithms to compute the set of ""top-k"" aggressors in a design. We show that the computation of the set of top-k ""aggressors is non-trivial, since we must consider all per mutations of aggressors that are coupled to a critical path. Also, different sets of aggressors contribute different amounts of noise to each critical path and a brute-force enumeration to obtain the set of top-k aggressors has impractical runtime. Our proposed approach uses two key techniques to reduce the runtime complexity: Firstly, we model the delay noise propagated from a victim net to its fanout net by a so-called pseudo aggressor, which simplifies our problem formulation significantly. Secondly, we define a dominance property for aggressor sets, which imposes a partial ordering on the aggressor sets and allows us to efficiently prune the enumeration space. We then demonstrate the effectiveness of our proposed algorithm on benchmark circuits.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261166","Algorithms;Crosstalk;Design;delay noise;static timing analysis","Algorithm design and analysis;Circuit noise;Coupling circuits;Crosstalk;Delay;Integrated circuit noise;Iterative methods;Runtime;Switches;Timing","circuit noise;delays;network analysis","brute-force enumeration;delay noise analysis;pseudo aggressor;runtime complexity;top-k aggressors sets","","0","","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Characterizing Process Variation in Nanometer CMOS","Agarwal, K.; Nassif, S.","IBM Corp., Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","396","399","The correlation of a statistical analysis tool to hardware depends on the accuracy of underlying variation models. The models should represent actual process behavior as measured in silicon. In this paper, we present an overview of test structures for characterizing statistical variation of process parameters. We discuss the test structure design and characterization strategy for calibrating random and layout dependent systematic components of process variation. We also show measurement results from several fabricated structures in 65-nm CMOS technologies.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261214","Characterization;Design;Measurement;Modeling;Performance;Reliability;Test structure;Variation","CMOS process;CMOS technology;Circuit testing;FETs;Fluctuations;Integrated circuit measurements;Integrated circuit modeling;Semiconductor device modeling;Silicon;System testing","CMOS integrated circuits;nanotechnology;statistical analysis","layout dependent systematic components;nanometer CMOS;process variation;silicon;statistical analysis tool;statistical variation;test structure design;variation models","","7","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects","Naeemi, A.; Sarvari, R.; Meindl, J.D.","Georgia Inst. of Technol., Atlanta","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","568","573","Based on physical circuit models the performances of signal and power interconnects at the local, semi-global and global levels are modeled at 100degC. For local signal interconnects, replacing copper wires with a typical aspect ratio of 2 by thin SWNT interconnects can lower power dissipation by 50%. This would also improve their speed by up to 50% by the end of the ITRS. Copper wires and large diameter MWNTs offer the lowest resistance for power distribution in the first and second interconnect levels, respectively. SWNT-bundles and MWNTs can be used to lower the delay of signal interconnects in semi-global levels. MWNTs with diameters of 50 nm and 100 nm can potentially increase the bandwidth density of global interconnects by up to 50% and 100%, respectively.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261247","Design;Molecular electronics;Performance;Theory;crosstalk;inductance;quantum wires;repeaters;system analysis and design;system optimization","Carbon nanotubes;Copper;Delay;Design optimization;Integrated circuit interconnections;Power dissipation;Power distribution;Power system interconnection;Wires;Wiring","carbon nanotubes","copper wires;multiwall carbon nanotube interconnects;performance modeling;power dissipation;power distribution resistance;signal interconnects","","0","","25","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si:H TFT Scan Driver","Tsung-Ching Huang; Huai-Yuan Tseng; Chen-Pang Kung; Kwang-Ting Cheng","Univ. of California, Santa Barbara","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","966","969","Flexible electronics fabricated with thin-film and bendable substrates (e.g., plastic) have great potential for novel applications in consumer electronics such as flexible displays, e-paper, and smart labels; however, the key elements - namely thin-film transistors (TFTs) - often suffer from electrical instability. Therefore, thorough reliability analysis is critical for flexible circuit design to ensure that the circuit would operate reliably throughout its lifetime. In this paper, we propose a methodology for a-Si:H TFT circuits' reliability simulation. We show that: (1) the threshold voltage (V<sub>TH</sub>) shift of a single TFT can be modeled by analyzing its operating conditions and (2) the circuit lifetime can be predicted accordingly using SPICE. We also propose an algorithm to reduce the simulation time by orders of magnitude with negligible accuracy loss. To validate our analytical model and simulation methodology, we compare the SPICE simulation results with the actual measurements of our integrated a-Si:H TFT scan driver fabricated on the glass substrate and demonstrate very high consistency in the overall results.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261324","Amorphous Hydrogenated Silicon (a-Si:H);Design;Experimentation;Flexible Electronics;Reliability;Scan Driver;Thin-Film Transistor;Threshold Voltage","Analytical models;Circuit simulation;Consumer electronics;Driver circuits;Flexible electronics;Plastic films;SPICE;Substrates;Thin film circuits;Thin film transistors","circuit reliability;flexible electronics;thin film transistors","SPICE simulation;TFT circuit reliability simulation;TFT scan driver;flexible circuit design;flexible electronics;thin-film transistors","","0","","7","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"NBTI-Aware Synthesis of Digital Circuits","Kumar, S.V.; Kim, C.H.; Sapatnekar, S.S.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","370","375","Negative bias temperature instability (NBTI) in PMOS transistors has become a major reliability concern in nanometer scale design, causing the temporal degradation of the threshold voltage of the PMOS transistors, and the delay of digital circuits. A novel method to characterize the delay of every gate in the standard cell library, as a function of the signal probability of each of its inputs, is developed. Accordingly, a technology mapping technique that incorporates the NBTI stress and recovery effects, in order to ensure optimal performance of the circuit, during its entire lifetime, is presented. Our technique, demonstrated over 65 nm benchmarks shows an average of 10 % area recovery, and 12 % power savings, as against a pessimistic method that assumes constant stress on all PMOS transistors in the design.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261208","Area;Delay;Design;Negative Bias Temperature Instability (NBTI);Performance;Reliability;Signal Probability mapping","Circuit synthesis;Degradation;Delay;Digital circuits;MOSFETs;Negative bias temperature instability;Niobium compounds;Stress;Threshold voltage;Titanium compounds","MOSFET;circuit reliability;digital circuits;network synthesis","NBTI-aware synthesis;PMOS transistors;digital circuits;negative bias temperature instability;signal probability","","11","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Compact State Machines for High Performance Pattern Matching","Piyachon, P.; Yan Luo","Univ. of Massachusetts Lowell, Lowell","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","493","496","Pattern matching is essential to a wide range of applications such as network intrusion detection, virus scanning, etc. Pattern matching algorithms normally rely on state machines to detect predefined patterns. Recently, parallel pattern matching engines, based on ASICs, FPGAs or network processors, perform matching with multiple state machines. The state migration in the matching procedure incurs intensive memory accesses. Thus, it is critical to minimize the storage of state machines such that they can be fit in on-chip or other fast memory modules to achieve high-speed pattern matching. This paper proposes novel optimization techniques, namely state re-labeling and memory partition, to reduce state machine storage. The paper also presents architectural designs based on the optimization strategy. We evaluate our design using realistic pattern sets, and the results show state machine memory reduction up to 80.1%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261234","Algorithms;Design;Parallel Processing;Pattern Matching;Performance;Security","Algorithm design and analysis;Application software;Computer networks;Data security;Databases;Field programmable gate arrays;High performance computing;Intrusion detection;Pattern matching;Permission","application specific integrated circuits;computer viruses;field programmable gate arrays;pattern matching","ASIC;FPGA;compact state machines;network intrusion detection;pattern matching;virus scanning","","4","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches","Lei Cheng; Deming Chen; Wong, M.D.F.","Univ. of Illinois at Urbana-Champaign, Urbana-Champaign","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","318","323","In 90-nm technology, dynamic power is still the largest power source in FPGAs [1], and signal glitches contribute a large portion of the dynamic power consumption. Previous power- aware technology mapping algorithms for FPGAs have not taken into account the glitch power reduction. In this paper, we present a dynamic power estimation model and a new technology mapping algorithm considering glitches. To the best of our knowledge, this is the first work that explicitly reduces glitch power during technology mapping for FPGAs. Experiments show that our algorithm, named GlitchMap, is able to reduce dynamic power by 18.7% compared to a previous state-of-the-art power-aware algorithm, EMap [2].","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261198","Algorithm;Design;Experimentation;FPGA technology mapping;dynamic power;glitch","Algorithm design and analysis;Boolean functions;Delay;Energy consumption;Field programmable gate arrays;Logic;Minimization methods;Permission;Power engineering computing;Table lookup","field programmable gate arrays;logic design","FPGA technology;GlitchMap;dynamic power estimation;glitch power reduction;power-aware technology mapping algorithm;signal glitches","","0","","28","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"ASIP Instruction Encoding for Energy and Area Reduction","Morgan, P.; Taylor, R.","Critical Blue, San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","797","800","Application-specific VLIW processors provide an energy and area efficient solution for high-performance embedded applications. One significant design issue is that the long instruction word required to express the instruction parallelism represents a significant cause of energy dissipation. We present an application- tailored instruction encoding solution that modifies the instruction architecture to minimize the instruction word width. We demonstrate the effectiveness of our solution across a range of benchmarks, resulting in average energy savings of 20% and an average area reduction of 18%, with no performance penalty.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261292","ASIP;Algorithms;Cache;Design;Theory;cache optimization;embedded applications;energy","Algorithm design and analysis;Application specific processors;Decoding;Encoding;Energy dissipation;Reduced instruction set computing;Registers;Thumb;Timing;VLIW","cache storage;instruction sets;microprocessor chips;multiprocessing systems;parallel architectures","ASIP instruction encoding;application-specific VLIW processors;area reduction;cache memory;energy dissipation;energy reduction;high-performance embedded applications;instruction architecture;instruction parallelism;instruction word width minimization;long instruction word","","0","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Side-Channel Attack Pitfalls","Tiri, K.","Intel Corp., Santa Clara","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","15","20","While cryptographic algorithms are usually strong against mathematical attacks, their practical implementation, both in software and in hardware, opens the door to side-channel attacks. Without expensive equipment or intrusive monitoring, these attacks bypass the mathematical complexity and find the cryptographic key by observing the power consumption or the execution time variations of the device in normal operation mode. The power traces of 8000 encryptions are for instance sufficient to extract the secret key of an unprotected ASIC AES implementation, which is orders of magnitude smaller than the 2128 tests required to brute force the algorithm. A careful implementation can address these vulnerabilities, yet the solutions conflict with the common design goals to optimize for area, performance and power consumption. This paper introduces the side-channel attack pitfalls, which help create or facilitate the observation of the information leakage, discusses mitigation strategies and identifies opportunities for future research.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261135","Design;Differential Power Analysis;Encryption;Security;Security IC;Side-Channel Attack;Verification","Computer architecture;Data security;Delay effects;Design optimization;Energy consumption;Hardware;Permission;Public key;Public key cryptography;Software algorithms","cryptography","cryptographic algorithms;information leakage;side-channel attack pitfalls","","0","2","40","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation","Ghodrat, M.A.; Lahiri, K.; Raghunathan, A.","Univ. of California, Irvine, Irvine","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","883","886","Fast and accurate power analysis is a critical requirement for designing power-efficient system-on-chips (SoCs). Current system-level power analysis tools are incapable of generating power estimates under real-life workloads within an acceptable amount of time, even for moderately complex SoCs. Our work addresses this problem by borrowing on emulation, which is a widely used technique to accelerate functional verification. Unfortunately, hardware emulation of all the necessary functions for full SoC power analysis is likely to be infeasible for most systems, due to constraints on emulation capacity, and the lack of emulation-ready, synthesizable models for some SoC components early in the design process. This paper describes hybrid power estimation, an approach to accelerating SoC power analysis by emulating the functional and power models of a subset of SoC components on an FPGA platform (even a low-cost, off-the-shelf FGPA board). We describe the hardware and software components of the framework, and propose techniques to overcome the challenges posed by limited host-board communication bandwidth. We have implemented a hybrid power estimation framework using a Xilinx Virtex-II Pro emulation platform and software extensions to an HDL simulator, to conduct power analysis of a video decoder SoC. The results indicate 65-332X gains in analysis efficiency over simulation-based power estimation, with no loss in accuracy. Further, we show that the increase in FPGA resource requirements for hybrid power estimation over pure functional emulation are modest.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261307","Design;Emulation;Experimentation;Performance;Power Estimation;Power analysis;Simulation;System-on-chip","Acceleration;Analytical models;Bandwidth;Emulation;Field programmable gate arrays;Hardware;Power generation;Power system modeling;Process design;System-on-a-chip","electronic engineering computing;field programmable gate arrays;hardware description languages;system-on-chip","FPGA platform;HDL simulator;SoC;Xilinx Virtex-II Pro emulation platform;functional verification;hardware emulation;hybrid power estimation;limited host-board communication bandwidth;system-level power analysis tools;system-on-chip power analysis","","0","","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires","Sundaresan, K.; Mahapatra, N.R.","Sun Microsystems, Inc., Sunnyvale","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","515","520","Higher-than-normal wire temperatures and temperature gradients between the sending and receiving ends of a wire that are caused due to Joule heating and substrate hotspots affect the propagation delay of a wire significantly. In this paper, we develop a high-level model to track wire temperatures and delay variability during early stage design exploration. Results using our model show that ALU result bus wires in a 4-issue processor are likely to reach temperatures as high as 103degC (117degC) in 130-nm (45-nm) technology which is greater than the 100deg C maximum normally assumed during interconnect design. For a 130-nm processor with no power and thermal management, the temperature-induced timing violations in the ALU result bus, on average across ten SPEC CPU2K benchmarks, is 2.27 per hundred bus references and it can be as high as 4.91 per hundred bus references in some programs. It increases to an average of 6.20 per hundred bus references for the same processor at the 45-nm technology node.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261238","Crosstalk;Design;Performance;Reliability;delay;on-chip interconnect;power dissipation;reliability;temperature;thermal model;timing violation","Delay;Dielectric substrates;Heat sinks;Microarchitecture;Permission;Temperature dependence;Thermal conductivity;Thermal management;Timing;Wire","thermal management (packaging);wires (electric)","Joule heating;SPEC CPU2K benchmarks;delay variability;global wires;spatially distributed thermal effects;thermal management","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage","Tao Li; Zhiping Yu","Tsinghua Univ., Beijing","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","99","102","In this paper we address the the growing issue of junction tunneling leakage (I<sub>junc</sub>) at the circuit level. Specifically, we develop a fast approach to analyze the state-dependent total leakage power of a large circuit block, considering I<sub>junc</sub>, sub-threshold leakage (I<sub>sub</sub>), and gate oxide leakage (I<sub>gate</sub>). We then propose our algorithm to estimate the full-chip leakage power with consideration of both Gaussian and non- Gaussian parameter distributions, capturing spatial correlations using a grid-based model. Experiments on ISCAS85 benchmarks demonstrate that the estimated results are very accurate and efficient. For a circuit with G gates, the complexity of our approach is O(G).","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261151","Algorithm;Design;Gaussian and non-Gaussian parameter distributions;Performance;Reliability;Statistical analysis;junction tunneling leakage","Algorithm design and analysis;CMOS technology;Circuits;Independent component analysis;Leakage current;MOS devices;Microelectronics;Principal component analysis;Statistical analysis;Tunneling","CMOS integrated circuits;Gaussian distribution;circuit complexity;integrated circuit design;leakage currents;statistical analysis","circuit block;circuit level;full-chip leakage power;gate oxide leakage;grid-based model;junction tunneling leakage;non-Gaussian parameter distributions;spatial correlations;statistical analysis;sub-threshold leakage","","1","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment","Maslov, D.; Falconer, S.M.; Mosca, M.","Univ. of Waterloo, Waterloo","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","962","965","We study the problem of the practical realization of an abstract quantum circuit when executed on quantum hardware. By practical, we mean adapting the circuit to particulars of the physical environment which restricts/complicates the establishment of certain direct interactions between qubits. This is a quantum version of the classical circuit placement problem. We study the theoretical aspects of the problem and also present empirical results that match the best known solutions that have been developed by experimentalists. Finally, we discuss the efficiency of the approach and scalability of its implementation with regards to the future development of quantum hardware.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261323","Algorithms;Design;Quantum Circuit Placement;Quantum Circuits;Theory;Time Optimization","Algorithm design and analysis;CMOS technology;Circuits;Hardware;Nuclear magnetic resonance;Permission;Physics computing;Quantum computing;Quantum mechanics;Timing","integrated circuit design","quantum circuit placement;quantum hardware;qubits","","0","","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Engineering synthetic killer circuits in bacteria","Lingchong You","Duke Univ., Durham","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","636","637","I will discuss our efforts to engineer suicidal bacteria, by using cell-cell communication to regulate cell killing. Lessons learned from these studies may provide insights into precise programming of bacterial dynamics for diverse applications.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261261","Design;Gene circuits;Mathematical modeling;Performance;Reliability;Synthetic biology;Theory","Application software;Biomedical engineering;Circuits;Design engineering;Dynamic programming;Mathematical model;Microorganisms;Permission;Reliability engineering;Synthetic biology","biocomputing;logic design;network synthesis","bacterial dynamics;cell killing;cell-cell communication;gene circuits;suicidal bacteria;synthetic biology;synthetic killer circuit engineering","","0","","3","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"RQL: Global Placement via Relaxed Quadratic Spreading and Linearization","Viswanathan, N.; Gi-Joon Nam; Alpert, C.J.; Villarrubia, P.; Haoxing Ren; Chu, C.","IBM Corp., Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","453","458","This paper describes a simple and effective quadratic placement algorithm called RQL. We show that a good quadratic placement, followed by local wirelength-driven spreading can produce excellent results on large-scale industrial ASIC designs. As opposed to the current top performing academic placers [4,7,11], RQL does not embed a linearization technique within the solver. Instead, it only requires a simpler, pure quadratic objective function in the spirit of [8,10,23]. Experimental results show that RQL outperforms all available academic placers on the ISPD-2005 placement contest benchmarks. In particular, RQL obtains an average wire- length improvement of 2.8%, 3.2%, 5.4%, 8.5%, and 14.6% versus mPL6 [5], NTUPlaceS [7], Kraflwerk [20], APlace2.0 [11], and Capo10.2 [18], respectively. In addition, RQL is three, seven, and ten times faster than mpL6, Capo10.2, and APlace2.0, respectively. On the ISPD-2006 placement contest benchmarks, on average, RQL obtains the best scaled wirelength among all available academic placers.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261227","Algorithms;Analytical Placement;Design;Force-vector Modulation","Algorithm design and analysis;Analytical models;Application specific integrated circuits;Hardware;Large-scale systems;Linearization techniques;Partitioning algorithms;Permission;Routing;Testing","application specific integrated circuits;integrated circuit design","global placement;large-scale industrial ASIC designs;quadratic placement algorithm;relaxed quadratic linearization;relaxed quadratic spreading;wirelength-driven spreading","","0","","25","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Functional Verification of SiCortex Multiprocessor System-on-a-Chip","Petlin, O.; Snyder, W.","SiCortex Inc., Maynard","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","906","909","This paper discusses functional verification of the SiCortex multiprocessor compute node. It is shown that the implementation of reusable verification methodology, applicable at the block- and chip-level, combined with a flexible SystemC testbench design increases the level of verification productivity. Also, it is demonstrated how verification productivity can be improved by using open source verification tools. The simulation approach described in the paper provides a powerful mechanism for controlling the simulation speed, accuracy, and overall verification cost. As a result, the SiCortex verification team was able to find more bugs faster and to start co-verification in early stages of the project development.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261312","C++;Design;Functional verification;SystemC;Verification;Verilog;co-verification;code reuse;coverage;modeling;regression testing","Multiprocessing systems","formal verification;microprocessor chips;system-on-chip","SiCortex multiprocessor system-on-a-chip;SystemC testbench design;functional verification;verification productivity","","0","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions","Di Natale, M.","Gen. Motors Res. & Dev., Warren","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","551","555","This paper outlines a methodology based on virtual platforms and timing analysis to perform the exploration and selection of automotive architecture solutions. The analysis provides a quantitative evaluation of architecture options with respect to para-functional metrics. The satisfaction of deadline constraints and the optimization with respect to latency on end-to-end computations is considered. In addition, we discuss to what degree existing standards, including OSEK and AUTOSAR and model-based development practices can support the development of time predictable software and what is required to move toward the desirable goal of timing isolation when integrating multiple applications into the same execution platform. Finally, the paper provides a quick glance at recent results in the the optimization of the software architecture for complex distributed systems with respect to worst case timing behavior.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261244","Design;Design methodologies;Embedded systems;Real-time;Verification","Application software;Automotive engineering;Computer architecture;Constraint optimization;Delay;Performance analysis;Predictive models;Software standards;Standards development;Timing","automotive engineering;large-scale systems;software architecture","AUTOSAR;OSEK;automotive architecture;complex distributed systems;software architecture;timing analysis;virtual platforms","","0","1","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations","Qunzeng Liu; Sapatnekar, S.S.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","497","502","Due to increased variability trends in nanoscale integrated circuits, statistical circuit analysis has become essential. We present a novel method for post-silicon analysis that gathers data from a small number of on-chip test structures, and combines this information with pre-silicon statistical timing analysis to obtain narrow, die-specific, timing PDFs. Experimental results show that for the benchmark suite being considered, taking all parameter variations into consideration, our approach can get a PDF with the standard deviation 83.5% smaller on average than the SSTA result. The approach is scalable to smaller test structure overheads.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261235","Design;Performance;Post-Silicon Optimization;Statistical Timing Analysis","Circuit testing;Delay estimation;Design optimization;Information analysis;Manufacturing;Performance analysis;Permission;Principal component analysis;Semiconductor device measurement;Timing","integrated circuit testing;nanoelectronics;silicon;system-on-chip","nanoscale integrated circuit;on-chip test structure;post-silicon statistical delay prediction;statistical circuit analysis;statistical timing analysis","","2","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Unified Approach to Canonical Form-based Boolean Matching","Agosta, G.; Bruschi, F.; Pelosi, G.; Sciuto, D.","Politecnico di Milano, Milan","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","841","846","In this paper, we face the problem of P-equivalence Boolean matching. We outline a formal framework that unifies some of the canonical form-based approaches to the problem. As a first major contribution, we show how these approaches are particular cases of a single generic algorithm, parametric with respect to a given linear transformation of the input function. As a second major contribution, we identify a linear transformation that can be used to significantly speed up Boolean matching with respect to the state of the art. Experimental results show that, on average, our approach is five times faster than the main competitor on 20-variables input functions, and scales better, allowing to match even larger components.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261300","Boolean Matching;Design;Logic Synthesis","Binary decision diagrams;Boolean functions;Data structures;Input variables;Libraries;Logic design;Packaging;Performance evaluation;Spectral analysis;Testing","Boolean functions","P-equivalence Boolean matching;generic algorithm;linear transformation function","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning","Wei Dong; Peng Li","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","436","439","An efficient parallelizable hierarchical preconditioning framework is proposed to accelerate the simulation of analog and RF circuits using harmonic balance (HB). We show that the proposed hierarchical preconditioning scheme not only brings significant runtime speedup over the conventional block diagonal (BD) preconditioner for driven circuits, but also enhances the simulation of autonomous circuits. Due to the specific algorithm construction, this hierarchical preconditioning can be achieved by solving a set of linear matrix problems with tree-like data dependency. Hence, it can be naturally parallelized to further improve the simulation efficiency. An efficient parallel HB simulation engine has been developed by distributing the simulation workload over a cluster of machines via message passing interface (MPI). Our experiments have shown that this new parallel HB algorithm can achieve the significant runtime speedup over the conventional serial preconditioning technique.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261222","Algorithms;Design;Harmonic Balance;MPI;Parallelization;Performance;Preconditioning;Simulation","Acceleration;Algorithm design and analysis;Circuit simulation;Clustering algorithms;Computational modeling;Engines;Jacobian matrices;Nonlinear circuits;Radio frequency;Runtime","analogue integrated circuits;application program interfaces;circuit simulation;message passing;radiofrequency integrated circuits","RF circuits;analog circuits;harmonic balance simulation;message passing interface;parallelizable hierarchical preconditioning;runtime speedup","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Self-Resetting Latches for Asynchronous Micro-Pipelines","Chelcea, T.; Venkataramani, G.; Goldstein, S.C.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","986","989","Asynchronous circuits are increasingly attractive as low power or high-performance replacements to synchronous designs. A key part of these circuits are asynchronous micropipelines; unfortunatelly, the existing micropipeline styles either improve performance or decrease power consumption, but not both. Very often, the pipeline register plays a crucial role in these cost metrics. In this paper we introduce a new register design, called self-resetting latches, for asynchronous micropipelines which bridges the gap between fast, but power hungry, latch-based designs and slow, but low power, flip-flop designs. The energy-delay metric for large asynchronous systems implemented with self-resetting latches is, on average, 41% better than latch-based designs and 15% better than flip-flop designs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261328","Design;Measurement;Performance;asynchronous;low power;micropipelines;self-resetting latches","Asynchronous circuits;Energy consumption;Flip-flops;Integrated circuit synthesis;Latches;Memory;Permission;Pipelines;Registers;Timing","flip-flops;network synthesis","asynchronous circuits;asynchronous micro-pipelines;energy-delay metric;flip-flop designs;latch-based designs;self-resetting latches","","0","1","17","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Physical Unclonable Functions for Device Authentication and Secret Key Generation","Suh, G.E.; Devadas, S.","Cornell Univ. ., Ithaca","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","9","14","Physical Unclonable Functions (PUFs) are innovative circuit primitives that extract secrets from physical characteristics of integrated circuits (ICs). We present PUF designs that exploit inherent delay characteristics of wires and transistors that differ from chip to chip, and describe how PUFs can enable low-cost authentication of individual ICs and generate volatile secret keys for cryptographic operations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261134","Design;IC authentication;Secret keys;Security","Authentication;Character generation;Circuits;Cryptography;Delay;Information security;Nonvolatile memory;Protection;Radiofrequency identification;Wires","cryptography;integrated circuit design;message authentication","cryptographic operations;device authentication;integrated circuits;low-cost authentication;physical unclonable functions;secret key generation;volatile secret keys","","60","24","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Line-End Shortening is Not Always a Failure","Gupta, P.; Kahng, A.B.; Youngmin Kim; Shaha, S.; Sylvester, D.","Blaze DFM, Sunnyvale","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","270","271","Line-end shortening (LES) has always been considered a catastrophic failure in circuits. However, we find that a device with some LES can continue to function correctly. Such devices have large drive current and reduced capacitance at the expense of much higher leakage current. In this paper, we investigate the power and performance characteristics of devices with LES. Our simulations show that LES does not always cause catastrophic failure of device functionality. However, in this regime LES can lead to parametric failures, aspects of which we investigate .","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261187","Design;Line-end shortening;Reliability;TCAD","Analytical models;Capacitance;Circuit simulation;Delay;Design for manufacture;Hardware;Leakage current;MOS devices;Permission;Testing","circuit reliability;circuit simulation;leakage currents;technology CAD (electronics)","capacitance;catastrophic failure;device functionality;drive current;leakage current;line-end shortening","","0","","2","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs","Wiggers, M.H.; Bekooij, M.J.G.; Smit, G.J.M.","Univ. of Twente, Enschede","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","658","663","A key step in the design of cyclo-static real-time systems is the determination of buffer capacities. In our multi-processor system, we apply back-pressure, which means that tasks wait for space in output buffers. Consequently buffer capacities affect the throughput. This requires the derivation of buffer capacities that both result in a satisfaction of the throughput constraint, and also satisfy the constraints on the maximum buffer capacities. Existing exact solutions suffer from the computational complexity that is associated with the required conversion from a cyclo-static dataflow graph to a single-rate dataflow graph. In this paper we present an algorithm, with polynomial computational complexity, that does not require this conversion and that obtains close to minimal buffer capacities. The algorithm is applied to an MP3 play-back application that is mapped on our multi-processor system. For this application, we see that a cyclo-static dataflow model can reduce the buffer capacities by 50% compared to a multi-rate dataflow model.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261266","Algorithms;Buffer Capacity;Dataflow;Design;Performance;System-on-Chip","Computational complexity;Containers;Delay;Permission;Polynomials;Real time systems;Runtime;Streaming media;System-on-a-chip;Throughput","buffer storage;computational complexity;microprocessor chips;real-time systems","buffer capacities;cyclostatic dataflow graphs;cyclostatic realtime systems;multiprocessor system;polynomial computational complexity","","4","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Thousand Core ChipsA Technology Perspective","Borkar, S.","Intel Corp., Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","746","749","This paper presents the many-core architecture, with hundreds to thousands of small cores, to deliver unprecedented compute performance in an affordable power envelope. We discuss fine grain power management, memory bandwidth, on die networks, and system resiliency for the many-core system.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261282","CMOS;Design;Memory;Performance;Power;Reliability;Variability","CMOS logic circuits;CMOS technology;Computer architecture;Logic arrays;Logic design;Microarchitecture;Multimedia systems;Permission;Power system reliability;Transistors","transistors","die networks;fine grain power management;many-core architecture;memory bandwidth;system resiliency;transistor","","84","5","6","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration","Chung-Fu Kao; Ing-Jer Huang; Chi-Hung Lin","Nat. Sun Yat-Sen Univ., Kaohsiung","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","477","482","The bus tracing is used to catch related signals for further investigation and analysis. However, the trace size of cycle- accurate tracing is large and the trace cycle is shallow unless using a proper compression mechanism. In this paper, we propose an embedded multi-resolution AMBA trace analyzer that provides the trade-off between the trace granularity and the trace depth. It consists of two major trace approaches: (1) the signal monitor/tracing which provides the levels of abstraction, and (2) the trace reduction. In the first approach, it allows designers to zoom-in/out to preferred level of abstraction to serve different debugging purposes. In the second approach, the trace analyzer compresses the traced data according to signal characteristics and the cost of on-chip storage is reduced. The trace data will be decompressed on the host for further observation and debugging. The experimental results show that the proposed approach can reach a good compression ratio of 96% and the trace depth is more than two thousand cycles at the higher abstraction level.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261231","AMBA;Design;Verification;compression;multi-resolution;tracing","Computer science;Costs;Debugging;Hardware;Monitoring;Performance analysis;Permission;Signal analysis;Signal design;System-on-a-chip","microprocessor chips;system-on-chip","bus tracing;debugging purposes;embedded multiresolution AMBA trace analyzer;microprocessor-based SoC integration;on-chip storage;signal characteristics;signal monitor-tracing;trace granularity;trace reduction","","0","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Synthesizing Stochasticity in Biochemical Systems","Fett, B.; Bruck, J.; Riedel, M.D.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","640","645","Randomness is inherent to biochemistry: at each instant, the sequence of reactions that fires is a matter of chance. Some biological systems exploit such randomness, choosing between different outcomes stochastically - in effect, hedging their bets with a portfolio of responses for different environmental conditions. In this paper, we discuss techniques for synthesizing such stochastic behavior in engineered biochemical systems. We propose a general method for designing a set of biochemical reactions that produces different combinations of molecular types according to a specified probability distribution. The response is precise and robust to perturbations. Furthermore, it is programmable: the probability distribution is a function of the quantities of input types. The method is modular and extensible. We discuss strategies for implementing various functional dependencies: linear, logarithmic, exponential, etc. This work has potential applications in domains such as biochemical sensing, drug production, and disease treatment. Moreover, it provides a framework for analyzing and characterizing the stochastic dynamics in natural biochemical systems such as the lysis/lysogeny switch of the <i>lambda</i> bacteriophage.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261263","Biochemical Reactions;Computational Biology;Design;Markov processes;Random processes;Stochasticity;Synthesis;Synthetic biology","Biochemistry;Biological systems;Design methodology;Fires;Portfolios;Probability distribution;Sequences;Stochastic systems;Switches;Systems engineering and theory","biochemistry;biology computing;molecular biophysics;random processes;statistical distributions;stochastic processes","biochemical system;biological system;lambda bacteriophage;lysis/lysogeny switch;molecular types;probability distribution;randomness;stochastic behavior;stochastic dynamics;stochasticity","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift","Jie Gu; Sapatnekar, S.S.; Kim, C.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","87","92","Statistical behavior of device leakage and threshold voltage shows a strong width dependency under microscopic random dopant fluctuation. Leakage estimation using the conventional square-root method shows a discrepancy as large as 45% compared to the real case because it fails to model the effective V<sub>T</sub> shift in the subthreshold region. This paper presents a width-dependent statistical leakage model with an estimation error less than 5%. Design examples on SRAMs and domino circuits demonstrate the significance of the proposed model.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261149","Design;Leakage;Performance;process variation;random dopant fluctuation","CMOS technology;Circuits;Fluctuations;Microscopy;Performance analysis;Resource description framework;Robustness;Semiconductor device modeling;Semiconductor process modeling;Threshold voltage","SRAM chips;estimation theory;leakage currents;statistical analysis","SRAM;device leakage;domino circuit;error estimation;leakage estimation;microscopic random dopant fluctuation;square-root method;statistical behavior;threshold voltage shift;width-dependent statistical leakage modeling","","0","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"TROY: Track Router with Yield-driven Wire Planning","Minsik Cho; Hua Xiang; Puri, R.; Pan, D.Z.","Univ. of Texas at Austin, Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","55","58","In this paper, we propose TROY, the first track router with yield-driven wire planning to optimize yield loss due to random defects. As the probability of failure (POF) computed from critical area analysis and defect size distribution strongly depends on wire ordering, sizing, and spacing, track routing plays a key role in effective wire planning for yield optimization. TROY formulates wire ordering into a preference-aware minimum Hamiltonian path problem. For simultaneous wire sizing and spacing optimization, TROY solves it optimally by formulating the problems into a second order conic programming (SOCP). Experimental results show that TROY can reduce the random-defect yield loss by 18% on average without any overhead in wirelength, compared with the widely used greedy approach.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261143","Algorithms;Design;Manufacturability;Performance;Track Routing;VLSI;Yield","Algorithm design and analysis;Distributed computing;Failure analysis;Hardware;Integrated circuit interconnections;Integrated circuit manufacture;Integrated circuit yield;Routing;Very large scale integration;Wire","VLSI;integrated circuit layout;integrated circuit yield;network routing","critical area analysis;defect size distribution;failure probability;random defects;second order conic programming;track router;wire ordering;wire sizing;wire spacing;yield optimization;yield-driven wire planning","","1","","26","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Language Extensions to SystemC: Process Control Constructs","Bhattacharya, B.; Rose, J.; Swan, S.","Cadence Design Syst. Inc., San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","35","38","The SystemC language has established itself as a popular choice for both modeling and verification at the system level. A well known deficiency in SystemC is the lack of process control constructs - e.g., suspend-resume, kill, reset - that are necessary in many applications domains. This paper identifies and describes a fundamental set of general purpose SystemC kernel extensions that fulfills this deficiency. Effective application of our language extensions are demonstrated in testbench and abstract hardware modeling scenarios.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261139","Design;Languages;Process Control Constructs;Standardization;SystemC;Testbench;Verification","Computer graphics;Fires;Hardware;Kernel;Monitoring;Portable computers;Power system modeling;Process control;Switches;System testing","C++ language;formal verification;hardware description languages","SystemC kernel extensions;SystemC language;language extensions;process control constructs;system modeling;system verification","","0","","6","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits","Jun Seomun; Jaehyun Kim; Youngsoo Shin","KAIST, Daejeon","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","103","106","Mixed V<sub>t</sub> has been widely used to control leakage without affecting circuit performance. However, current approaches target the combinational circuits even though sequential elements, such as flip-flops, contribute an appreciable proportion of the total leakage. A skewed flip-flop (SFF) is obtained by slightly increasing the gate length of a subset of the transistors in a conventional flip-flop. The resulting SFF will exhibit very skewed characteristics in terms of leakage and delay, which depend on the transistors that are replaced. We present an algorithm that selectively substitutes SFFs for conventional flip-flops in sequential circuits, such that the timing constraint is still satisfied while the leakage from the flip-flops is reduced. When combined with the mixed V<sub>t</sub> technique, an average leakage saving of 16% is achieved, compared to the use of mixed V<sub>t</sub> alone.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261152","Algorithms;Design;Flip-flop;leakage current;mixed Vt;sequential circuit","Algorithm design and analysis;Circuit optimization;Combinational circuits;Delay;Flip-flops;Leakage current;MOSFET circuits;Sequential circuits;Threshold voltage;Timing","flip-flops;sequential circuits","leakage minimization;sequential circuits;sequential elements;skewed flip-flop transformation","","0","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch","Jaeha Kim; Jones, K.D.; Horowitz, M.A.","Rambus Inc., Los Altos","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","440","443","This paper describes a noise-based method of estimating the effects of device random mismatch on circuit's transient response, such as delay and frequency. The proposed method models DC mismatch as equivalent AC pseudo-noise and exploits the fast periodic noise analysis (PNOISE) available in RF circuit simulators to compute the resulting variation in the circuit response. While the method relies on Gaussian mismatch distributions and linear perturbation model, it can model and analyze correlations as well as identify the most sensitive design parameter to mismatches with no additional simulation cost. Three benchmarks measuring the variations in the input offset voltage of a comparator, the delay of a logic path, and the frequency of an oscillator demonstrate the speed improvement of 100-1000x compared to a 1000-point Monte-Carlo method.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261223","Algorithms;Design;Mismatch;Monte-Carlo analysis;Simulation;Variability;Yield","Analytical models;Circuit analysis computing;Circuit noise;Circuit simulation;Computational modeling;Delay effects;Delay estimation;Frequency estimation;Radio frequency;Transient response","Gaussian distribution;integrated circuit noise;transient response","AC pseudo-noise;DC mismatch;Gaussian mismatch distributions;RF circuit simulators;circuit transient response;comparator;device random mismatch;linear perturbation model;oscillator;periodic noise analysis","","2","1","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization","De-Shiuan Chiou; Da-Cheng Juan; Yu-Ting Chen; Shih-Chieh Chang","Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","81","86","Power gating is one of the most effective ways to reduce leakage power. In this paper, we introduce a new relationship among maximum instantaneous current, IR drops and sleep transistor networks from a temporal viewpoint. Based on this relationship, we propose an algorithm to reduce the total sizes of sleep transistors in distributed sleep transistor network designs. On average, the proposed method can achieve 21% reduction in the sleep transistor size.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261148","Design;IR Drop;Leakage Current;Performance;Power Gating","Algorithm design and analysis;CMOS logic circuits;CMOS technology;Clocks;Clustering algorithms;Leakage current;Microwave integrated circuits;Minimization methods;Permission;Sleep","transistors","distributed sleep transistor network designs;fine-grained sleep transistor sizing algorithm;leakage power minimization;maximum instantaneous current","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"New Test Data Decompressor for Low Power Applications","Mrugalski, G.; Rajski, J.; Czysz, D.; Tyszer, J.","Mentor Graphics Corp., Wilsonville","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","539","544","The paper presents a novel low power test scheme integrated with the embedded deterministic test environment. It reduces significantly switching rates in scan chains with minimal hardware modification. Experimental results obtained for industrial circuits clearly indicate that switching activity can be reduced up to 150 times along with improved compression ratios.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261242","Algorithms;Compression;Design;Reliability;Theory;VLSI test;low power","Automatic test pattern generation;Circuit noise;Circuit testing;Design for testability;Graphics;Integrated circuit reliability;Logic testing;Power dissipation;Test pattern generators;Voltage","integrated circuit reliability;integrated circuit testing","compression ratios;data decompressor;industrial circuits;low power test scheme;switching activity","","8","11","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency","Vytyaz, I.; Lee, D.C.; Suihua Lu; Mehrotra, A.; Un-Ku Moon; Mayaram, K.","Oregon State Univ., Corvallis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","424","429","This paper presents a generalized formulation of the periodic steady-state analysis for oscillators. The new formulation finds the value of a circuit parameter that results in a desired oscillation frequency for the circuit. Numerical methods based on the time-domain finite difference and shooting methods, and the frequency-domain harmonic balance method are described. Comparisons with search-based methods demonstrate the efficacy of the new approach.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261220","Algorithms;Oscillators;finite difference method;harmonic balance method;oscillator design and optimization;periodic steady-state simulation;shooting method","Algorithm design and analysis;Circuit simulation;Finite difference methods;Frequency domain analysis;Moon;Open loop systems;Steady-state;Time domain analysis;Voltage control;Voltage-controlled oscillators","finite difference time-domain analysis;frequency-domain analysis;oscillations;oscillators;parameter estimation","frequency-domain harmonic balance method;oscillation frequency;oscillators;parameter finding methods;periodic steady-state analysis;shooting methods;time-domain finite difference methods","","1","","7","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Techniques for Effective Distributed Physical Synthesis","Mang, F.Y.C.; Wenting Hou; Pei-Hsin Ho","Synopsys Inc., Sunnyvale","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","859","864","We present two techniques, (1) placement-based timing-driven partitioner (PTP) and (2) virtual physical synthesis based budgeter (VSB), that support effective distributed physical synthesis.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261303","Algorithms;Design;Distributed physical synthesis;Theory;partitioning;time budgeting","Clocks;Constraint optimization;Delay effects;Design engineering;Engines;Logic;Network synthesis;Permission;Runtime;Timing","timing circuits","distributed physical synthesis;placement-based timing-driven partitioner;virtual physical synthesis based budgeter","","0","1","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting","Singhee, A.; Rutenbar, R.A.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","256","261","The number and magnitude of process variation sources are increasing as we scale further into the nano regime. Today's most successful response surface methods limit us to low-order forms - linear, quadratic -- to make the fitting tractable. Unfortunately, not all variational scenarios are well modeled with low-order surfaces. We show how to exploit latent variable regression ideas to support efficient extraction of arbitrarily nonlinear statistical response surfaces. An implementation of these ideas called SiLVR, applied to a range of analog and digital circuits, in technologies from 90 to 45 nm, shows significant improvements in prediction, with errors reduced by up to 2IX, with very reasonable runtime costs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261182","Algorithms;DFM;Design;Dimensionality reduction;Regression;Response Surface","Algorithm design and analysis;Costs;Digital circuits;Flip-flops;Neural networks;Resource description framework;Response surface methodology;Silicon;Surface fitting;Virtual manufacturing","nanotechnology;network analysis;regression analysis;response surface methodology","SiLVR;efficient highly nonlinear fitting;latent variable regression;low-order statistical response surfaces","","0","1","25","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT","Marescaux, T.; Corporaal, H.","IMEC vzw, Leuven","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","116","121","Predictability of multi-processor systems-on-chip communication is critical and needs to be addressed by providing the right mix of soft and hard real-time guarantees. To this end, state-of-the-art packet-switched networks-on-chip (NoC) provide different levels of quality-of-service (QoS) such as best effort (BE) and guaranteed throughput (GT). Unfortunately, GT resources have to be reserved for the worst-case, resulting in over-allocated resources. We introduce the SuperGT NoC, a packet-switched NoC that, besides BE and GT, supports a new SuperGT QoS. A SuperGT connection combines guaranteed and non guaranteed traffic while maintaining in-order packet delivery. Time-slots are allocated to provide guarantees and extra BE resources are claimed by injecting data during free slots. Simulation results demonstrate the advantages of SuperGT over GT. Synthesis results of the SuperGT virtual channel manager show that the SuperGT router is an inexpensive enhancement to state-of-the-art packet-switched NoCs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261155","Design;MP-SoC;NoC;Performance;QoS","Bandwidth;Delay;Joining processes;Network interfaces;Network-on-a-chip;Permission;Quality of service;Real time systems;Telecommunication traffic;Throughput","network-on-chip;packet switching;quality of service;resource allocation;telecommunication traffic","guaranteed throughput;multiprocessor systems-on-chip communication;quality-of-service;resource allocation;state-of-the-art packet-switched networks-on-chip;superGT network-on-chip;superGT router;telecommunication traffic;virtual channel manager","","1","","9","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Programming Living Cells to Function as Massively Parallel Computers","Tabor, J.J.","Univ. of California, San Francisco","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","638","639","We have reprogrammed the genomes of living cells to construct massively parallel biological computers capable of processing two-dimensional images at a theoretical resolution of greater than 100 megapixels per square inch. First, we rewired a signal transduction pathway in Escherichia coli to express a pigment producing enzyme under the control of red light. We then use the engineered bacteria as pixels in biological film. Next, use the 'bacterial photography' technology as tool for the engineering of a massively parallel biological computer which uses cell-cell communication to compute the edges (light-dark boundaries) within images.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261262","Algorithms;Cellular Computing;Design;Edge Detection;Experimentation;Image Processing;Synthetic Biology","Bioinformatics;Biology computing;Cells (biology);Concurrent computing;Functional programming;Genomics;Image resolution;Microorganisms;Parallel programming;Signal resolution","biocomputers;biocomputing;image resolution;parallel machines","Escherichia coli;bacterial photography technology;biological film;cell-cell communication;engineered bacteria;genome reprogramming;image resolution;living cell programming;massively parallel biological computer;pigment producing enzyme;signal transduction pathway;two-dimensional image processing","","0","","4","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip","Bhojwani, P.S.; Mahapatra, R.N.","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","670","675","Concurrent on-line testing (COLT) of complex systems-on-a-chip (SoC) designs under lowering noise margins and degrading lifetimes of on-chip components, provides the ideal solution for the monitoring of system health while managing intrusion into executing applications. Deploying test infrastructure-IPs (TI-IPs) into designs has demonstrated the feasibility of using COLT in SoCs. Identifying potential hazards and ensuring correct operation of COLT is critical to providing reliable health monitoring. With the emergence of networks-on-a-chip (NoC) as communication infrastructures not only suitable for application related on-chip communication, but also test access mechanisms to on-chip cores, the experimental setup in this research, deploys TI-IP in a NoC environment and demonstrates TI-IP operation, its communication protocol specification and other related costs.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261268","Concurrent on-line testing;Design;Management;Performance;Reliability;Verification;network-on-chip;robust protocol","Degradation;Disaster management;Hazards;Life testing;Monitoring;Network-on-a-chip;Noise robustness;Protocols;System testing;System-on-a-chip","condition monitoring;integrated circuit testing;network-on-chip","NoC;SoC;concurrent on-line test;health monitoring;networks-on-a-chip;on-chip components;system health;systems-on-a-chip;test infrastructure-IP","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing","Xiaoqing Wen; Miyase, K.; Suzuki, T.; Kajihara, S.; Ohsumi, Y.; Saluja, K.K.","Kyushu Inst. of Technol., Iizuka","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","527","532","IR-drop-induced malfunction is mostly caused by timing violations on activated critical paths during the capture cycle of at-speed scan testing. A critical-path-aware X-filling method is proposed for reducing IR-drop, especially on gates that are close to activated critical paths, thus effectively preventing test-induced yield loss.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261240","Algorithms;At-Speed Scan Testing;Critical Path;Design;IR-Drop;Reliability;Test Generation;Test-Induced Yield Loss;X-Filling","Automatic test pattern generation;Circuit testing;Clocks;Integrated circuit reliability;Integrated circuit yield;Logic testing;RLC circuits;Research and development;Switching circuits;Timing","computer testing","IR-drop reduction;IR-drop-induced at-speed scan testing;critical-path-aware X-filling","","5","2","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Self-Tuning Configurable Cache","Gordon-Ross, A.; Vahid, F.","Univ. of California, Riverside","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","234","237","The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can reduce memory subsystem energy by 62% on average. We introduce a self-tuning cache that performs transparent runtime cache tuning, thus relieving the application designer and/or compiler from predetermining an application's cache configuration. The self-tuning cache applies tuning at a determined tuning interval. A good interval balances tuning process energy overhead against the energy overhead of running in a sub-optimal cache configuration, which we show wastes much energy. We present a self-tuning cache that dynamically varies the tuning interval, resulting in average energy reduction of as much as 29%, falling within 13% of an oracle-based optimal method.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261178","Algorithms and design;Configurable cache;architecture tuning;cache tuning;embedded systems;low energy;low power;phase-based;reconfigurable architecture;reconfigurable cache","Application software;Computer science;Embedded computing;Microprocessors;Performance analysis;Permission;Power engineering and energy;Runtime;Space exploration;Tuning","cache storage;self-adjusting systems","oracle-based optimal method;runtime cache tuning;selftuning configurable cache;system memory","","5","","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs","do Carmo Lucas, A.; Heithecker, S.; Ernst, R.","Tech. Univ. Braunschweig, Braunschweig","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","916","921","Digital film processing is characterized by a resolution of at least 2 K (2048times1536 pixels per frame at 30 bit/pixel and 24 pictures/s, data rate of 2.2 Gbit/s); higher resolutions of 4 K (8.8 Gbit/s) and even 8 K (35.2 Gbit/s) are on their way. Real-time processing at this data rate is beyond the scope of today's standard and DSP processors, and ASICs are not economically viable due to the small market volume. As an answer to these challenges, an FPGA-based approach was followed in the FlexFilm project. The multi-board, multi-FPGA hardware/software architecture is based on Xilinx Virtex-II Pro FPGAs which contain the reconfigurable image stream processing data path, large external SDRAM memories for multiple frame storage, and a PCI Express communication backbone network. Different applications are supported on a single hardware platform by using different FPGA configurations. This paper will focus on the FlexWAFE framework, a component library consisting of parameterizable modules for real-time stream processing including memory and communication controllers. Some of the library blocks' parameters are set at synthesis time via VHDL generics, while others are run-time configurable. This combination allows some flexibility without sacrificing FPGA area or speed.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261314","Design;FPGA;Performance;VLIW;communication centric;digital film;reconfigurable;stream-based architecture;weakly-programmable","Application software;Digital signal processing;Field programmable gate arrays;Hardware;Image storage;SDRAM;Software architecture;Software libraries;Spine;Streaming media","digital signal processing chips;field programmable gate arrays;hardware description languages","ASIC;FPGA;FlexFilm project;FlexWAFE;PCI Express communication backbone network;SDRAM memories;VHDL;Xilinx Virtex-II Pro;digital film processing;high-end real-time stream processing library;multiple frame storage;reconfigurable image stream processing","","1","1","24","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors","Puttaswamy, K.; Loh, G.H.","Georgia Inst. of Technol., Atlanta","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","622","625","Three-dimensional integration provides a simultaneous improvement in wire-related delay and power consumption of microprocessor circuits. Prior work has looked at the performance, power, and area benefits of the 3D integration technology. In this paper, we investigate the scalability issues of 3D die-stacked arithmetic units. We explore the behavior of the 3D-integrated arithmetic circuits with increasing issue- width (parallel execution capability), transistor sizing, and temperature. We show that the 3D-integrated units have a lower latency degradation and lower rate of increase in energy consumption than the planar circuits with increasing issue-widths and operating temperatures. We demonstrate that the 3D-integrated circuits have less sensitivity to transistor sizing than the planar circuits.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261257","Design;Die-stacked 3D integration;Issue-width;Performance;Scalability","Circuits;Clocks;Delay;Digital arithmetic;Energy consumption;Microprocessors;Parallel processing;Power engineering computing;Scalability;Temperature sensors","digital arithmetic;microprocessor chips;transistor circuits","3D die-stacked arithmetic units;3D-integrated arithmetic units;energy consumption;high-performance microprocessor;microprocessor circuit;transistor sizing","","0","4","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Instruction Splitting for Efficient Code Compression","Bonny, Talal; Henkel, J.","Univ. of Karlsruhe, Karlsruhe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","646","651","The size of embedded software is rising at a rapid pace. It is often challenging and time consuming to fit an amount of required software functionality within a given hardware resource budget. Code compression is a means to alleviate the problem. In this paper we introduce a novel and efficient hardware-supported approach. Our scheme reduces the size of the generated decoding table by splitting instructions into portions of varying size (called patterns) before Huffman coding compression is applied. It improves the final compression ratio (including all overhead that incurs) by more than 20% compared to known schemes based on Huffman coding. We achieve allover compression ratios as low as 44%. Thereby, our scheme is orthogonal to approaches that take particularities of a certain instruction set architectures into account. We have conducted evaluations using a representative set of applications and have applied it to two major embedded processors, namely ARM and MIPS.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261264","Code compression;Design;Huffman Coding;Performance;embedded systems","Chromium;Costs;Decoding;Embedded software;Embedded system;Energy consumption;Hardware;Huffman coding;Permission;Reduced instruction set computing","Huffman codes;data compression;embedded systems;instruction sets;microprocessor chips","ARM embedded processor;Huffman coding;MIPS embedded processor;code compression;decoding table;embedded software;hardware-supported approach;instruction set architecture;instruction splitting","","1","","23","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Enhancing FPGA Performance for Arithmetic Circuits","Brisk, P.; Verma, A.K.; Ienne, P.; Parandeh-Afshar, H.","Swiss Fed. Inst. of Technol. (EPFL), Lausanne","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","334","337","FPGAs offer flexibility and cost-effectiveness that ASICs cannot match; however, their performance is quite poor in comparison, especially for arithmetic dominated circuits. To address this issue, this paper introduces a novel reconfigurable lattice built from counters rather than look-up tables that can effectively accelerate the arithmetic portions of a circuit. We intend to integrate this novel lattice onto the same die as an FPGA.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261201","Algorithms;Compressor Tree;Design;Field Programmable Counter Array (FPCA) Look-up Table (LUT);Field Programmable Gate Array (FPGA);Performance","Acceleration;Adders;Application specific integrated circuits;Arithmetic;Counting circuits;Field programmable gate arrays;Lattices;Permission;Programmable logic arrays;Table lookup","digital arithmetic;field programmable gate arrays","FPGA;arithmetic circuits;field programmable gate arrays;reconfigurable lattice","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Layered Switching for Networks on Chip","Zhonghai Lu; Ming Liu; Jantsch, A.","R. Inst. of Technol., Stockholm","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","122","127","We present and evaluate a novel switching mechanism called layered switching. Conceptually, the layered switching implements wormhole on top of virtual cut-through switching. To show the feasibility of layered switching, as well as to confirm its advantages, we conducted an RTL implementation study based on a canonical wormhole architecture. Synthesis results show that our strategy suggests negligible degradation in hardware speed (1%) and area overhead (7%). Simulation results demonstrate that it achieves higher throughput than wormhole alone while significantly reducing the buffer space required at network nodes when compared with virtual cut-through.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261156","Design;Network-on-Chip;Performance;Switching Technique;System-on-Chip;Theory","Communication switching;Costs;Degradation;Hardware;Network synthesis;Network-on-a-chip;Packet switching;Switches;System-on-a-chip;Throughput","multiprocessor interconnection networks;network-on-chip","RTL implementation;canonical wormhole architecture;layered switching;network-on-chip;virtual cut-through switching","","3","2","15","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Performance Analysis of FlexRay-based ECU Networks","Hagiescu, A.; Bordoloi, U.D.; Chakraborty, S.; Sampath, P.; Ganesan, P.V.V.; Ramesh, S.","Nat. Univ. of Singapore, Singapore","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","284","289","It is now widely believed that FlexRay will emerge as the predominant protocol for in-vehicle automotive communication systems. As a result, there has been a lot of recent interest in timing and predictability analysis techniques that are specifically targeted towards FlexRay. In this paper we propose a compositional performance analysis framework for a network of electronic control units (ECUs) that communicate via a FlexRay bus. Given a specification of the tasks running on the different ECUs, the scheduling policy used at each ECU, and a specification of the FlexRay bus (e.g. slot sizes and message priorities), our framework can answer questions related to the maximum end-to-end delay experienced by any message, the amount of buffer required at each communication controller and the utilization of the different ECUs and the bus. In contrast to previous timing analysis techniques which analyze the FlexRay bus in isolation, our framework is fully compositional and allows the modeling of the schedulers at the ECUs and the FlexRay protocol in a seamless manner. As a result, it can be used to analyze large systems and does not involve any computationally expensive step like solving an ILP (which previous approaches require). We illustrate our framework using detailed examples and also present results from a Matlab-based implementation.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261192","Automotive electronics;Bus protocols;Design;FlexRay;Performance","Automotive engineering;Communication system control;Computer languages;Delay;Mathematical model;Performance analysis;Processor scheduling;Protocols;Size control;Timing","automotive electronics;protocols","communication controller;compositional performance analysis framework;end-to-end delay;flexray-based electronic control units;invehicle automotive communication systems;performance analysis;predictability analysis techniques;predominant protocol","","10","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Implicitly Parallel Programming Models for Thousand-Core Microprocessors","Wen-Mei Hwu; Ryoo, S.; Sain-Zee Ueng; Kelm, J.H.; Gelado, I.; Stone, S.S.; Kidd, R.E.; Baghsorkhi, S.S.; Mahesri, A.A.; Tsao, S.C.; Navarro, N.; Lumetta, S.S.; Frank, M.I.; Patel, S.J.","Univ. of Illinois at Urbana-Champaign, Urbana","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","754","759","This paper argues for an implicitly parallel programming model for many-core microprocessors, and provides initial technical approaches towards this goal. In an implicitly parallel programming model, programmers maximize algorithm- level parallelism, express their parallel algorithms by asserting high-level properties on top of a traditional sequential programming language, and rely on parallelizing compilers and hardware support to perform parallel execution under the hood. In such a model, compilers and related tools require much more advanced program analysis capabilities and programmer assertions than what are currently available so that a comprehensive understanding of the input program's concurrency can be derived. Such an understanding is then used to drive automatic or interactive parallel code generation tools for a diverse set of parallel hardware organizations. The chip-level architecture and hardware should maintain parallel execution state in such a way that a strictly sequential execution state can always be derived for the purpose of verifying and debugging the program. We argue that implicitly parallel programming models are critical for addressing the software development crises and software scalability challenges for many-core microprocessors.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261284","Design;Human Factors;Languages;Parallel Programming","Computer architecture;Computer languages;Concurrent computing;Debugging;Hardware;Microprocessors;Parallel algorithms;Parallel programming;Program processors;Programming profession","concurrency control;microprocessor chips;parallel algorithms;parallel programming;parallelising compilers;program debugging;program diagnostics;program verification","chip-level architecture;many-core microprocessors;parallel algorithms;parallel code generation;parallel execution;parallel programming;parallelizing compilers;program analysis;program concurrency;program debugging;program verification;programmer assertion;sequential programming language;software development;software scalability;thousand-core microprocessors","","1","","24","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits","Verma, A.K.; Brisk, P.; Ienne, P.","Ecole Polytech. Fed. de Lausanne, Lausanne","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","404","409","Despite the impressive progress of logic synthesis in the past decade, finding the best architecture for a given circuit still remains an open problem and largely unsolved. In most of the arithmetic circuits the outcome of the synthesis tools depends on the input description of the circuit. In other words, logic synthesis optimisations hardly change the architecture of the given circuit. However, once the input description belongs to the right architecture, logic synthesis does an excellent job in optimising the circuit locally. This is the reason why designers still rely on well studied architectures. The main difficulty in finding the suitable architecture for an arithmetic circuit is the high fan-in dependencies between inputs and outputs (i.e., each output bit depends on a large portion of input bits). Hence, imposing hierarchy and structure is the key to find the best architecture. Although factorisation is one potential solution for this problem, the computational complexity of Boolean factorisation and poor performance of algebraic factorisation make this solution impractical in most cases of interest. In this paper we present a novel approach which progressively decomposes the input circuits into building blocks and constructs hierarchy among these blocks. We show that our approach optimises the critical path delay by 15-30% at the cost of marginal or no area penalty. In some cases, it even improves the area. Qualitatively we observed that our approach found the best known architecture for some circuits without any a priori knowledge about the functionality of the circuit.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261216","Algorithms;Boolean Ring;Design;Factorisation;Performance;Progressive Decomposition","Circuit synthesis;Computational complexity;Computer architecture;Cost function;Delay;Detectors;Digital arithmetic;Integrated circuit interconnections;Logic circuits;Manuals","Boolean algebra","Boolean ring;algebraic factorisation;progressive decomposition;structure arithmetic circuits","","0","","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Autonomous Automobiles: Developing Cars That Drive Themselves","Ferguson, Dave","Intel Res., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","383","383","Every year, hundreds of thousands of people are killed in road accidents, with millions more injured. The vast majority of these accidents are due to human error, with less than 10% caused by vehicle defects. Such staggering findings motivate the use of driver assistant systems and fully autonomous vehicles to increase driver and passenger safety. This talk will explore developments in driver assistant systems and autonomous vehicles. In particular, the urban challenge competition will be focused on, in which fully- autonomous passenger vehicles will conduct navigation missions in urban environments. The goal of the urban challenge is to develop vehicles that can safely drive themselves in realistic urban settings. To succeed, the vehicles must obey traffic laws while safely merging into moving traffic, driving through traffic circles and busy intersections, and parking in parking lots. This represents a significant leap in autonomous vehicle technology and has required advances in sensing, autonomous reasoning, and semiconductor technology. This talk will discuss some of the challenges involved and will provide example results from Carnegie Mellon University's entry into the urban challenge.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261211","Algorithms;Artificial Intelligence;Autonomous Vehicles;Darpa Urban Challenge;Design;Experimentation;Robotics","Automobiles;Computer applications;Distributed computing;Humans;Mobile robots;Permission;Remotely operated vehicles;Road accidents;Vehicle driving;Vehicle safety","automobiles;driver information systems;road safety;road traffic","Carnegie Mellon University;autonomous automobiles;driver assistant systems;fully-autonomous passenger vehicles;urban challenge competition","","0","","1","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks","Ambrose, J.A.; Ragel, R.G.; Parameswaran, S.","Univ. of New South Wales, Sydney","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","489","492","Side channel attacks are becoming a major threat to the security of embedded systems. Countermeasures proposed to overcome Simple Power Analysis (SPA) and Differential Power Analysis (DPA), are data masking, table masking, current flattening, circuitry level solutions, dummy instruction insertions and balancing bit-flips. All these techniques are either susceptible to multi-order side channel attacks, not sufficiently generic to cover all encryption algorithms, or burden the system with high area cost, run-time or energy consumption. A HW/SW based randomized instruction injection technique is proposed in this paper to overcome the pitfalls of previous countermeasures. Our technique injects random instructions at random places during the execution of an application which protects the system from both SPA and DPA. Further, we devise a systematic method to measure the security level of a power sequence and use it to measure the number of random instructions needed, to suitably confuse the adversary. Our processor model costs 1.9% in additional area for a simplescalar processor, and costs on average 29.8% in runtime and 27.1% in additional energy consumption for six industry standard cryptographic algorithms.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261233","Cross Correlation;Design;Measurement;Pattern Matching;Power Analysis;Random Instruction Injection;Security;Side Channel Attack","Circuits;Costs;Cryptography;Data analysis;Data security;Embedded system;Energy consumption;Power measurement;Power system security;Runtime","cryptography","balancing bit-flips;circuitry level solutions;current flattening;data masking;differential power analysis;dummy instruction insertions;mask power analysis;random code injection;randomized instruction injection technique;side channel attacks;simple power analysis;six industry standard cryptographic algorithms;table masking","","0","1","25","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations","Roychowdhury, J.","Univ. of Minnesota, Twin Cities","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","574","575","Photonic interconnects have the long-term potential to reduce latency and crosstalk while increasing signalling bandwidth. This tutorial-style presentation for non-experts will provide a simple overview of photonics as it relates to the interconnect problem. We will touch upon the challenges faced by on-chip and chip-to-chip communications that motivate micro-photonic (optical) interconnects, and provide an introduction to the basics of optics. Topics such as the system impact of optical interconnects, impact on cache, chip-to- chip communication and global clock distribution will be examined. Practical feasibility issues and limitations related to power, speed, and technology hurdles will be evaluated. The talk will conclude with a look at some fascinating recent developments that bode well for the future of micro-photonic interconnects.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261248","Design;Interconnect;Optics;Performance;Photonics;Reliability","Copper;Dielectric losses;High speed optical techniques;Integrated circuit interconnections;Integrated circuit technology;Optical crosstalk;Optical fibers;Optical interconnections;Permission;Vertical cavity surface emitting lasers","optical crosstalk;optical interconnections","chip-to-chip communications;crosstalk reduction;latency reduction;microphotonic interconnections;onchip communications;optical interconnects;signalling bandwidth","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A System For Coarse Grained Memory Protection In Tiny Embedded Processors","Kumar, R.; Singhania, A.; Castner, A.; Kohler, E.; Srivastava, M.","Univ. of California at Los Angeles, Los Angeles","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","218","223","Many embedded systems contain resource constrained microcontrollers where applications, operating system components and device drivers reside within a single address space with no form of memory protection. Programming errors in one application can easily corrupt the state of the operating system and other applications on the microcontroller. In this paper we propose a system that provides memory protection in tiny embedded processors. . Our system consists of a software run-time working with minimal low-cost architectural extensions to the processor core that prevents corruption of state by buggy applications. We restrict memory accesses and control flow of applications to protection domains within the address space. The software run-time consists of a Memory map: a flexible and efficient data structure that records ownership and layout information of the entire address space. Memory map checks are done for store instructions by hardware accelerators that significantly improve the performance of our system. We preserve control flow integrity by maintaining a Safe stack that stores return addresses in a protected memory region. Cross domain function calls are redirected through a software based jump table. Enhancements to the microcontroller call and return instructions use the jump table to track the current active domain. We have implemented our scheme on a VHDL model of ATMEGA103 microcontroller. Our evaluations show that embedded applications can enjoy the benefits of memory protection with minimal impact on performance and a modest increase in the area of the microcontroller.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261175","Design;Memory Protection;Performance;Reliability;Software Fault Isolation","Application software;Computer architecture;Costs;Embedded software;Embedded system;Microcontrollers;Operating systems;Power system protection;Random access memory;Runtime","data structures;fault diagnosis;hardware-software codesign;microcontrollers;software fault tolerance;storage management","ATMEGA103 microcontroller;VHDL model;address space;application control flow;buggy applications;coarse grained memory protection;control flow integrity;cross domain function calls;data structure;device drivers;embedded processors;hardware accelerators;memory access;memory map;microcontroller call;operating system components;resource constrained microcontrollers;return instructions;software based jump table;state corruption","","1","","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory","Yongsoo Joo; Youngjin Cho; Donghwa Shin; Naehyuck Chang","Seoul Nat. Univ., Seoul","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","716","719","We discover significant value-dependent programming energy variations in multi-level cell (MLC) flash memories, and introduce an energy-aware data compression method that minimizes the flash programming energy rather than the size of the compressed data. We express energy-aware data compression as an entropy coding with unequal bit-pattern costs. Deploying a probabilistic approach, we derive the energy-optimal bit-pattern probabilities and the expected values of the bit-pattern costs for the large amounts of compressed data which are typical in multimedia applications. Then we develop an energy-optimal prefix coding that uses integer linear programming, and construct a prefix code table. From a consideration of Pareto-optimal energy consumption, we make tradeoffs between data size and programming energy, such as a 35% energy saving for a 50% area overhead.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261276","Compression;Design;Flash memory;MLC;Measurement;Performance","Cost function;Data compression;Energy consumption;Energy measurement;Entropy coding;Flash memory;Integer linear programming;Nonvolatile memory;Permission;Threshold voltage","Pareto optimisation;data compression;entropy codes;flash memories;integer programming;linear programming;low-power electronics;power aware computing;probability","Pareto-optimal energy consumption;energy-aware data compression;energy-optimal bit-pattern probability;energy-optimal prefix coding;entropy coding;integer linear programming;multilevel cell flash memory programming;prefix code table","","1","1","9","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System","Collins, R.L.; Carloni, L.P.","Columbia Univ., New York","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","410","415","We consider the problem of optimizing the performance of a latency-insensitive system (LIS) where the addition of backpressure has caused throughput degradation. Previous works have addressed the problem of LIS performance in different ways. In particular, the insertion of relay stations and the sizing of the input queues in the shells are the two main optimization techniques that have been proposed. We provide a unifying framework for this problem by outlining which approaches work for different system topologies, and highlighting counterexamples where some solutions do not work. We also observe that in the most difficult class of topologies, instances with the greatest throughput degradation are typically very amenable to simplifications. The contributions of this paper include a characterization of topologies that maintain optimal throughput with fixed- size queues and a heuristic for sizing queues that produces solutions close to optimal in a fraction of the time.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261217","Latency-Insensitive Design;Performance;Performance Analysis. General Terms Algorithms","Buffer storage;Clocks;Computer science;Concurrent computing;Degradation;Pipeline processing;Relays;Throughput;Topology;Wire","optimisation;queueing theory;system-on-chip","latency-insensitive system;maximal sustainable throughput;optimization techniques;sizing queues;topology-based optimization","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time","Changjiu Xian; Yung-Hsiang Lu; Zhiyuan Li","Purdue Univ., West Lafayette","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","664","669","This paper presents an energy-aware method to schedule multiple real-time tasks in multiprocessor systems that support dynamic voltage scaling (DVS). The key difference from existing approaches is that we consider the probabilistic distributions of the tasks' execution time to partition the workload for better energy reduction. We analyze the problem of energy-aware scheduling for multiprocessor with probabilistic workload information and derive its mathematical formulation. As the problem is NP-hard, we present a polynomial-time heuristic method to transform the problem into a probability-based load balancing problem that is then solved with worst-fit decreasing bin-packing heuristic. Simulation results with synthetic, multimedia, and stereo- vision tasks show that our method saves significantly more energy than existing methods.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261267","Design;Dynamic Voltage Scaling;Multiprocessor;Performance;probability","Computer science;Dynamic scheduling;Dynamic voltage scaling;Embedded system;Energy consumption;Frequency;Multiprocessing systems;Processor scheduling;Real time systems;Voltage control","bin packing;computational complexity;optimisation;power aware computing;processor scheduling;real-time systems;resource allocation;statistical distributions","NP-hard;bin-packing heuristic;dynamic voltage scaling;energy reduction;energy-aware scheduling;load balancing problem;multimedia task;polynomial-time heuristic method;probabilistic distributions;real-time multiprocessor systems;real-time task scheduling;stereo vision tasks;synthetic task","","3","1","23","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Quantum-Like Effects in Network-on-Chip Buffers Behavior","Bogdan, P.; Marculescu, R.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","266","267","This paper proposes a paradigm shift in modeling and optimization of NoCs by identifying quantum-like effects in buffers behavior. The key idea of our proposed approach involves identifying a virtual random growing network (VRGN) which describes the NoC buffers evolution as a function of the packet injection rate.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261185","Algorithms;Design;Multi-processor systems;Performance;congestion control;networks-on-chip","Biological system modeling;Electronic mail;Energy states;Network-on-a-chip;Physics;Quantum computing;Telecommunication traffic;Temperature;Thermodynamics;Traffic control","buffer storage;multiprocessing systems;network-on-chip","multiprocessor systems;network-on-chip buffer behavior;packet injection;paradigm shift;quantum-like effect;virtual random growing network","","8","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Hardware Support for Secure Processing in Embedded Systems","Shufu Mao; Wolf, T.","Univ. of Massachusetts, Amherst","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","483","488","The inherent limitations of embedded systems make them particularly vulnerable to attacks. We have developed a hardware monitor that operates in parallel to the embedded processor and detects any attack that causes the embedded processor to deviate from its originally programmed behavior. We explore several different characteristics that can be used for monitoring and quantitative tradeoffs between these approaches. Our results show that our proposed hash-based monitoring pattern can detect attacks within one instruction cycle at lower memory requirements than traditional approaches that use control-flow information.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261232","Design;Embedded system security;Security;hardware monitor;processing monitor","Control systems;Data mining;Data security;Embedded software;Embedded system;Hardware;Information security;Intelligent sensors;Monitoring;Smart cards","cryptography;embedded systems;microprocessor chips","embedded processor system security;hardware monitor support;hash-based monitoring pattern;instruction cycle;secure processing","","5","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"You Can Get There From Here: Connectivity of Random Graphs on Grids","Levitan, S.P.","Univ. of Pittsburgh, Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","272","273","Using random graphs, we address the need for non-local communication channels in emerging nanotechnology interconnection structures. In this model, a grid of radicNtimesradicN processing elements are connected by non-local wires, which are fabricated as a post processing self-assembly step by electro-chemical migration of functionalized carbon nanotubes. We show that under reasonable assumptions, 80% of the cells can be connected into a single spanning tree with only N wires deposited randomly across the surface of the substrate.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261188","Carbon Nanotubes;Cellular Automata;Design;Nanotechnology;Random Graphs;Reliability;Theory","Carbon nanotubes;Chemical elements;Circuit simulation;Coherence;Communication channels;Integrated circuit interconnections;Nanotechnology;Permission;Telecommunication network reliability;Wires","integrated circuit interconnections;nanowires;random processes;self-assembly;trees (mathematics)","electrochemical migration;functionalized carbon nanotubes;nanotechnology interconnection structures;nonlocal communication channels;nonlocal wires;random graphs;self-assembly;spanning tree","","0","","7","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Dynamic Power Management with Hybrid Power Sources","Jianli Zhuo; Chakrabarti, C.; Kyungsoo Lee; Naehyuck Chang","Arizona State Univ., Tempe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","871","876","DPM (Dynamic Power Management) is an effective technique for reducing the energy consumption of embedded systems that is based on migrating to a low power state when possible. While conventional DPM minimizes the energy consumption of the embedded system, it does not utilize the properties of the power source. Alternative power sources such as fuel cells (FCs) have substantially different power and efficiency characteristics that have to be taken into account while developing policies that maximize their operational lifetime. In this paper, we present a new DPM policy for embedded systems powered by FC based hybrid source. We develop an optimization framework that explicitly considers the FC system efficiency and is aimed at minimizing the fuel consumption. Next we apply this optimization framework on top of a prediction based DPM policy to develop a new fuel-efficient DPM scheme. The proposed algorithm was applied to a real trace based MPEG encoding example and demonstrated up to 32% more system lifetime extension compared to a competing scheme.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261305","Algorithms;DPM;Design;embedded system;fuel cell;hybrid power","Batteries;Computer science;Embedded system;Energy consumption;Energy management;Engineering management;Fuel cells;Packaging;Power system management;Scheduling algorithm","embedded systems;fuel cells;optimisation","MPEG encoding;dynamic power management;embedded system;fuel cells;hybrid power source;optimization framework","","1","1","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew","Roy, A.; Mahmoud, N.; Chowdhury, M.H.","Univ. of Illinois at Chicago, Chicago","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","184","187","With the continuous increase of circuit density, interconnect length, and aspect ratio, the influence of capacitive and inductive coupling on timing characteristics of integrated circuits has become very critical. In this paper, the effects of capacitive and inductive coupling on delay uncertainty and clock skew have been analyzed. Analytical observations and simulation results show that coupling capacitance and mutual inductance have opposite impacts on delay and clock skew variations. It is illustrated that while capacitive coupling worsens both variations, growing inductive coupling can actually counter-balance the negative impacts to some degree.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261168","Clock Skew;Coupling;Delay Uncertainty;Design;Performance;Reliability","Analytical models;Capacitance;Circuit simulation;Clocks;Coupling circuits;Delay effects;Inductance;Integrated circuit interconnections;Timing;Uncertainty","capacitance;coupled circuits;inductance","aspect ratio;circuit density;clock skew;coupling capacitance;delay uncertainty;inductance;interconnect length","","1","5","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Automating Logic Rectification by Approximate SPFDs","Yu-Shen Yang; Sinha, S.; Veneris, A.; Brayton, R.K.","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","402","407","In the digital VLSI cycle, a netlist is often modified to correct design errors, perform small specification changes or implement incremental rewiring-based optimization operations. Most existing automated logic rectification tools use a small set of predefined logic transformations when they perform such modifications. This paper first shows that a small set of predefined transformations may not allow rectification to exploit the full potential of the design. Then, it proposes an automated simulation-based methodology to ""approximate"" sets of pairs of functions to be distinguished (SPFDs) and avoid the memory/time explosion problem. This representation is used by a SAT-based algorithm that devises appropriate logic transformations to fix a design. The SAT method is later complemented by a greedy one that improves on runtime performance. An extensive suite of experiments documents the added potential of the proposed rectification methodology.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358019","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196065","","Algorithm design and analysis;Circuit simulation;Debugging;Design engineering;Design optimization;Dictionaries;Error correction;Explosions;Logic design;Very large scale integration","VLSI;computability;integrated circuit design;logic design","SAT-based algorithm;approximate SPFD;automated logic rectification tools;design errors;digital VLSI cycle;incremental rewiring-based optimization operations;memory/time explosion problem;predefined logic transformations","","19","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Safe Delay Optimization for Physical Synthesis","Kai-Hui Chang; Markov, I.L.; Bertacco, V.","Dept. of EECS, Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","628","633","Physical synthesis is a relatively young field in electronic design automation. Many published optimizations for physical synthesis end up hurting the final result, often by neglecting important physical aspects of the layout, such as long wires or routing congestion. In this work we propose SafeResynth, a safe resynthesis technique, which provides immediately-measurable delay improvement without altering the design's functionality. It can enhance circuit timing without detrimental effects on route length and congestion. When applied to IWLS'05 benchmarks, SafeResynth improves circuit delay by 11% on average after routing, while increasing route length and via count by less than 0.2%. Our resynthesis can also be used in an unsafe mode, akin to more traditional physical synthesis algorithms popular in commercial tools. Applied together, our safe and unsafe transformations achieve 24% average delay improvement for seven large benchmarks from the OpenCores suite. The relative contribution of safe and unsafe techniques varies depending on the amount of whitespace in the layout.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358056","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196102","","Circuit synthesis;Cloning;Delay;Design optimization;Electronic design automation and methodology;Integrated circuit interconnections;Logic;Routing;Timing;Wires","high level synthesis;logic design;optimisation","SafeResynth;circuit delay;circuit timing;electronic design automation;immediately-measurable delay improvement;physical synthesis;route congestion;route length;safe delay optimization;safe resynthesis technique","","5","","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ECO-system: Embracing the Change in Placement","Roy, J.A.; Markov, I.L.","Dept. of EECS, Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","147","152","In a realistic design flow, circuit and system optimizations must interact with physical aspects of the design. For example, improvements in timing and power may require replacing large modules with variants that have different power/delay trade-off, shape and connectivity. New logic may be added late in the design flow, subject to interconnect optimization, To support such flexibility in design flows we develop a robust system for performing engineering change orders (ECOs). In contrast with existing stand-alone tools that offer poor interfaces to the design flow and cannot handle a full range of modern VLSI layouts, our ECO-system reliably handles fixed objects and movable macros in instances with widely varying amounts of whitespace. It detects geometric regions and sections of the netlist that require modification and applies an adequate amount of change in each case. Given a reasonable initial placement, it applies minimal changes, but is capable of re-placing large regions to handle pathological cases. ECO-system can be used in the range from high-level synthesis, to physical synthesis and detail placement.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357977","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196023","","Circuits and systems;Delay;Design optimization;Integrated circuit interconnections;Logic design;Power system interconnection;Reliability engineering;Robustness;Shape;Timing","circuit layout CAD;integrated circuit design;optimisation","ECO-system;VLSI layouts;design flow;detail placement;engineering change orders;high-level synthesis;interconnect optimization;physical synthesis","","9","","41","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Creating Explicit Communication in SoC Models Using Interactive Re-Coding","Chandraiah, P.; Junyu Peng; Domer, R.","Center for Embedded Comput. Syst., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","50","55","Communication exploration has become a critical step during SoC design. Researchers in the CAD community have proposed fast and efficient techniques for comprehensive design space exploration to expedite this critical design step. Although these advances have been helpful in reducing the design time significantly, the overall design time of the system is still a bottleneck. All these techniques assume the availability of an initial SoC input model with explicit communication, whose quality significantly impacts the effectiveness of the communication exploration techniques. Today, these initial models need to be manually written by engineers, which is tedious, error-prone and time consuming. In fact, our studies on industrial-size examples have shown that about 50% of the communication exploration time is spent on coding and re-coding of the initial specification model. In this paper, we propose an efficient interactive approach to explicit communication creation by automating some of the common coding tasks in specification models for communication exploration. Our results show significant savings in designer time.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357791","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195995","","Communication industry;Decoding;Design automation;Design optimization;Digital audio players;Embedded computing;Embedded system;Production systems;Space exploration;Writing","circuit CAD;formal specification;interactive programming;system-on-chip","CAD;SoC models;communication exploration;design space exploration;explicit communication;interactive approach;interactive re-coding;specification model","","2","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Communication Architecture Synthesis of Cascaded Bus Matrix","Junhee Yoo; Dongwook Lee; Sungjoo Yoo; Kiyoung Choi","Seoul Nat. Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","171","177","For high frequency on-chip communication architecture design, we propose cascaded bus matrix-based solutions. Due to the huge design space in cascaded bus matrix design, it is crucial to perform an efficient design space exploration. In our work, we present a simulated annealing-based design space exploration method. For an efficient representation of bus topology, we propose an encoding method called traffic group encoding and apply it to AMBA3 AXI-based bus system design. In addition, we propose a method of two-step simulated annealing to improve the quality of results. Experimental results show that the proposed methods allow designing complex communication architectures (ones with up to 31 masters and 71 slaves) with high frequency constraints to which existing methods could not give solutions.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357981","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196027","","Clocks;Design methodology;Encoding;Frequency;Master-slave;Pipeline processing;Simulated annealing;Space exploration;Sparse matrices;Topology","integrated circuit design;integrated circuit interconnections;integrated circuit modelling;simulated annealing","AMBA3 AXI;bus topology;cascaded bus matrix;design space exploration;encoding method;on-chip communication architecture;simulated annealing;traffic group encoding","","10","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Improving XOR-Dominated Circuits by Exploiting Dependencies between Operands","Verma, A.K.; Ienne, P.","Sch. of Comput. & Commun. Sci., Ecole Polytechnique Federale de Lausanne","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","601","608","Logic synthesis has made impressive progress in the last decade and has pervaded digital design replacing almost universally manual techniques. A remarkable exception is computer arithmetic and datapath design, where designers still rely mostly on well studied architectures; on datapaths, in most cases, logic synthesis plays at most a minor role in the optimisation of netlists. A case in point is multiple additions performed in carry-save form, such as those fundamentally constituting parallel multipliers: column compressors are usually built exploiting the regularity of the circuit and, due to the very large number of XOR operations, are hardly optimised further by logic synthesisers. In fact, due to the shortcomings of algebraic factoring, XOR operations are usually left untouched by logic synthesisers. In this paper we show a general technique to optimise XOR dominated circuits and we demonstrate its effectiveness on multiplier-like circuits. We show that it optimises significantly the best parallel multipliers by exploiting complex dependencies between the addenda which escape known manual optimisations. Netlists corresponding to top arithmetic architectures can either be synthesised directly or preprocessed through our technique before standard logic synthesis: our preprocessing stage makes it possible to achieve some 20% speed improvement. To our best knowledge, optimisations of the type we show for multiplier-like structures have never been reported - neither manually derived, in computer arithmetic literature, nor automatically derived, in design automation literature.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358052","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196098","","Circuit synthesis;Compressors;Computer architecture;Design optimization;Digital arithmetic;Logic circuits;Logic design;Logic functions;Manuals;Synthesizers","digital arithmetic;high level synthesis;logic circuits;logic design;multiplying circuits;optimisation","XOR operations;XOR-dominated circuits;algebraic factoring;carry-save form;column compressors;computer arithmetic;datapath design;digital design;logic synthesis;logic synthesizers;multiplier-like circuits;netlist optimization;parallel multipliers","","6","","19","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Processor Generation Method from Instruction Behavior Description Based on Specification of Pipeline Stages and Functional Units","Shiro, T.; Abe, M.; Sakanushi, K.; Takeuchi, Y.; Imai, M.","Graduate Sch. of Inf. Sci. & Technol., Osaka Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","286","291","This paper proposes a method for generating a pipeline processor from the behavior description of instructions. In the proposed method, a micro-operation description is generated by complementing the behavior description with specifications of the pipeline stages, such as the number of pipeline stages, the attributes of each stage. From the behavior description, software development tools, such as an instruction-set simulator (ISS), a compiler, and an assembler can be generated, and a synthesizable HDL description of a processor can be generated from the micro-operation description. Compared with the conventional method of writing individual descriptions, the proposed method can dramatically reduce the code size of the architectural description language and the design time without degrading the design quality. As a result, a design space exploration can be performed efficiently.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358000","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196046","","Application specific processors;Architecture description languages;Assembly;Computer architecture;Hardware design languages;Information science;Pipelines;Process design;Programming;Space exploration","hardware description languages;instruction sets;integrated circuit design;logic design;microprocessor chips;pipeline processing","architectural description language;assembler;code size reduction;compiler;design space exploration;functional units;instruction behavior description;instruction-set simulator;microoperation description;pipeline processor;pipeline stages;processor generation method;software development tools;synthesizable HDL description","","1","10","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Protocol Transducer Synthesis using Divide and Conquer approach","Watanabe, S.; Seto, K.; Ishikawa, Y.; Komatsu, S.; Fujita, M.","Dept. of Electron. Eng., Tokyo Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","280","285","One of the efficient design methodologies for large scale system on a chip (SoC) is IP-based design. In this methodology, a system is considered as a set of components and interconnects among them. The designers try to reuse existing IPs as much as possible. Communications among components have to be conducted using a common protocol, however, IPs available today use various communication protocols. Thus the protocol conversion is one of the most important topics in IP-based design (Gajski et al., 2000). In this paper, we propose a method for automatic protocol transducer synthesis which is applicable to complex protocols. The main idea of our proposed method is division of the exploration space into smaller ones for avoiding explosion of the exploration space, namely with a divide and conquer approach. We demonstrate our method by synthesizing transducers which translate between the real and complicated protocols with advanced features such as non-blocking transactions and out-of-order transactions.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357999","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196045","","Automata;Design engineering;Design methodology;Libraries;Out of order;Protocols;Space exploration;Systems engineering education;Transducers;Very large scale integration","circuit CAD;divide and conquer methods;integrated circuit design;protocols;system-on-chip","IP-based design;automatic protocol transducer synthesis;communication protocols;design methodologies;divide and conquer approach;large scale system on a chip;nonblocking transactions;out-of-order transactions;protocol conversion","","9","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Modeling Sub-90nm On-Chip Variation Using Monte Carlo Method for DFM","Jun-Fu Huang; Changm VCY; Liu, S.; Doong, K.Y.Y.; Keh-Jeng Chang","Taiwan Semicond. Manuf. Co., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","221","225","For sub-90nm technology nodes and below, random fluctuations of within-die physical process properties are also known as random on-chip variation (OCV). It impacts on the VLSI/SoC design yields significantly. This paper presents a recent silicon test chip experiment result which uses a set of innovative nanometer test structures and Monte-Carlo-based three-dimensional electromagnetic RC simulations to achieve silicon-correlated corner modeling of OCV that can be applied to the upcoming statistics-based timing analysis (SSTA) for design for manufacturability (DFM). Modeling and correlating OCV based on the randomly varying physical process parameters is therefore achieved for the realistic corner modeling of advanced copper and low-K.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357989","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196035","","Analytical models;Design for manufacture;Electromagnetic analysis;Electromagnetic modeling;Fluctuations;Nanostructures;Silicon;Testing;Timing;Very large scale integration","Monte Carlo methods;design for manufacture;nanotechnology","3D electromagnetic RC simulations;90 nm;Monte Carlo method;SoC design;VLSI design;design for manufacturability;innovative nanometer test structures;on-chip variation modeling;silicon-correlated corner modeling;statistics-based timing analysis;within-die physical process properties","","1","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Parameter Reduction for Variability Analysis by Slice Inverse Regression (SIR) Method","Mitev, A.; Marefat, M.; Dongsheng Ma; Wang, J.","Dept. of Electr. Eng., Arizona Univ., Tucson, AZ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","468","473","With semiconductor fabrication technologies scaled below 100 nm, the design-manufacturing interface becomes more and more complicated. The resultant process variability causes a number of issues in the new generation IC design. One of the biggest challenges is the enormous number of process variation related parameters. These parameters represent numerous local and global variations, and pose a heavy burden in today's chip verification and design. This paper proposes a new way of reducing the statistical variations (which include both process parameters and design variables) according to their impacts on the overall circuit performance. The new approach creates an effective reduction subspace (ERS) and provides a transformation matrix by using the mean and variance of the response surface. With the generated transformation matrix, the proposed method maps the original statistical variations to a smaller set of variables with which we process variability analysis. Thus, the computational cost due to the number of variations is greatly reduced. Experimental results show that by using new method we can achieve 20% to 50% parameter reduction with only less than 8% error on average.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358030","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196076","","Circuit optimization;Computational efficiency;Delay;Fabrication;Integrated circuit interconnections;Principal component analysis;Probes;Process design;Random variables;Response surface methodology","design for manufacture;integrated circuit design;matrix algebra;statistical analysis","effective reduction subspace;method maps;parameter reduction;slice inverse regression;statistical variations;transformation matrix;variability analysis","","2","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Electrical Correction Using Resizing and Buffering","Karandikar, S.K.; Alpert, C.J.; Yildiz, M.C.; Villarrubia, P.; Quay, S.; Mahmud, T.","Res. Lab., IBM, Austin, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","553","558","Current design methodologies are geared towards meeting different design criteria, such as delay, area or power. However, in order to correctly identify the critical parts of a circuit for optimization, the circuit has to be electrically clean - i.e., slews on each pin have to be within certain limits, a gate cannot drive more than a certain amount of capacitance, etc. Thus far, this requirement has largely been ignored in the literature. Instead, existing methods which optimize delay are used to fix electrical violations. This leads to solutions that are unnecessarily expensive, and still leave violations that remain unfixed. There is therefore a need for an area-efficient strategy that targets the electrical state of a circuit and fixes all violations quickly. This paper explicitly defines ""electrical violations"" and presents a flexible approach (called EVE, the electrical violation eliminator) for fixing these. Experimental results validate our approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358044","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196090","","Capacitance;Circuits;Delay;Design optimization;Electronic design automation and methodology;Energy consumption;Laboratories;Optimization methods;Silicon;Timing","integrated circuit design;logic design","electrical state;electrical violation eliminator;fast electrical correction","","1","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling","Mohamood, F.; Healy, M.B.; Sung Kyu Lim; Lee, H.-H.S.","Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","786","791","This paper proposes noise-direct, a design methodology for power integrity aware floorplanning, using microarchitectural feedback to guide module placement. Stringent power constraints have led microprocessor designers to incorporate aggressive power saving techniques such as clock-gating, that place a significant burden on the power delivery network. While the application of extensive clock-gating can effectively reduce power consumption, unfortunately, it can also induce large inductive noise (di/dt), resulting in signal integrity and reliability issues. To combat these problems, processors are usually designed for the worst-case current consumption scenario using adequate supply voltage and decoupling capacitances. To tackle high-frequency inductive noise and potential IR drops, we propose a novel design methodology that integrates microarchitectural profiling feedback into the floorplanning process. We present two microarchitectural metrics to quantify the noise susceptibility of a module:self weighting and correlation weighting. By using these metrics in a force-directed floorplanning algorithm to assign power pin affinity to modules, we can quickly converge to a design for average-case current consumption. By designing for the average-case and employing dynamic di/dt control for the worst-case, we can ensure that a chip is noise-tolerant without exceeding decap budget constraints. Our observations showed that certain functional modules in a processor exhibit consistent and highly correlated switching activity, that can be used to guide module placement distance from power pins. The experimental results demonstrate that the force-directed floorplanning technique can effectively suppress supply noise experienced by modules, reduce the total number of supply-noise margin violations, and achieve a floor-plan with considerably lower IR drop, as compared to a wire-length driven floorplan.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358085","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196131","","Clocks;Design methodology;Energy consumption;Feedback;Microarchitecture;Microprocessors;Noise reduction;Power supplies;Process design;Voltage","integrated circuit design;integrated circuit layout;integrated circuit noise;microprocessor chips;power supply circuits","aggressive power saving techniques;clock-gating;correlation weighting;current consumption;decoupling capacitances;di/dt control;force-directed floorplanning algorithm;inductive noise;microarchitecture profiling;microprocessor designers;noise-direct;power constraints;power consumption reduction;power delivery network;power pin affinity;power supply noise aware floorplanning;self weighting;supply-noise margin violations;wire-length driven floorplan","","7","2","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"RTOS and Codesign Toolkit for Multiprocessor Systems-on-Chip","Honda, S.; Tomiyama, H.; Takada, H.","Graduate Sch. of Inf. Sci., Nagoya Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","336","341","Multiprocessor designs have become popular in embedded domains for achieving the power and performance requirements. In this paper, we present principles and techniques for design and implementation of RTOS for embedded multiprocessor systems. We also present a system-level design toolkit for rapid design and evaluation of embedded multiprocessor systems.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358008","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196054","","Application software;Clocks;Costs;Embedded software;Embedded system;Hardware;Information science;Kernel;Multiprocessing systems;System-level design","embedded systems;hardware-software codesign;logic design;multiprocessing systems;system-on-chip","RTOS;codesign toolkit;embedded multiprocessor systems;multiprocessor systems-on-chip;real-time operating systems;system-level design toolkit","","1","","8","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation","Cheoljoo Jeong; Nowick, S.M.","Dept. of Comput. Sci., Columbia Univ., New York, NY","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","622","627","As process, temperature and voltage variations become significant in deep submicron design, timing closure becomes a critical challenge using synchronous CAD flows. One attractive alternative is to use robust asynchronous circuits which gracefully accommodate timing discrepancies. However, these asynchronous circuits typically suffer from high area and latency overhead. In this paper, an optimization algorithm is presented which reduces the area and delay of these circuits by relaxing their overly-restrictive style. The algorithm was implemented and experiments performed on a subset of MCNC circuits. On average, 49.2% of the gates could be implemented in a relaxed manner, 34.9% area improvement was achieved, and 16.1% delay improvement was achieved using a simple heuristic for targeting the critical path in the circuit. This is the first proposed approach that systematically optimizes asynchronous circuits based on the notion of local relaxation while still preserving the circuit's overall timing-robustness.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358055","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196101","","Asynchronous circuits;Cost function;Delay;Design automation;Electromagnetic interference;Logic circuits;Robustness;Temperature;Timing;Voltage","asynchronous circuits;logic design;optimisation","deep submicron design;local input completeness relaxation;local relaxation;optimization algorithm;robust asynchronous circuits;synchronous CAD flows;temperature variation;voltage variation","","14","","23","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Megatrends and EDA 2017","Bacchini, Francine; Spirakis, Greg; Carballo, Juan-Antonio; Keutzer, K.; De Geus, A.; Hsu, Fu-Chieh; Yamada, Kazu","Francine Bacchini, Inc., San Jose, CA","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","21","22","Today's megatrends include: Consumer cycles at 6-12 months (and getting faster) Process technology accelerating through 45nm (but with higher risks and lower yields) Fewer platform SOCs (each requiring more specialized hardware and software design tools) The search for 3-4 more `waves' for the semiconductor industry to ride to $IT by the end of the CMOS roadmap Design as a key enabler of Moore's Law and ""more than Moore"" value. What do these megatrends imply for the future of EDA? This panel will explore and debate such questions as the following, and give their views of EDA in the year 2017. Which business and technology trends will most affect the future of EDA, and why? What will be the key risk factors for electronics and semiconductor product companies, and how will EDA enable success? How will EDA, as well as the semiconductor industry, DAC, etc., look different in 2017 than it does today?","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261136","","Argon;Business;Collaboration;Corporate acquisitions;Electronic design automation and methodology;Electronics industry;Embedded software;Gravity;Manufacturing automation;Permission","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"How Foundry can Help Improve your Bottom-Line? Accuracy Matters!","Hsu, Fu-Chieh","Vice President, Design and Technology Platform, Taiwan Semiconductor Manufacturing Company, Taiwan","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","ix","ix","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/04195978.png"" border=""0"">","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357774","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195978","","Collaborative tools;Design for manufacture;Electronic design automation and methodology;Foundries;Lead compounds;Manufacturing processes;Product design;SPICE;Semiconductor device manufacture","","","","0","","","","","Jan. 2007","","IEEE","IEEE Conference Publications"
"Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation","Heloue, K.R.; Azizi, N.; Najm, F.N.","Univ. of Toronto, Toronto","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","93","98","We present an efficient technique for finding the mean and variance of the full-chip leakage of a candidate design, while considering logic-structures and both die-to-die and within-die process variations, and taking into account the spatial correlation due to within-die variations. Our model uses a ""random gate"" concept to capture high-level characteristics of a candidate chip design, which are sufficient to determine its leakage. We show empirically that, for large gate count, the set of all chip designs that share the same high level characteristics have approximately the same leakage, with very small error. Therefore, our model can be used as either an early or a late estimator of leakage, with high accuracy. In its simplest form, we show that full-chip leakage estimation reduces to finding the area under a scaled version of the within-die channel length auto-correlation function, which can be done in constant time.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261150","Algorithms;Leakage Power;Statistical Analysis","Algorithm design and analysis;Autocorrelation;Chip scale packaging;Circuit topology;Costs;Leakage current;Libraries;Statistical analysis;Statistics;Threshold voltage","design engineering;integrated circuits;leakage currents;statistical analysis","chip design;full-chip leakage current;logic-structures;statistical analysis;within-die correlation","","2","","8","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Making Manufacturing Work For You","Venkataraman, S.; Puri, R.; Griffith, Steve; Oberai, Ankush; Madge, R.; Yeric, G.; Ng, Walter; Zorian, Y.","Intel Corporation, Hillsboro, OR","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","107","108","How can the semiconductor industry improve the communication between what is done up front in the design, and what is done downstream in the fab and during test? This panel will examine whether product test can provide the necessary ""grand unification"" to solve today's broken handoffs between DFM, test chips, and fab yield management systems. Questions addressed include: What does the ""grand unification"" look like? Who are the key stakeholders and their roles in this unification? What new value, benefit and ROI will stakeholders realize from their roles? What is the ""gap"" of technologies and data flows that need to be deployed to make this work? In what order and when will we see these appear? And what are the limiters to this vision?","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261153","","Aggregates;Design engineering;Design for manufacture;Job design;Logic testing;Manufacturing;Product design;Semiconductor device testing;Silicon;System testing","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast Buffered Delay Estimation Considering Process Variations","Tien-Ting Fang; Ting-Chi Wang","Dept. of Comput. Sci., National Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","702","707","Advanced process technologies impose more significant challenges especially when manufactured circuits exhibit substantial process variations. Consideration of process variations becomes critical to ensure high parametric timing yield. During the design stage, fast estimation of the achievable buffered delay can navigate more accurate and efficient wire planning and timing analysis in floorplanning or global routing. In this paper, we derive approximated first-order canonical forms for buffered delay estimation which considers the effect of process variations and the presence of buffer blockages. We empirically show that an existing deterministic delay estimation method is over-pessimistic and thus result in unnecessary design rollback. The experimental results also show that our method can estimate buffered delay with 4% average error but achieve up to 149 times speedup when compared to a state-of-the-art statistical buffer insertion method.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358069","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196115","","Algorithm design and analysis;Approximation algorithms;Computer aided manufacturing;Computer science;Delay estimation;Distributed computing;Integrated circuit interconnections;Routing;State estimation;Timing","delay estimation;integrated circuit design;statistical analysis","buffer blockages;buffered delay estimation;deterministic delay estimation method;first-order canonical forms;process variations;statistical buffer insertion method","","0","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Approximation Algorithm for Process Mapping on Network Processor Architectures","Ostler, C.; Chatha, K.S.; Konjevod, G.","Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","577","582","The high performance requirements of networking applications has led to the advent of programmable network processor (NP) architectures that incorporate symmetric multiprocessing, and block multi-threading. The paper presents an automated system-level design technique for process mapping on such architectures with an objective of maximizing the worst case throughput of the application. As this mapping must be done in the presence of resource (processors and code size) constraints, this is an NP-complete problem (Ausiello et al., 1999). We present a polynomial time approximation algorithm guaranteed to generate solutions with throughput at least 1/2 that of optimal solutions. The proposed algorithm was utilized to map realistic applications on the Intel IXP2400 (NP) architecture, and produced solutions within 78% of optimal.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358048","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196094","","Application software;Approximation algorithms;Computer architecture;Computer science;Hardware;Internet;System-level design;Telecommunication traffic;Throughput;Yarn","circuit complexity;logic design;microprocessor chips;polynomial approximation;programmable circuits","Intel IXP2400 architecture;NP-complete problem;automated system-level design;block multithreading;polynomial time approximation algorithm;process mapping;programmable network processor architectures;symmetric multiprocessing","","0","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"ARM MPCore; The streamlined and scalable ARM11 processor core","Hirata, K.; Goodacre, J.","Bus. Dev., ARM K.K., Yokohama","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","747","748","The required processing performance of embedded processor core is getting higher and higher without increasing power consumption dramatically. In same time, large SoC design has more risk of re-spin and long design time due to the complexity and difficulty of verification. ARM offers multi core solution to overcome such a situation over various applications.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358077","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196123","","Costs;Delay;Energy consumption;Frequency;Libraries;Microarchitecture;Process design;Scalability;Silicon;Time to market","embedded systems;microprocessor chips;system-on-chip","ARM MPCore;ARM11 processor core;SoC design;embedded processor core","","8","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications","Yazhuo Dong; Yong Dou","Dept. of Comput. Sci., Nat. Univ. of Defense Technol., Changsha","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","523","528","Most image processing applications are computationally intensive and data intensive. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these algorithms. To get a high performance design without going through the time-consuming hardware design process for each different algorithm, we present a universal parameterized architecture in high level synthesis to generate the hardware frames for all image processing applications automatically. The value of the parameters which decide the target architecture can be obtained from the compiler. The algorithm how to get these parameters is also discussed in this paper.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358039","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196085","","Algorithm design and analysis;Application software;Computer architecture;Discrete Fourier transforms;Field programmable gate arrays;Hardware design languages;High level synthesis;Image processing;Random access memory;Read-write memory","high level synthesis;image processing;reconfigurable architectures","high level synthesis;image processing applications;parameterized architecture;reconfigurable hardware boards","","3","","19","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains","Chuan Lin; Hai Zhou","Magma Design Autom., Santa Clara, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","541","546","Clock skew scheduling is a technique that intentionally introduces skews to memory elements to improve the performance of a sequential circuit. It was shown in (Ravindran, 2003) that the full optimization potential of clock skew scheduling can be reliably implemented using a few skew domains. In this paper we present an optimal skew scheduling algorithm for sequential circuits with flip-flops. Given a finite set of prescribed skew domains, the algorithm finds a domain assignment for each flip-flop such that the clock period is minimized with possible delay padding. Experimental results validate the efficiency of our algorithm and show 17% improvement on average in clock period.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358042","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196088","","Circuit optimization;Clocks;Delay;Design automation;Flip-flops;Frequency;Integrated circuit interconnections;Processor scheduling;Sequential circuits;Timing","clocks;flip-flops;logic design;scheduling;sequential circuits","clock period;clock skew scheduling;delay padding;domain assignment;flip-flops;memory elements;optimal skew scheduling algorithm;prescribed skew domains;sequential circuit","","18","1","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Synthetic biology: from bacteria to stem cells","Weiss, Ron","Princeton Univ., Princeton","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","634","635","Synthetic biology is revolutionizing how we conceptualize and approach the engineering of biological systems. Recent advances in the field are allowing us to expand beyond the construction and analysis of small gene networks towards the implementation of complex multicellular systems with a variety of applications. We have developed an integrated computational/experimental approach to engineering complex behavior in living systems ranging from bacteria to stem cells. In our research, we appropriate useful design principles from electrical engineering and other well established fields. These principles include abstraction, standardization, modularity, and computer aided design. But we also spend considerable effort towards understanding what makes synthetic biology different from all other existing engineering disciplines and discovering new design and construction rules that are effective for this unique discipline.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261260","Experimentation;Synthetic biology;genetic engineering","Application software;Biological systems;Biology computing;Design engineering;Electrical engineering;Microorganisms;Standardization;Stem cells;Synthetic biology;Systems engineering and theory","biology computing;cellular biophysics;genetic engineering;microorganisms","abstraction;bacteria;biological systems;computer aided design;electrical engineering;gene networks;living systems;modularity;multicellular systems;standardization;synthetic biology","","0","","6","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Hippocrates: First-Do-No-Harm Detailed Placement","Haoxing Ren; Pan, D.Z.; Alpert, C.J.; Gi-Joon Nam; Villarrubia, P.","IBM Corp., Austin, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","141","146","Physical synthesis optimizations and engineering change orders typically change the locations of cells, resize cells or add more cells to the design after global placement. Unfortunately, those changes usually lead to wirelength increases; thus another pass of optimizations to further improve wirelength, timing and routing congestion characteristics is required. Simple wirelength-driven detailed placement techniques could be useful in this scenario. While such techniques can help to reduce wirelength, ones without careful timing constraint considerations might degrade the timing characteristics (worst negative slack, total negative slack, etc) and/or introduce more electrical violations (exceeding maximum output load constraints and maximum input slew constraints). In this paper, we propose a new detailed placement paradigm, which use a set of pin-based timing and electrical constraints in detailed placement to prevent it from degrading timing or violating electrical constraints while reducing wire-length, thus dubbed as Hippocrates: FIRST-DO-NO-HARM optimizations. Our experimental results show great promises. By honoring these constraints, our detailed placement technique not only reduces total wirelength (TWL), but also significantly improves timing, achieving 37% better total negative slack (TNS).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357976","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196022","","Constraint optimization;Degradation;Delay;Design engineering;Design optimization;Interleaved codes;Iterative methods;Routing;Simulated annealing;Timing","circuit layout CAD;integrated circuit design;optimisation","Hippocrates;electrical constraints;first-do-no-harm detailed placement;pin-based timing constraint;reduced wire-length;synthesis optimizations","","4","1","24","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Optimization of Area in Digital FIR Filters using Gate-Level Metrics","Aksoy, L.; Costa, E.; Flores, P.; Monteiro, J.","Istanbul Tech. Univ., Istanbul","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","420","423","In the paper, we propose a new metric for the minimization of area in the generic problem of multiple constant multiplications, and demonstrate its effectiveness for digital FIR filters. Previous methods use the number of required additions or subtractions as a cost function. We make the observation that not all of these operations have the same design cost. In the proposed algorithm, a minimum area solution is obtained by considering area estimates for each operation. To this end, we introduce accurate hardware models for addition and subtraction operations in terms of gate-level metrics, under both signed and unsigned representations. Our algorithm not only computes the best design solution among those that have the same number of operations, but is also able to find better area solutions using a non-minimum number of operations. The results obtained by the proposed exact algorithm are compared with the results of the exact algorithm designed for the minimum number of operations on FIR filters and it is shown that the area of the design can be reduced by up to 18%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261219","FIR;Multiple constant multiplication;area optimization","Algorithm design and analysis;Arithmetic;Cost function;Digital filters;Digital signal processing;Finite impulse response filter;Hardware;Logic;Permission;Signal processing algorithms","FIR filters","digital FIR filters;gate-level metrics;hardware models;multiple constant multiplications","","0","","7","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Modeling Safe Operating Area in Hardware Description Languages","Goldgeisser, L.; Christen, E.; Zhichao Deng","Synopsys Inc., Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","377","382","Creating a Robust Design requires that the operating conditions of each component of the design are carefully measured and compared with its Safe Operating, a task commonly referred to as stress analysis. In this paper we analyze the relationship between the component stress and the Safe Operating Area. We summarize the requirements of describing the Safe Operating Areas and propose how these requirements can be used to model the concept with two hardware description languages: MASTreg and VHDL-AMS. A circuit example is given.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261210","Languages;MAST;Reliability;Stress Analysis;VHDL-AMS;Verification","Circuit simulation;Computational modeling;Hardware design languages;Permission;Robustness;Semiconductor optical amplifiers;Stress;Switches;Temperature;Voltage","hardware description languages","VHDL-AMS;hardware description languages;modeling safe operating area;robust design","","0","","10","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A 0.35um CMOS 1,632-gate-count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI","Watanabe, M.; Kobayashi, F.","Dept. of Syst. Innovation & Informatics, Kyushu Inst. of Technol., Fukuoka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","124","125","A zero-overhead dynamic optically reconfigurable gate array VLSI (ZO-DORGA-VLSI) has been developed. It is based on a concept using junction capacitance of photodiodes and load capacitance of gates constructing a gate array as configuration memory and removing static memory function to store a context. In this paper, the performance of a 1,632 ZO-DORGA-VLSI, which was fabricated using a 0.35 mum - 4.9 mm square CMOS process chip, is presented. In addition, the design of an over 10,000 ZO-DORGA-VLSI is presented.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357972","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196018","","CMOS process;CMOS technology;Capacitance;Circuits;Design automation;Holographic optical components;Holography;Optical arrays;Photodiodes;Very large scale integration","CMOS logic circuits;VLSI;optical logic","0.35 micron;CMOS process chip;ZO-DORGA-VLSI;configuration memory;junction capacitance;load capacitance;photodiodes;zero-overhead dynamic optically reconfigurable gate array VLSI","","0","","5","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An Effective Guidance Strategy for Abstraction-Guided Simulation","De Paula, F.M.; Hu, A.J.","Univ. of British Columbia, Vancouver","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","63","68","Despite major advances in formal verification, simulation continues to be the dominant workhorse for functional verification. Abstraction-guided simulation has long been a promising framework for leveraging the power of formal techniques to help simulation reach difficult target states (assertion violations or coverage targets): model checking a smaller, abstracted version of the design avoids complexity blow-up, yet computes approximate distances from any state of the actual design to the target; these approximate distances are used during random simulation to guide the simulator. Unfortunately, the performance of previous work has been unreliable-sometimes great, sometimes poor. The problem is the guidance strategy. Because the abstract distances are approximate, a greedy strategy will get stuck in local optima. Previous works expanded the search horizon to try to avoid dead-ends. We explore such heuristics and find that they tend to perform poorly, adding too much search overhead for limited ability to escape dead-ends. Based on these experiments, we propose a new guidance strategy, which pursues a more global search and is better able to avoid getting stuck. Experiments show that our new guidance strategy is highly effective in most cases that are hard for random simulation and beyond the capacity of formal verification.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261145","Algorithms;RTL;Verification;abstraction;model checking;simulation","Analytical models;Computational modeling;Computer science;Computer simulation;Concrete;Formal verification;Logic design;Performance analysis;Permission;State-space methods","circuit simulation;formal verification;logic design","abstraction-guided simulation;formal verification;guidance strategy;model checking;random simulation","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Clock Period Minimization with Minimum Delay Insertion","Shih-Hsu Huang; Chun-Hua Cheng; Chia-Ming Chang; Yow-Tyng Nieh","Chung Yuan Christian Univ., Chung Li","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","970","975","The combination of clock skew scheduling and delay insertion may lead to further clock period reduction. Although some previous works can minimize the clock period, they only heuristically reduce the required inserted delay. However, since the delay insertion is an ECO (engineering change order) process, minimizing the required inserted delay is very important for the design closure, hi this paper, we present a linear program to formally formulate the simultaneous application of clock skew scheduling and delay insertion. Our objective is not only to achieve the lower bound of the clock period, but also to achieve the lower bound of required inserted delay. Compared with previous works, our paper has the following two significant contributions: (1) our approach is the first work that guarantees solving this problem optimally; and (2) our paper is the first proof of showing that the time complexity of this problem is polynomial.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261325","Algorithms;High performance;Performance;Sequential circuits;Timing optimization","Clocks;Delay;Design engineering;Design optimization;Libraries;Logic design;Polynomials;Scheduling algorithm;Timing;Upper bound","circuit optimisation;clocks;delays;linear programming;scheduling","clock period minimization;clock skew scheduling;engineering change order process;linear program;minimum delay insertion","","2","1","10","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A 2.8-V Multibit Complex Bandpass AD Modulator in 0.18m CMOS","San, H.; Jingu, Y.; Wada, H.; Hagiwara, H.; Hayakawa, A.; Kobayashi, H.; Hotta, M.","Dept. of Electron. Eng., Gunma Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","96","97","A second-order multibit switched-capacitor (SC) complex bandpass  AD modulator has been designed, fabricated and tested for application to low-IF receivers in wireless communication systems. We have employed two new algorithms there to improve the signal-to-noise-and-distortion (SNDR) of the modulator, (i) A complex bandpass filter with I, Q dynamic matching to reduce the mismatch influence between I, Q paths. As its by-product, the complex modulator can be divided into two separate parts without signal line crossing between the upper and lower paths. Therefore, the layout design of the modulator can be greatly simplified; (ii) A new complex bandpass data-weighted averaging (DWA) algorithm is implemented to suppress nonlinearity effects of multibit DACs in complex form to achieve high accuracy. Implemented in a 0.18-m CMOS process and at 2.8V supply, the modulator achieves a measured peak SNDR of 64.5dB at 20MS/s with a signal bandwidth of 78kHz while dissipating 28.4mW and occupying an area of 1.82mm<sup>2</sup>.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357958","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196004","","Band pass filters;Baseband;Circuits;Degradation;Design engineering;Feedback;Frequency conversion;Image converters;Noise shaping;Signal design","- modulation;CMOS integrated circuits;band-pass filters;radio receivers;switched capacitor filters","0.18 micron;2.8 V;28.4 mW;78 kHz;CMOS process;bandpass - AD modulator;complex bandpass filter;data-weighted averaging algorithm;dynamic matching;low-IF receivers;multibit switched-capacitor AD modulator;second-order AD modulator;signal-to-noise-and-distortion;wireless communication systems","","0","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Configurable Multi-Processor Platforms for Next Generation Embedded Systems","Goodwin, D.; Rowen, C.; Martin, G.","Tensilica Inc., Santa Clara, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","744","746","Next-generation embedded systems in application domains such as multimedia, wired and wireless communications, and multipurpose portable devices, are increasingly turning to multiprocessor platforms as a vehicle for their realization. But entirely fixed platforms composed of entirely fixed components lack the flexibility and ability to be optimized to the application to offer the best solution in any of these areas. Configurability at multiple levels offers a much better chance to optimize the resulting multiprocessor platform. Existing and emerging technologies for configurable and extensible processors and the creation of configurable multiprocessor subsystem platforms offer significant capability to design teams to both differentiate and optimize their products.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358076","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196122","","Application specific processors;Costs;Design optimization;Electronic mail;Embedded system;Microprocessors;Multimedia systems;Process design;Silicon;System-on-a-chip","embedded systems;multiprocessing systems","configurable multiprocessor platforms;extensible processors;next generation embedded systems","","3","","6","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time","Peddersen, J.; Parameswaran, S.","Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","890","895","Numerous dynamic power management techniques have been proposed which utilize the knowledge of processor power/energy consumption at run-time. So far, no efficient method to provide run-time power/energy data has been presented. Current measurement systems draw too much power to be used in small embedded designs and existing performance counters can not provide sufficient information for run-time optimization. This paper presents a novel methodology to solve the problem of run-time power optimization by designing a processor that estimates its own power/energy consumption. Estimation is performed by the addition of small counters that tally events which consume power. This methodology has been applied to an existing processor resulting in an average power error of 2% and energy estimation error of 1.5%. The system adds little impact to the design, with only a 4.9% increase in chip area and a 3% increase in average power consumption. A case study of an application that utilizes the processor showcases the benefits the methodology enables in dynamic power optimization.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358102","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196148","","Counting circuits;Current measurement;Design optimization;Energy consumption;Energy management;Estimation error;Knowledge management;Power system management;Process design;Runtime","counting circuits;microprocessor chips;power consumption","CLIPPER;counter-based low impact processor;dynamic power optimization;energy consumption;power consumption;run-time power optimization","","4","2","33","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Alembic: An Efficient Algorithm for CNF Preprocessing","Hyojung Han; Somenzi, F.","Univ. of Colorado, Boulder","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","582","587","Satisfiability (SAT) solvers often benefit from a preprocessing of the formula to be decided. For formulae in conjunctive normal form (CNF), subsumed clauses may be removed or partial resolution may be applied. Preprocessing aims at simplifying the formula and at increasing the deductive power of the solver. These two objectives are sometimes competing. We present a new algorithm that combines simplification and increase of deductive power and we show its effectiveness in speeding up SAT solvers.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261250","Algorithms;CNF;SAT;Verification;distillation;preprocessing","Algorithm design and analysis;Costs;Data preprocessing;Electronic design automation and methodology;Forward contracts;Logic design;Logic testing;Permission;Symbiosis;Timing","computability;program processors","Alembic;CNF preprocessing;conjunctive normal form;deductive power;satisfiability","","0","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Memory Modeling in ESL-RTL Equivalence Checking","Koelbl, A.; Burch, J.R.; Pixley, C.","Adv. Technol. Group Synopsys, Inc., Hillsboro","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","205","209","When designers create RTL models from a system-level specification, arrays in the system-level model are often implemented as memories in the RTL. Knowing the correspondence between ESL arrays and RTL memories can significantly reduce the complexity of a formal equivalence check between the ESL model and the RTL. In practice, however, handling memory mappings in ESL-RTL equivalence checking is non-trivial for the following reasons: first, because of a lack of bit-accurate data-types in the system-level language, the information stored in an array location may be stored in a compressed form in the RTL. Second, a single array in the ESL model may be implemented by multiple memories in the RTL and/or corresponding data items may be stored in different locations. And last but not least, due to timing differences between the ESL model and the RTL, the correspondence between arrays and memories may not hold in every clock cycle. In this paper, we propose an approach to ESL-RTL equivalence checking which can deal with all of these difficulties.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261172","Algorithms;ESL;Equivalence checking;Memory;Verification","Algorithm design and analysis;Clocks;Design automation;Design engineering;Embedded system;Hardware;Permission;Read-write memory;Registers;Timing","formal specification;memory architecture","formal equivalence checking;memory modeling;register transfer level memory;register transfer level model;single array;system-level language;system-level model;system-level specification","","0","","9","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Bisection Based Placement for the X Architecture","Ono, S.; Tilak, S.; Madden, P.H.","Dept. of Comput. Sci., SUNY, Binghamton, NY","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","153","158","Rising interconnect delay and power consumption have motivated the investigation of alternative integrated circuit routing architectures. In particular, the X architecture, which features preferred routing in diagonal directions, has gained a measure of industry support, and has even been validated at 65nm. While there has been extensive study of Manhattan design methods, there are markedly fewer published results for non-Manhattan design. To help fill this gap, we study a patented placement method for the X architecture; to our knowledge, there have been no prior published results for the method. Surprisingly, we find that the patented method in fact performs worse than traditional Manhattan methods - for both Manhattan and X routing metrics. We also present a theoretic formulation which explains why solution quality is degraded. Many groups in industry are evaluating the merits of non-Manhattan routing architectures. By providing concrete experimental results, we hope to improve the accuracy of these evaluations.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357978","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196024","","Concrete;Degradation;Delay;Design methodology;Energy consumption;Gain measurement;Integrated circuit interconnections;Integrated circuit measurements;Particle measurements;Routing","integrated circuit interconnections;integrated circuit layout;nanotechnology;network routing","X architecture;bisection based placement;integrated circuit routing architectures;nonManhattan routing architectures;patented placement method","","1","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Efficient Automata-Based Assertion-Checker Synthesis of SEREs for Hardware Emulation","Boule&#x0301;, M.; Zilic, Z.","McGill Univ., Montreal, Que.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","324","329","In this paper, we present a method for generating checker circuits from sequential-extended regular expressions (SEREs). Such sequences form the core of increasingly-used assertion-based verification (ABV) languages. A checker generator capable of transforming assertions into efficient circuits allows the adoption of ABV in hardware emulation. Towards that goal, we introduce the algorithms for sequence fusion and length matching intersection, two SERE operators that are not typically used over regular expressions. We also develop an algorithm for generating failure detection automata, a concept critical to extending regular expressions for ABV, as well as present our efficient symbol encoding. Experiments with complex sequences show that our tool outperforms the best known checker generator.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358006","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196052","","Automata;Circuit simulation;Circuit synthesis;Emulation;Encoding;Fusion power generation;Hardware design languages;Monitoring;Pattern matching;Specification languages","automata theory;formal verification;hardware description languages;logic design;sequential circuits","SERE operators;SEREs;assertion-based verification languages;automata-based assertion-checker synthesis;checker circuits;checker generator;failure detection automata;hardware emulation;length matching intersection;sequence fusion;sequential-extended regular expressions;symbol encoding","","4","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Model-based Programming Environment of Embedded Software for MPSoC","Soonhoi Ha","Sch. of Comput. Sci. & Eng., Seoul Nat. Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","330","335","A noble model-based programming environment of embedded software for MPSoC is proposed. By defining a common intermediate code (CIC), it separates modeling of the software and implementation optimized for target architecture. It also allows us to use diverse models for initial specification. Another feature is to provide multi-phase debugging capabilities: at the modeling stage, at the code generation stage, and at the simulation stage. Preliminary experiments with a Divx player confirm the feasibility and validity of the proposed technique.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358007","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196053","","Computer architecture;Embedded software;Hardware;Processor scheduling;Programming environments;Real time systems;Scheduling algorithm;Software debugging;Software design;Software performance","embedded systems;hardware-software codesign;logic design;multiprocessing systems;programming environments;system-on-chip","Divx player;code generation stage;common intermediate code;embedded software;model-based programming environment;multiphase debugging capabilities;multiprocessor system-on-chip","","6","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks","Tan Yan; Shuting Li; Takashima, Y.; Murata, H.","Graduate Sch. of Environ. Eng., Kitakyushu Univ., Fukuoka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","268","273","How to estimate the shortest routing length when certain blocks are considered as routing obstacles is becoming an essential problem for block placement because HPWL, is no longer valid in this case. Although this problem is well studied in computational geometry (Mitchell, 2000), the research results are neither well-known to the CAD community nor presented in a way easy for CAD researchers to ultilize their establishment. With the help of some recent notions in block placement, this paper interprets the research result in Atallah and Chen (1991) and de Rezende et al. (1985), which gives the best algorithm for this problem as we know, in a way more concise and more friendly to CAD researchers. Besides, we also tailor its algorithm to VLSI CAD application. As the result, we present a method that estimates the shortest obstacle-avoiding routing length in 0(M<sup>2</sup> + N) time for a placement with M blocks and N 2-pin nets.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357997","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196043","","Computational geometry;Design automation;Pins;Radio frequency;Routing;Statistical distributions;Timing;Very large scale integration;Wire","circuit layout CAD;computational complexity;integrated circuit interconnections","VLSI CAD;block placement;computational geometry;routing obstacles;shortest obstacle-avoiding routing length;shortest routing length;wire length estimation algorithms","","0","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Configurable AMBA On-Chip Real-Time Signal Tracer","Chung-Fu Kao; Chi-Hung Lin; Ing-Jer Huang","Dept. of Comput. Sci. & Eng., Nat. Sun Yat-Sen Univ., Kaohsiung","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","114","115","This paper purpose an embedded AMBA signal tracer for microprocessor-based SoC's. This tracer provides five trace resolution modes that can perform a cycle-accurate or a transaction-based trace collection in an unlimited time. Also this tracer is implemented in a Soft-IP style. It provides four parameters for tracing configuration. The experimental results show that the bus tracer can reach a good compression ratio of 96%.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357967","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196013","","Computer science;Debugging;Design methodology;Monitoring;Pins;Signal design;Signal processing;Signal resolution;Testing;Timing","automatic test equipment;integrated circuit testing;signal processing equipment;system-on-chip","configurable AMBA;embedded AMBA signal tracer;microprocessor-based SoC;on-chip real-time signal tracer;soft-IP style;tracing configuration;transaction-based trace collection","","0","","1","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Node Mergers in the Presence of Don't Cares","Plaza, S.M.; Kai-Hui Chang; Markov, I.L.; Bertacco, V.","Dept. of EECS, Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","414","419","SAT sweeping is the process of merging two or more functionally equivalent nodes in a circuit by selecting one of them to represent all the other equivalent nodes. This provides significant advantages in synthesis by reducing circuit size and provides additional flexibility in technology mapping, which could be crucial in post-synthesis optimizations. Furthermore, it is also critical in verification because it can reduce the complexity of the netlist to be analyzed in equivalence checking. Most algorithms available so far for this goal do not exploit observability don't cares (ODCs) for node merging since nodes equivalent up to ODCs do not form an equivalence relation. Although a few recently proposed solutions can exploit ODCs by overcoming this limitation, they constrain their analysis to just a few levels of surrounding logic to avoid prohibitive runtime. We develop an ODC-based node merging algorithm that performs efficient global ODC analysis (considering the entire netlist) through simulation and SAT. Our contributions which enable global ODC-based optimizations are: (1) a fast ODC-aware simulator and (2) an incremental verification strategy that limits computational complexity. In addition, our technique operates on arbitrarily mapped netlists, allowing for powerful post-synthesis optimizations. We show that global ODC analysis discovers on average 25% more (and up to 60%) node-merging opportunities than current state-of-the-art solutions based on local ODC analysis.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358021","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196067","","Algorithm design and analysis;Circuit synthesis;Computational modeling;Corporate acquisitions;Flexible printed circuits;Logic;Merging;Observability;Performance analysis;Runtime","equivalent circuits;logic design","ODC;SAT sweeping;computational complexity;incremental verification;node mergers;post synthesis optimizations","","16","1","17","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Deeper Bound in BMC by Combining Constant Propagation and Abstraction","Armoni, R.; Fix, L.; Fraer, R.; Heyman, T.; Vardi, M.; Vizel, Y.; Zbar, Y.","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","304","309","The most successful technologies for automatic verification of large industrial circuits are bounded model checking, abstraction, and iterative refinement. Previous work has demonstrated the ability to verify circuits with thousands of state elements achieving bounds of at most a couple of hundreds. In this paper we present several novel techniques for abstraction-based bounded model checking. Specifically, we introduce a constant-propagation technique to simplify the formulas submitted to the CNF SAT solver; we present a new proof-based iterative abstraction technique for bounded model checking; and we show how the two techniques can be combined. The experimental results demonstrate our ability to handle circuit with several thousands state elements reaching bounds nearing 1,000.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358003","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196049","","Algorithm design and analysis;Automatic logic units;Boolean functions;Costs;Coupling circuits;Data structures;Error correction;Iterative algorithms;Logic circuits;Refining","computability;formal verification;integrated circuit modelling;iterative methods;logic design","CNF SAT solver;abstraction-based bounded model checking;automatic verification;constant propagation;iterative refinement;large industrial circuits;proof-based iterative abstraction;state elements","","1","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Framework for the Validation of Processor Architecture Compliance","Adir, A.; Asaf, S.; Fournier, L.; Jaeger, I.; Peled, O.","IBM, Haifa","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","902","905","We present a framework for validating the compliance of a design with a given architecture. Our approach is centered on the concept of misinterpretations. These include missing behavior, wrong understanding of a behavior, or confusion with similar behavior described in the architecture or elsewhere. We formally capture the architecture behavior in the form of flowcharts and automatically derive a list of architecture misinterpretations from these flowcharts. These misinterpretations constitute the backbone of coverage models targeted by a suite of tests. The suite is automatically generated by a model-based test case generator. A compliance validation system based on these principles has been developed and used in two actual industrial processes of checking compliance with the PowerPC architecture.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261311","Compliance suite;Conformance;Experimentation;Processor verification;Standardization;Verification","Automatic testing;Computer bugs;Flowcharts;Logic design;Permission;Power system modeling;Process design;Spine;Standardization;System-on-a-chip","microprocessor chips","PowerPC architecture;compliance validation system;flowcharts;processor architecture","","1","","6","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Graph Reduction Approach to Symbolic Circuit Analysis","Guoyong Shi; Weiwei Chen; Shi, C.-J.R.","Sch. of Microelectron., Shanghai Jiao Tong Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","197","202","A new graph reduction approach to symbolic circuit analysis is developed in this paper. A Binary Decision Diagram (BDD) mechanism is formulated, together with a specially designed graph reduction process and a recursive sign determination algorithm. A symbolic analog circuit simulator is developed using a combination of these techniques. The simulator is able to analyze large analog circuits in the frequency domain. Experimental results are reported.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357985","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196031","","Algorithm design and analysis;Analog circuits;Analytical models;Binary decision diagrams;Boolean functions;Circuit analysis;Circuit simulation;Data structures;Frequency domain analysis;Process design","analogue circuits;circuit simulation;graph theory;symbol manipulation","binary decision diagram;graph reduction;recursive sign determination algorithm;symbolic analog circuit simulator;symbolic circuit analysis","","7","1","24","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction","Zhuo Feng; Peng Li; Yaping Zhan","Texas A & M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","244","249","The ability to account for the growing impacts of multiple process variations in modern technologies is becoming an integral part of nanometer VLSI design. Under the context of timing analysis, the need for combating process variations has sparkled a growing body of statistical static timing analysis (SSTA) techniques. While first-order SSTA techniques enjoy good runtime efficiency desired for tackling large industrial designs, more accurate second-order SSTA techniques have been proposed to improve the analysis accuracy, but at the cost of high computational complexity. Although many sources of variations may impact the circuit performance, considering a large number of inter-die and intra-die variations in the traditional SSTA analysis is very challenging. In this paper, we address the analysis complexity brought by high parameter dimensionality in static timing analysis and propose an accurate yet fast second-order SSTA algorithm based upon novel parameter dimension reduction. By developing reduced-rank regression based parameter reduction algorithms within block-based SSTA flow, we demonstrate that accurate second order SSTA analysis can be extended to a much higher parameter dimensionality than what is possible before. Our experimental results have shown that the proposed parameter reduction can achieve up to 10X parameter dimension reduction and lead to significantly improved second-order SSTA analysis under a large set of process variations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261180","Algorithms;Statistical timing;parameter dimension reduction;performance;process variation;verification","Algorithm design and analysis;Circuit analysis;Circuit optimization;Computational efficiency;Context modeling;Performance analysis;Principal component analysis;Robustness;Runtime;Timing","VLSI;computational complexity;network analysis;regression analysis","computational complexity;fast second-order statistical static timing analysis;nanometer VLSI design;parameter dimension reduction;parameter dimensionality;reduced-rank regression","","2","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast and Accurate OPC for Standard-Cell Layouts","Pawlowski, D.M.; Liang Deng; Wong, M.D.F.","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana-Champaign, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","7","12","Model based optical proximity correction (OPC) has become necessary at 90nm technology node and beyond. Cell-wise OPC is an attractive technique to reduce the mask data size as well as the prohibitive runtime of full-chip OPC. As feature dimensions have gotten smaller, the radius of influence for edge features has extended further into neighboring cells such that it is no longer sufficient to perform cellwise OPC independent of neighboring cells, especially for the critical layers. The methodology described in this work accounts for features in neighboring cells and allows a cellwise approach to be applied to cells with a printed gate length of 45nm with the projection that it can also be applied to future technology nodes. OPC-ready cells are generated at library creation (independent of placement) using a boundary-based technique. Each cell has a tractable number of OPC-ready versions due to an intelligent characterization of standard cell layout features. Total number of cells with boundaries in the OPC-ready library only increases linearly with the number of cells in the original library. Results are very promising: the average edge placement error (EPE) for all metal1 features in 100 layouts is 0.731nm which is less than 1 % of metal1 width, creating similar levels of lithographic accuracy while obviating any of the drawbacks inherent in layout specific full-chip model-based OPC. For even small circuits, there were runtime reductions of up to 100times and a potential 35times decrease in mask data size.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357784","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195988","","Computational modeling;Concurrent computing;Design methodology;Geometry;Integrated circuit modeling;Lighting;Lithography;Printing;Runtime library;Spine","design for manufacture;integrated circuit manufacture;nanotechnology;proximity effect (lithography)","45 nm;OPC-ready library;boundary-based technique;cell-wise OPC;edge placement error;intelligent characterization;optical proximity correction;reduced mask data size;runtime reductions;standard-cell layouts","","4","2","6","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion","Youngmin Kima; Petranovic, D.; Sylvester, D.","Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","456","461","Inserting metal fill to improve inter-level dielectric thickness planarity is an essential part of the modern design process. However, the inserted fill shapes impact the performance of signal interconnect by increasing capacitance. In this paper, we analyze and model the impact of the metal dummy on the signal capacitance with various parameters including their electrical characteristic, signal dimensions, and dummy shape and dimensions. Fill has differing impact on interconnects depending on whether the signal of interest is in the same layer as the fill or not. In particular intra-layer dummy has its greatest impact on coupling capacitance while inter-layer dummy has more impact on the ground capacitance component. Based on an analysis of fill impact on capacitance, we propose simple capacitance increment models (Cc for intra-layer dummy and Cg for inter-layer dummy). To consider the realistic case with both signals and metal fill in adjacent layers, we apply a weighting function approach in the ground capacitance model. We verify this model using simple test patterns and benchmark circuits and find that the models match well with field solver results (1.2% average error with much faster runtime than commercial extraction tools, the runtime overhead reduced by ~75% for all benchmark circuits).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358028","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196074","","Benchmark testing;Capacitance;Circuit testing;Dielectrics;Integrated circuit interconnections;Process design;Runtime;Semiconductor device modeling;Shape;Signal analysis","filler metals;integrated circuit interconnections","benchmark circuits;capacitance increment;dummy dimensions;dummy shape;electrical characteristic;inter level dielectric thickness planarity;metal dummy;metal fill insertion;signal capacitance;signal dimensions;simple test patterns;weighting function","","11","","22","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation","Jiayi Liu; Sheqin Dong; Yuchun Ma; Di Long; Xianlong Hong","DCST, Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","191","196","In the context of SOI, thermal constraint is more serious for analog devices. Besides the hot-spot effect, the temperature gradient on symmetrical devices may cause errors and even failures in the function. In order to handle these problems, this paper introduces an accurate thermal model into the placement process. Based on the geometric symmetry which is achieved with corner block list (CBL) for the first time, the thermal model helps to find the thermal-optimal placement. And the experimental results show this method is promising.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357984","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196030","","Circuits;Conducting materials;Electronic design automation and methodology;Frequency;Isothermal processes;Silicon on insulator technology;Solid modeling;Temperature;Thermal conductivity;Threshold voltage","analogue integrated circuits;circuit layout CAD;thermal analysis","analog layout;corner block list;geometric symmetry;hot-spot effect;placement process;symmetrical devices;temperature gradient;thermal constraint;thermal model;thermal-driven symmetry constraint;thermal-optimal placement","","9","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Single-Issue 1500MIPS Embedded DSP with Ultra Compact Codes","Li-Chun Lin; Shih-Hao Ou; Tay-Jyi Lin; Siang-Den Deng; Chih-Wei Liu","Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","110","111","The performance of single-issue RISC cores can be improved significantly with multi-issue architectures (i.e. superscalar or VLIW) by activating the parallel functional units concurrently. However, they suffer high complexity or huge code sizes. In this paper, we borrow some ideas from old vector machines and propose a novel DSP architecture with very compact codes. In our simulations, the DSP has comparable performance to a 5-issue VLIW core with identical computing resources. However, its code sizes are greatly reduced. The DSP core has been implemented in the TSMC 0.13 mum CMOS technology, where the operating frequency is 305MHz and the core size is 1.45 times 1.4 mm<sup>2</sup> including 12KB on-chip memory.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357965","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196011","","CMOS technology;Computer architecture;Digital signal processing;Embedded system;Energy consumption;Instruction sets;Logic design;Process design;Reduced instruction set computing;VLIW","CMOS digital integrated circuits;digital signal processing chips;memory architecture;reduced instruction set computing","0.13 micron;305 MHz;RISC cores;TSMC CMOS technology;VLIW core;embedded DSP;multiissue architectures;on-chip memory;ultra compact codes","","0","","4","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"On-The-Fly Resolve Trace Minimization","Shacham, O.; Yorav, K.","IBM, Haifa","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","594","599","The ability of modern SAT solvers to produce proofs of un- satisfiability for Boolean formulas has become a powerful tool for EDA applications. Proofs are generated from a resolve trace that captures information about the creation of all conflict clauses. Due to their sizes, resolve traces are kept in files. The sizes of these files makes the use of proofs of un- satisfiability impractical for industrial tools. Although only a small part of the resolve trace is eventually used, until now it was not known how to filter out unnecessary information. We propose a simple algorithm for on-the-fly resolve trace minimization in which we identify clauses that are guaranteed not to take part in the proof of unsatisfiability, and delete all of their associated information. This algorithm dramatically decreases the size of the resolve trace, to the point where it can be stored in the main memory. Our experiments reveal that the minimized trace is typically 3 to 6 times smaller. This makes the use of proofs of unsatisfiability and the computation of unsat cores more practical and will enable future applications to take advantage of it.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261252","SAT solvers;SAT-based verification;Verification;unsatisfiable core","Artificial intelligence;Electronic design automation and methodology;Formal verification;Information filtering;Information filters;Laboratories;Logic design;Minimization methods;Performance analysis;Permission","computability;formal verification;theorem proving","Boolean formula;SAT solver;on-the-fly resolve trace minimization;unsatisfiability","","1","","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses","Bu-Ching Lin; Geeng-Wei Lee; Juinn-Dar Huang; Jing-Yang Jou","Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","165","170","On an SoC bus, contentions occur while different IP cores request the bus access at the same time. Hence an arbiter is mandatory to deal with the contention issue on a shared bus system. In different applications, IPs may have real-time and/or bandwidth requirements. It is very difficult to design an arbitration algorithm to simultaneously meet these two requirements. In this paper, we propose an innovative arbitration algorithm, RB_lottery, to meet both of the requirements. It can provide not only the hard real-time guarantee but also the precise bandwidth controllability. The experimental results show that RBJottery outperforms several well-known existing arbitration algorithms.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357980","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196026","","Algorithm design and analysis;Bandwidth;Channel allocation;Clocks;Communication channels;Controllability;Delay;Intellectual property;Master-slave;Time division multiple access","system buses;system-on-chip","RB_lottery;arbiter;bandwidth control arbitration algorithm;bus access;hard real-time SoC buses;innovative arbitration algorithm;shared bus system","","4","1","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Flow Time Minimization under Energy Constraints","Jian-Jia Chen; Iwama, K.; Tei-Wei Kuo; Hseuh-I Lu","Dept. of Comput. Sci. & Inf. Eng., Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","866","871","Power-aware and energy-efficient designs play important roles for modern hardware and software designs, especially for embedded systems. This paper targets a scheduling problem on a processor with the capability of dynamic voltage scaling (DVS), which could reduce the power consumption by slowing down the processor speed. The objective of the targeting problem is to minimize the average flow time of a set of jobs under a given energy constraint, where the flow time of a job is defined as the interval length between the arrival and the completion of the job. We consider two types of processors, which have a continuous spectrum of the available speeds or have only a finite number of discrete speeds. Two algorithms are given: (1) An algorithm is proposed to derive optimal solutions for processors with a continuous spectrum of the available speeds. (2) A greedy algorithm is designed for the derivation of optimal solutions for processors with a finite number of discrete speeds. The proposed algorithms are extended to cope with jobs with different weights for the minimization of the average weighted flow time. The proposed algorithms are also evaluated with comparisons to schedules which execute jobs at a common effective speed.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358098","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196144","Dynamic voltage scaling;Energy-aware systems;Flow time minimization;Scheduling","Dynamic scheduling;Dynamic voltage scaling;Embedded system;Energy consumption;Energy efficiency;Greedy algorithms;Hardware;Processor scheduling;Software design;Voltage control","embedded systems;greedy algorithms;integrated circuit design;microprocessor chips;processor scheduling","dynamic voltage scaling;embedded systems;energy constraints;energy-efficient designs;flow time minimization;greedy algorithm;hardware designs;power consumption;power-aware designs;processor scheduling;software designs","","0","","26","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An Efficient Computation of Statistically Critical Sequential Paths Under Retiming","Ekpanyapong, M.; Xin Zhao; Sung Kyu Lim","Intel Corp., Folsom, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","547","552","In this paper we present the statistical retiming-based timing analysis (SRTA) algorithm. The goal is to compute the timing slack distribution for the nodes in the timing graph and identify the statistically critical paths under retiming, which are the paths with a high probability of becoming timing-critical after retiming. SRTA enables the designers to perform circuit optimization on these paths to reduce the probability of them becoming timing bottleneck if the circuit is retimed as a post-process. We provide a comparison among static timing analysis (=STA), statistical timing analysis (=SSTA), retiming-based timing analysis (=RTA), and our statistical retiming-based timing analysis (SRTA). Our results show that the placement optimization based on SRTA achieves the best performance results.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358043","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196089","","Algorithm design and analysis;Arithmetic;Circuit optimization;Delay effects;Distributed computing;Partitioning algorithms;Probability distribution;Random variables;Sequential circuits;Timing","circuit optimisation;graph theory;logic design;sequential circuits;statistical analysis","circuit optimization;probability;static timing analysis;statistical retiming-based timing analysis algorithm;statistically critical sequential paths;timing graph;timing slack distribution","","0","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Robust Analog Circuit Sizing Using Ellipsoid Method and Affine Arithmetic","Xuexin Liu; Wai-Shing Luk; Yu Song; Tang, P.; Xuan Zeng","Dept. of Microelectron., Fudan Univ., Shanghai","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","203","208","Analog circuit sizing under process/parameter variations is formulated as a mini-max geometric programming problem. To tackle such problem, we present a new method that combines the ellipsoid method and affine arithmetic. Affine arithmetic is not only used for keeping tracks of variations and correlations, but also helps to determine the sub-gradient at each iteration of the ellipsoid method. An example of designing a CMOS operational amplifier is given to demonstrate the effectiveness of the proposed method. Finally numerical results are verified by SPICE simulation.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357986","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196032","","Analog circuits;Arithmetic;Constraint optimization;Design optimization;Educational programs;Ellipsoids;Equations;Operational amplifiers;Robustness;Voltage","affine transforms;analogue integrated circuits;circuit CAD;convex programming;geometric programming;operational amplifiers","CMOS operational amplifier;SPICE simulation;affine arithmetic;analog circuit sizing;ellipsoid method;mini-max geometric programming problem","","0","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A 10Gbps/channel On-Chip Signaling Circuit with an Impedance-Unmatched CML Driver in 90nm CMOS Technology","Kuboki, T.; Tsuchiya, A.; Onodera, Hidetoshi","Dept. of Commun. & Comput. Eng., Kyoto Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","120","121","An on-chip signaling system consists of a CML driver, a differential transmission-line and a CML receiver is fabricated. We developed an impedance-unmatched driver for power reduction. The impedance-unmatched driver reduces the tail current of the CML buffer by tuning the load resistance. The designed circuit achieves 3mm, 10Gbps/channel on-chip signal transmission and the impedance-unmatched driver saves the energy per bit by 21% compared with a conventional impedance-matched driver.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357970","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196016","","CMOS technology;Communication system signaling;Driver circuits;Frequency;Impedance;Parasitic capacitance;Power dissipation;Signal design;Tail;Transmission lines","CMOS logic circuits;current-mode logic;driver circuits;integrated circuit interconnections","10 Gbit/s;90 nm;CML buffer;CML receiver;CMOS technology;differential transmission-line;impedance-unmatched CML driver;load resistance tuning;on-chip signaling circuit;power reduction","","3","1","5","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"IP Exchange: I'll Show You Mine if You Show Me Yours","Sarno, Lauren; Wilson, Ron; Soo-Kwan Eo; Lestringand, Laurent; Goodenough, J.; Stark, Guri; Leef, Serge; Witt, Dave","ARM, Cambridge, UK","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","990","991","Between concept and production, there are many points where hardware and software developers need to exchange requirements and intellectual property. What data models need to be provided in the future? Is the current data sufficient for users to integrate IP in their systems? Who should be defining the standards for IP models and EDA tools? Are the current standards sufficient to build SoCs and ensure users' success? This panel of IP and EDA vendors and end users will debate these issues.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261329","","Cities and towns;Data models;Electronic design automation and methodology;Graphics;Hardware;Instruments;Intellectual property;Permission;Production;Standardization","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Topology exploration for energy efficient intra-tile communication","Jin Guo; Papanikolaou, A.; Catthoor, F.","IMEC, Leuven","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","178","183","With technology nodes scaling down, the energy consumed by the on-chip intra-tile interconnects is beginning to have a significant impact on the total chip energy. The energy-optimal sectioned bus (ESB) template is an energy efficient architecture style for on-chip communication between components. To achieve minimum energy operation, the netlist topology of the ESB bus should however be optimized accordingly. In this paper we present a strategy for the definition of an energy optimal netlist for the ESB bus. An initial floorplanning stage provides information about the eventual lengths of the interconnect wires and a subsequent exploration step defines the optimal topology for the communication architecture. We motivate that a star topology generated using wire length prediction can be up to a factor 4 more energy efficient compared to standard linear bus topologies.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357982","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196028","","Communication networks;Design optimization;Energy consumption;Energy efficiency;Integrated circuit interconnections;Pins;Routing;Tiles;Topology;Wire","circuit layout CAD;integrated circuit interconnections;optimisation","communication architecture;energy efficient intra-tile communication;energy-optimal sectioned bus;on-chip intra-tile interconnects;optimal topology;star topology;topology exploration;wire length prediction","","2","","22","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels","Zhichun Wang; Xiaolue Lai; Roychowdhury, J.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","142","147","The PPV is a robust phase domain macromodel for oscillators. It has been proven to predict oscillators' responses correctly under small signal perturbations, and capture nonlinear phase effects such as injection locking/pulling. In this work, we present a novel approach to extend the PPV macromodel to handle variability in circuit parameters. We derive a modified PPV-based phase equation in which parameter variations are modelled as special inputs. An important feature of our technique is that it avoids PPV re-extraction, this resulting in great convenience and efficiency in its use for, e.g., Monte Carlo type simulations. Using LC and ring oscillators as examples, we demonstrate the capability of the proposed technique for capturing parameter variation effects in injection locking analysis. Simulation results show that our new approach accurately predicts the maximum locking range of oscillators with speedups of two orders of magnitude over direct simulation.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261160","Algorithms;PPV;Theory;Verification;injection locking;nonlinear macromodels;oscillator phase response;parameter variation","Circuit simulation;Computational modeling;Design automation;Digital systems;Fabrication;Injection-locked oscillators;Nonlinear equations;Permission;Predictive models;Voltage-controlled oscillators","Monte Carlo methods;circuit CAD;circuit analysis computing;oscillators","Monte Carlo type simulations;PV-PPV;injection locking;nonlinear phase effects;nonlinear time-shifted oscillator macromodels;parameter variability aware;phase domain macromodel;small signal perturbations","","0","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Corezilla: Build and Tame the Multicore Beast?","Sarno, Lauren; Hwu, Wen-mei W.; Lund, Craig; Levy, Markus; Larus, J.R.; Reinders, James; Cameron, Gordon; Lennard, Chris; Yoshimori, Takashi","ARM, Cambridge, UK","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","632","633","Are multi-core SoCs being held back by the lack of adequate system design and software development tools? Multi-cores supply the advantages of flexible software-defined architectures, but support for system optimization, integration and verification is lacking. Are we taking advantage of new compute density, application partitioning and parallelism? What is enabled with multi-core vs. multiprocessing? How do we accommodate symmetric and asymmetric multiprocessing? We need profiling tools, retained legacy code and a deep understanding of hardware / software interaction.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261259","","Application software;Computer architecture;Concurrent computing;Hardware;Multicore processing;Parallel processing;Parallel programming;Process design;Programming profession;Yarn","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Contents","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xxvii","xliv","Presents the table of contents of the proceedings.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357782","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195986","","Circuit testing;Clocks;Design for manufacture;Filling;Integrated circuit noise;Large scale integration;Low-noise amplifiers;Organizing;Radar;Switches","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Extraction of Statistical Timing Profiles Using Test Data","Ying-Yen Chen; Jing-Jia Liou","Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","509","514","Systematic variations with device parameters and critical dimensions are crucial information in achieving higher yields with semiconductor devices. In this paper, we propose a method to extract systematic variation models of segment delays based on the measured path delays of tested chips. First, we cluster chips according to the similarity of the path delay vectors. Then, for each cluster, a hierarchical variation model is built. The extracted models are closely related to the design and can have many potential applications for yield and quality enhancements.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261237","Algorithm;Performance;Reliability;Systematic process variation;chip clustering;model extraction;statistical timing profiles","Circuit testing;Data mining;Delay;Design methodology;Metrology;Semiconductor device measurement;Semiconductor device testing;Semiconductor devices;System testing;Timing","semiconductor device testing;statistical analysis","hierarchical variation model;measured path delays;path delay vectors;segment delays;semiconductor devices;statistical timing profiles;systematic variation models;test data","","1","","27","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Structured Placement with Topological Regularity Evaluation","Nakatake, S.","Dept. of Inf. & Media Sci., Kitakyushu Univ., Fukuoka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","215","220","This paper introduces a new concept of floorplanning and block placement, called structured placement. Regularity is a key criterion of structured placement so that placement can make progress beyond constraint-driven approaches. This paper formulates the topological regularity that is extractable from a sequence-pair. Regular structures like arrays and rows are defined on a single-sequence that is a kind of standard representation of a sequence-pair. We extract regular structures from a single-sequence in 0(n), and then evaluate the structures by quantifying the regularity as an objective function. Besides, we propose a new simulated annealing (SA) framework, called dual SA, where we convey a constructive feature to an SA framework, so that it attains a placement balancing the size of regular structures against the area efficiency. In experiments, we apply our structured placement to analog block designs, and reveal the definite advantage that our placements contain many regular structures such as rows and arrays without increasing the chip area and the wire length, compared to the existing placement.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357988","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196034","","Circuit optimization;Degradation;Humans;Signal design;Simulated annealing;Stochastic processes;Stochastic systems;Temperature;Topology;Wire","analogue circuits;circuit layout CAD;integrated circuit layout;simulated annealing","analog block designs;block placement;floorplanning;placement balancing;simulated annealing;structured placement;topological regularity evaluation","","2","1","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Trace Compaction using SAT-based Reachability Analysis","Safarpour, S.; Veneris, A.; Mangassarian, H.","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","932","937","In today's designs, when functional verification fails, engineers perform debugging using the provided error traces. Reducing the length of error traces can help the debugging task by decreasing the number of variables and clock cycles that must be considered. We propose a novel trace length compaction approach based on SAT-based reachability analysis. We develop procedures and algorithms using pre-image computation to efficiently traverse the state space and reduce the trace lengths. We further introduce a data structure used to store the visited states which is critical to the performance of the proposed approach. Experiments demonstrate the effectiveness of the reachability approach as approximately 75% of the traces are reduced by one or two orders of magnitudes.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358109","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196155","","Boolean functions;Circuit simulation;Clocks;Compaction;Computer errors;Data structures;Debugging;Design engineering;Reachability analysis;Very large scale integration","computability;data structures;program debugging;reachability analysis","SAT-based reachability analysis;data structure;debugging task;trace length compaction approach","","4","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control","Viswanathan, N.; Min Pan; Chu, C.","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","135","140","In this paper, we present FastPlace 3.0 - an efficient and scalable multilevel quadratic placement algorithm for large-scale mixed-size designs. The main contributions of our work are: (1) A multilevel global placement framework, by incorporating a two-level clustering scheme within the flat analytical placer FastPlace (Viswanathan and Chu, 2005) and Viswanathan et al., 2006), (2) An efficient and improved iterative local refinement technique that can handle placement blockages and placement congestion constraints. (3) A congestion aware standard-cell legalization technique in the presence of blockages. On the ISPD-2005 placement benchmarks (Nam et al., 2005), our algorithm is 5.12times, 11.52times and 16.92times faster than mPL6, Capo10.2 and APlace2.0 respectively. In terms of wirelength, we are on average, 2% higher as compared to mPL6 and 9% and 3% better as compared to Capo10.2 and APlace2.0 respectively. We also achieve competitive results compared to a number of academic placers on the placement congestion constrained ISPD-2006 placement benchmarks (Nam, 2006).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357975","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196021","","Algorithm design and analysis;Analytical models;Circuit synthesis;Clustering algorithms;Iterative algorithms;Large-scale systems;Partitioning algorithms;Routing;Scalability;Timing","circuit layout CAD;mixed analogue-digital integrated circuits;pattern clustering;quadratic programming","FastPlace 3.0;iterative local refinement;large-scale mixed-size designs;legalization technique;multilevel global placement framework;multilevel quadratic placement algorithm;placement blockages;placement congestion constraints;placement congestion control;two-level clustering scheme","","43","","29","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources","Lerong Cheng; Jinjun Xiong; Lei He","Univ. of California Los Angeles, Los Angeles","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","250","255","Existing statistical static timing analysis (SSTA) techniques suffer from limited modeling capability by using a linear delay model with Gaussian distribution, or have scalability problems due to expensive operations involved to handle non-Gaussian variation sources or non-linear delays. To overcome these limitations, we propose a novel SSTA technique to handle both nonlinear delay dependency and non- Gaussian variation sources simultaneously. We develop efficient algorithms to perform all statistical atomic operations (such as max and add) efficiently via either closed- form formulas or one-dimensional lookup tables. The resulting timing quantity provably preserves the correlation with variation sources to the third-order. We prove that the complexity of our algorithm is linear in both variation sources and circuit sizes, hence our algorithm scales well for large designs. Compared to Monte Carlo simulation for non-Gaussian variation sources and nonlinear delay models, our approach predicts all timing characteristics of circuit delay with less than 2% error.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261181","Algorithms;Non-Gaussian;Non-linear delay;Statistical timing;Verification","Algorithm design and analysis;CMOS technology;Circuits;Delay effects;Delay lines;Gaussian distribution;Independent component analysis;Permission;Random variables;Timing","Gaussian distribution;circuit complexity;integrated circuit design;network analysis;statistical analysis;timing","1D lookup tables;Gaussian distribution;algorithm complexity;circuit delay;closed form formulas;large designs;linear delay model;nonGaussian variation sources;nonlinear delay dependency;nonlinear statistical static timing analysis;scalability problems;statistical atomic operations","","3","2","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"On Resolution Proofs for Combinational Equivalence","Chatterjee, S.; Mishchenko, A.; Brayton, R.; Kuehlmann, A.","Univ. of California at Berkeley, Berkeley","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","600","605","Modern combinational equivalence checking (CEC) engines are complicated programs which are difficult to verify. In this paper we show how a modern CEC engine can be modified to produce a proof of equivalence when it proves a miter unsatisfiable. If the CEC engine formulates the problem as a single SAT instance (call this naive), one can use the resolution proof of unsatisfiability as a proof of equivalence. However, a modern CEC engine does not directly invoke a SAT solver for the whole miter, but instead uses a variety of techniques such as structural hashing, detection of intermediate functional equivalences, and circuit re-writing to first simplify the problem. We show that in spite of using these simplification techniques, a CEC engine can be modified to generate a single (extended) resolution proof for the whole miter just as in the naive case. The benefit of having a single proof is that the proof verification program remains extremely simple, and its correctness is much easier to establish than that of the CEC engine.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261253","Algorithms;Theory;Verification;equivalence checking;resolution proofs;transformation-based verification","Algorithm design and analysis;Circuits;Engines;Logic design;Permission","computability;equivalence classes;program verification;rewriting systems;theorem proving","SAT solver;circuit re-writing;combinational equivalence checking engines;intermediate functional equivalences;proof verification program;resolution proofs;unsatisfiability","","1","","17","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Micro-architecture Pipelining Optimization with Throughput-Aware Floorplanning","Yuchun Ma; Zhuoyuan Li; Cong, J.; Xianlong Hong; Reinman, G.; Sheqin Dong; Qiang Zhou","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beiijng","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","920","925","For modern processor designs in nanometer technologies, both block and interconnect pipelining are needed to achieve multi-gigahertz clock frequency, but previous approaches consider block pipelining and interconnect pipelining separately. For example, all recent works on wire pipelining assume pre-pipelined components and consider only inserting pipeline stages on point-to-point wire or bus connections. To the best of our knowledge, this paper is the first that considers block pipelining and interconnect pipelining simultaneously. We optimize multiple critical paths or loops in the micro-architecture and insert the pipelines stages optimally in the blocks and wires of these loops to meet the clock frequency requirement. We propose two approaches to this problem. The first approach is based on mixed integer linear programming (MILP) which is theoretically guaranteed to produce the optimal solution, and the second one is an efficient graph-based algorithm that produces near-optimal solutions. Experimental results show that simultaneous block and interconnect pipelining leads to more than 20% improvement over wire-pipelining alone on the overall processor performance. Moreover, the graph-based approach gives solutions very close to the MILP results ( 2% more than MILP results on average) but in a much shorter runtime.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358107","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196153","","Clocks;Computer science;Delay;Design optimization;Flip-flops;Frequency;Pipeline processing;Table lookup;Throughput;Wire","circuit optimisation;graph theory;integer programming;integrated circuit interconnections;integrated circuit layout;linear programming;pipeline processing","block pipelining;graph-based algorithm;graph-based approach;interconnect pipelining;microarchitecture pipelining optimization;mixed integer linear programming;throughput-aware floorplanning;wire pipelining","","4","","24","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Implementation of a Standby-Power-Free CAM Based on Complementary Ferroelectric-Capacitor Logic","Matsunaga, S.; Hanyu, T.; Kimura, H.; Nakamura, T.; Takasu, H.","Res. Inst. of Electr. Commun., Tohoku Univ., Sendai","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","116","117","A complementary ferroelectric-capacitor (CFC) logic-circuit style is proposed for a compact and standby-power-free content-addressable memory (CAM). Since the use of the CFC logic circuit in designing a CAM cell makes it possible to merge both logic and non-volatile storage elements into serially connected ferroelectric capacitors, the CAM becomes compact. The standby power of the CAM is completely eliminated because the supply voltage can be cut off with maintaining stored data in the CAM. The test chip is fabricated by using 0.35-mum ferroelectric CMOS, and the basic behavior can be also measured.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357968","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196014","","CADCAM;CMOS logic circuits;Capacitors;Computer aided manufacturing;Ferroelectric materials;Logic circuits;Logic design;Nonvolatile memory;Testing;Voltage","CMOS logic circuits;CMOS memory circuits;content-addressable storage;ferroelectric capacitors","0.35 micron;CFC logic circuit;complementary ferroelectric-capacitor logic;content-addressable memory;ferroelectric CMOS;nonvolatile storage;standby-power-free CAM","","0","","2","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Stochastic Sparse-grid Collocation Algorithm (SSCA) for Periodic Steady-State Analysis of Nonlinear System with Process Variations","Jun Tao; Xuan Zeng; Wei Cai; Yangfeng Su; Dian Zhou; Chiang, C.","Dept.of Microelectron., Fudan Univ., Shanghai","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","474","479","In this paper, stochastic collocation algorithm combined with sparse grid technique (SSCA) is proposed to deal with the periodic steady-state analysis for nonlinear systems with process variations. Compared to the existing approaches, SSCA has several considerable merits. Firstly, compared with the moment-matching parameterized model order reduction (PMOR), which equally treats the circuit response on process variables and frequency parameter by Taylor approximation, SSCA employs homogeneous chaos to capture the impact of process variations with exponential convergence rate and adopts Fourier series or wavelet bases to model the steady-state behavior in time domain. Secondly, contrary to stochastic Galerkin algorithm (SGA), which is efficient for stochastic linear system analysis, the complexity of SSCA is much smaller than that of SGA for nonlinear case. Thirdly, different from efficient collocation method, the heuristic approach which may results in ""rank deficient problem"" and ""Runge phenomenon"", sparse grid technique is developed to select the collocation points in SSCA in order to reduce the complexity while guaranteing the approximation accuracy. Furthermore, though SSCA is proposed for the stochastic nonlinear steady-state analysis, it can be applied for any other kinds of nonlinear system simulation with process variations, such as transient analysis, etc.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358031","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196077","","Algorithm design and analysis;Chaos;Circuits;Convergence;Fourier series;Frequency;Nonlinear systems;Steady-state;Stochastic systems;Wavelet domain","approximation theory;nonlinear network analysis;stochastic processes","PMOR;SSCA;Taylor approximation;homogeneous chaos;moment matching;nonlinear system;parameterized model order reduction;periodic steady state analysis;process variations;stochastic collocation algorithm;stochastic sparse grid collocation algorithm","","8","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Formal Techniques for SystemC Verification; Position Paper","Vardi, M.Y.","Rice Univ., Houston","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","188","192","SystemC has emerged lately as a de facto, open, industry standard modeling language, enabling a wide range of modeling levels, from RTL to system level. Its increasing acceptance is driven by the increasing complexity of designs, pushing designers to higher and higher levels of abstractions. While a major goal of SystemC is to enable verification at higher level of abstraction, enabling early exploration of system-level designs, the focus so far has been on traditional dynamic validation techniques. It is fair to see that the development of formal-verification techniques for SystemC models is at its infancy. In spite of intensive recent activity in the development of formal-verification techniques for software, extending such techniques to SystemC is a formidable challenge. The difficulty stems from both the object-oriented nature of SystemC, which is fundamental to its modeling philosophy, and its sophisticated event-driven simulation semantics. In this position paper we discuss what is needed to develop formal techniques for SystemC verification, augmenting dynamic validation techniques. By formal techniques we refer here to a range of techniques, including assertion-based dynamic validation, symbolic simulation, formal test generation, explicit-state model checking, and symbolic model checking.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261169","Formal Verification;High-Level Model;Verification","Computational modeling;Computer bugs;Design engineering;Discrete event simulation;Distributed computing;Hardware;Object oriented modeling;Permission;System-level design;Testing","C language;formal verification","SystemC verification;assertion-based dynamic validation;explicit-state model checking;formal test generation;formal-verification techniques;symbolic model checking;symbolic simulation;system-level designs","","0","1","36","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications","Zhenyu Liu; Arslan, T.; Erdogan, A.T.","Sch. of Eng. & Electron., Edinburgh Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","908","913","The use of reconfigurable cores in system on chip (SoC) designs is increasingly becoming a trend. Such cores are being used for their flexibility, powerful functionality and low power consumption. Distributed arithmetic (DA) is a powerful algorithm widely used in many fields of multimedia for its efficiency. This paper presents a novel reconfigurable adder-based architecture for DA to realize the inner product which is the key computation in many digital signal processing applications. 1D DCT is mapped onto the architecture. Compared with some existing ASIC designs, the new architecture achieves good performance in area, speed and power.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358105","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196151","","Arithmetic;Computer architecture;Design engineering;Discrete Fourier transforms;Discrete cosine transforms;Electronic mail;Hardware;Power engineering and energy;Read only memory;Signal processing algorithms","adders;digital signal processing chips;discrete cosine transforms;distributed arithmetic;multimedia systems;reconfigurable architectures","1D DCT;ASIC designs;digital signal processing;distributed arithmetic architecture;multimedia applications;reconfigurable adder-based architecture;reconfigurable architecture","","2","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"DDBDD: Delay-Driven BDD Synthesis for FPGAs","Lei Cheng; Deming Chen; Wong, M.D.F.","Univ. of Illinois, Urbana","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","910","915","In this paper, we target FPGA performance optimization using a novel BDD (binary decision graph)-based synthesis approach. Most of previous works have focused on BDD size reduction during logic synthesis. In this work, we concentrate on delay reduction and conclude that there is a large optimization margin through BDD synthesis for FPGA performance optimization. Our contributions are threefold: (1) we propose a gain-based clustering and partial collapsing algorithm to prepare the initial design for BDD synthesis for better delay; (2) we use a technique named linear expansion for BDD decomposition, which in turn enables a dynamic programming algorithm to efficiently search through the optimization space for the BDD of each node in the clustered circuit; (3) we consider special decomposition scenarios coupled with linear expansion for further improvement on quality of results. Experimental results show that we can achieve a 95% gain in terms of network depths, and a 20% gain in terms of routed delay, with a 22% area overhead on average compared to a previous state-of-art BDD-based FPGA synthesis tool, BDS-pga.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261313","Algorithm;FPGA technology mapping;Performance;binary decision diagrams;linear expansion","Algorithm design and analysis;Binary decision diagrams;Circuit synthesis;Clustering algorithms;Delay;Dynamic programming;Field programmable gate arrays;Heuristic algorithms;Logic;Optimization","binary decision diagrams;dynamic programming;field programmable gate arrays","BDD decomposition;FPGA;delay-driven BDD synthesis;dynamic programming algorithm;gain-based clustering;partial collapsing algorithm","","1","","20","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Systematic Scan Reconfiguration","Al-Yamani, A.A.; Devta-Prasanna, N.; Gunda, A.","Comput. Eng., KFUPM, Dhahran","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","738","743","We present a new test data compression technique that achieves 10times to 40times compression ratios without requiring any information from the ATPG tool about the unspecified bits. The technique is applied to both single-stuck as well as transition fault test sets. The technique allows aggressive parallelization of scan chains leading to similar reduction in test time. It also reduces tester pins requirements by similar ratios. The technique is implemented using a hardware overhead of a few gates per scan chain.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358075","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196121","","Automatic test pattern generation;Circuit testing;Clocks;Costs;Design for testability;Energy consumption;Flip-flops;Hardware;Instruction sets;Pins","boundary scan testing;data compression;fault diagnosis;integrated circuit testing;logic testing","scan chains;single-stuck fault test sets;systematic scan reconfiguration;test data compression technique;transition fault test sets","","0","","22","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis","Ramalingam, A.; Singh, A.K.; Nassif, S.R.; Orshansky, M.","Univ. of Texas, Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","148","153","It is known that ramp-based models are not sufficient for accurate timing modeling. In this paper, we develop a technique that accurately models the waveforms, and also allows a flexible trade-off of accuracy vs. computational and representational cost. The technique is based on singular value decomposition (SVD) and it naturally leads to a more general gate delay model which can be applied in any timing analysis engine with minor modifications. We demonstrate its application in timing analysis by propagating a waveform along a path. When compared with Spice, the proposed model shows good accuracy.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261161","Algorithms;Performance;SVD;Timing Analysis;Waveform modeling","Algorithm design and analysis;Least squares approximation;Performance analysis;Permission;Principal component analysis;Propagation delay;Shape;Singular value decomposition;Timing;Weibull distribution","delays;integrated circuit modelling;logic gates;singular value decomposition;timing;waveform analysis","gate delay model;ramp-based model;singular value decomposition;timing analysis;timing modeling;waveform modeling;waveform propagation","","0","1","19","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations","Srivastava, S.; Roychowdhury, J.","Univ. of Minnesota, Minneapolis","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","136","141","Interdependent characterization of latch setup/hold times is a core component of techniques for pessimism reduction via Setup/Hold Interdependence Aware Static Timing Analysis (SHIA-STA) [1], [2]. We present an efficient and novel method for such characterization, by formulating the interdependent setup-hold time problem as an underdetermined nonlinear equation h(zeta<sub>s</sub>,zeta<sub>h</sub>) = 0, which we derive from the latch's state-transition function. We solve this equation numerically using a Moore-Penrose Newton method. Further, we use null-space information from the Newton's Jacobian matrix to efficiently find constant-clock-to-Q contours (in the setup/hold time plane), via an Euler-Newton curve tracing procedure. We validate the method on TSPC and C<sup>2</sup>MOS registers, obtaining speedups of more than 20 x over prior approaches while achieving superior accuracy. This speedup increases linearly with the precision with which curve tracing is desired. In view of the importance and large computational expense of latch characterization in industry today, the new technique represents a significant enabling technology for dramatically speeding up industrial timing closure flows.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261159","Algorithms;Characterization;Euler-Newton;Hold time;Interdependence;Setup time","Algorithm design and analysis;Clocks;Computational modeling;Computer industry;Delay;Integrated circuit technology;Latches;Nonlinear equations;Registers;Timing","CMOS integrated circuits;Newton method;nonlinear equations","Euler-Newton curve tracing;Moore-Penrose Newton method;nonlinear equation;pessimism reduction;setup-hold interdependence aware static timing analysis;state-transition equations","","2","2","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits","Xin Li; Pileggi, L.T.","Carnegie Mellon Univ., Pittsburgh","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","928","933","In this paper we propose an efficient numerical algorithm to estimate the parametric yield of analog/RF circuits with consideration of large-scale process variations. Unlike many traditional approaches that assume Normal performance distributions, the proposed approach is especially developed to handle multiple correlated non-Normal performance distributions, thereby providing better accuracy than other traditional techniques. Starting from a set of quadratic performance models, the proposed parametric yield extraction conceptually maps multiple correlated performance constraints to a single auxiliary constraint using a MAX(ldr) operator. As such, the parametric yield is uniquely determined by the probability distribution of the auxiliary constraint and, therefore, can be easily computed. In addition, a novel second-order statistical Taylor expansion is proposed for an analytical MAX(ldr) approximation, facilitating fast yield estimation. Our numerical examples in a commercial BiCMOS process demonstrate that the proposed algorithm provides 2~3times error reduction compared with a Normal- distribution-based method, while achieving orders of magnitude more efficiency than the Monte Carlo analysis with 10<sup>4</sup> samples.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261316","Algorithms;Analog/RF Circuits;Parametric Yield","Algorithm design and analysis;BiCMOS integrated circuits;Costs;Large-scale systems;Linear approximation;Monte Carlo methods;Permission;Radio frequency;Response surface methodology;Yield estimation","Monte Carlo methods;analogue integrated circuits;circuit optimisation;correlation methods;numerical analysis;radiofrequency integrated circuits;statistical distributions","MAX(ldr) operator;Monte Carlo analysis;analog-RF circuits;multiple correlated nonnormal performance distributions;parametric yield extraction;probability distribution;second-order statistical Taylor expansion","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"[Front cover]","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","C1","C1","The following topics are dealt with: EDA; DFM; system-on chip design; circuit simulation; optimization tool; RF CMOS IC; placement algorithm; integrated circuit interconnection; analogue circuit CAD; nanometer technologies; video decoder; low-power design and logic design.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357766","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195970","","","CMOS integrated circuits;analogue circuits;circuit simulation;design for manufacture;electronic design automation;integrated circuit interconnections;logic design;low-power electronics;nanotechnology;optimisation;radiofrequency integrated circuits;video coding","DFM;EDA;RF CMOS IC;analogue circuit CAD;circuit simulation;integrated circuit interconnection;logic design;low-power design;nanometer technologies;optimization tool;placement algorithm;system-on chip;video decoder","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"FastRoute 2.0: A High-quality and Efficient Global Router","Min Pan; Chu, C.","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","250","255","Because of the increasing dominance of interconnect issues in advanced IC technology, it is desirable to incorporate global routing into early design stages to get accurate interconnect information. Hence, high-quality and fast global routers are in great demand. In this paper, we propose two major techniques to improve the extremely fast global router, FastRoute (Pan and Chu, 2006) in terms of solution quality : (1) monotonic routing, (2) multi-source multi-sink maze routing. The new router is called FastRoute 2.0. Experimental results show that FastRoute 2.0 can generate high-quality routing solutions with fast runtime compared with three state-of-the-art academic global routers FastRoute, Labyrinth (Kastner et al., 2000) and Chi Dispersion router (Hadsell and Madden, 2003). On the set of benchmarks used in Pan and Chu, 2006 and Hadsell and Madden (2003), the total overflow of FastRoute 2.0 is 98, compared to 1012 (FastRoute), 2846 (Labyrinth) and 1271 (Chi Dispersion Router). The runtime of FastRoute 2.0 is 73% slower than FastRoute, but 78times and 37times faster than Labyrinth and Chi Dispersion router. The promising results make it possible to integrate global routing into early design stages. This could dramatically improve the design solution quality.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357994","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196040","","Clocks;Delay estimation;Integrated circuit interconnections;Routing;Runtime;Timing;Topology;Very large scale integration;White spaces;Wire","circuit CAD;integrated circuit design;integrated circuit interconnections","FastRoute 2.0;advanced IC technology;design solution quality;extremely fast global router;high-quality routing solutions;monotonic routing;multisource multisink maze routing","","38","1","19","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A High-Throughput Low-Power AES Cipher for Network Applications","Shin-Yi Lin; Chih-Tsun Huang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","595","600","We propose a full-featured high-throughput low-power AES cipher which is suitable for widespread network applications. Different modes of operation are implemented, i.e., the ECB, CBC, CTR and CCM modes. Our cipher utilizes a cost-efficient two-stage pipeline for the CCM mode by a single datapath. With the design-for-test circuitry, the maximum throughput is 4.27 Gbps using a 0.13mum CMOS technology with a 333MHz clock rate. The hardware cost is 86.2K gates with the power of 40.9mW.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358051","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196097","","Application software;CMOS technology;Circuits;Cryptography;Data security;Hardware;Inverters;Pipelines;Table lookup;Throughput","CMOS integrated circuits;cryptography;design for testability;integrated circuit design;low-power electronics","0.13 micron;333 MHz;4.27 Gbits/s;40.9 mW;CCM mode;CMOS technology;design-for-test circuitry;low-power AES cipher;network applications;two-stage pipeline","","6","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach","Le Kang; Yici Cai; Yi Zou; Jin Shi; Xianlong Hong; Tan, S.X.","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","751","756","This paper proposes a fast and practical decoupling capacitor (decap) budgeting algorithm to optimize the power ground (P/G) network design. The new method adopts a modified random walk process to partition the circuit. Then, by utilizing the isolation property of decaps, this new method avoids solving the large nonlinear programming problem in traditional decap optimization process. Also, this method integrates leakage currents optimization algorithm using a refined leakage model. Experimental results demonstrate that our proposed method achieves approximate a 10times speed up over the heuristic method based on sensitivity and only about 6% decap area deviation from the optimal budget using the programming method.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358079","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196125","","Circuit simulation;Computer science;Isolation technology;Noise robustness;Optimization methods;Partitioning algorithms;Power capacitors;Power system reliability;Voltage fluctuations;Wire","circuit optimisation;integrated circuit design;leakage currents;logic partitioning;random processes","decap budgeting algorithm;decap optimization process;decoupling capacitor budgeting algorithm;heuristic method;isolation property;leakage currents optimization algorithm;power ground network design;programming method;random walk approach;refined leakage model","","2","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Thermal-Aware 3D IC Placement Via Transformation","Cong, J.; Guojie Luo; Jie Wei; Yan Zhang","Dept. of Comput. Sci., California Univ., Los Angeles, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","780","785","3D IC technologies can help to improve circuit performance and lower power consumption by reducing wirelength. Also, 3D IC technology can be used to realize heterogeneous system-on-chip design, by integrating different modules together with less interference with each other. In this paper, we propose a novel thermal-aware 3D cell placement approach, named T3Place, based on transforming a 2D placement with good wirelength to a 3D placement, with the objectives of half-perimeter wirelength, through-the-silicon (TS) via number and temperature. T3Place is composed of two steps, transformation from a 2D placement to a 3D placement and the refinement of the resulting 3D placement. We proposed and compared several different transformation techniques, including local stacking transformation (LST), folding-2, folding-4 and window-based stacking/folding transformation, and concluded that (i) LST can generate 3D placements with the least wirelength, (ii) the folding-based transformations result in 3D placements with the fewest TS vias, and (iii) the window-based stacking/folding transformations provide good TS via number and wirelength tradeoffs. For example, with four device layers, LST can reduce the wirelength by over 2times compared to the initial 2D placement, while window-based stacking/folding can provide over 10times variation in terms of the TS via number, thus adaptive to different manufacturing ability for TS via density. Moreover, we proposed a novel relaxed conflict-net (RCN) graph-based layer assignment method to further refine the 3D placements. Compared to LST results, thermal-aware RCN graph-based layer assignment algorithm (r = 10%) can further reduce the maximum on-chip temperature by 37%, with only 6% TS via number increase and 8% wirelength increase.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358084","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196130","","Energy consumption;Fabrication;Integrated circuit interconnections;Packaging;Radio frequency;Stacking;System-on-a-chip;Temperature;Thermal conductivity;Three-dimensional integrated circuits","integrated circuit design;integrated circuit interconnections;power consumption;system-on-chip","2D placement;T3Place;folding-2;folding-4;local stacking transformation;power consumption;relaxed conflict-net graph-based layer assignment method;system-on-chip design;thermal-aware 3D IC placement;window-based stacking/folding transformation;wirelength reduction","","48","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods","Dabas, S.; Ning Dong; Roychowdhury, J.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","361","366","We present a fundamentally new approach, ADME, for extracting highly accurate delay models of a wide variety of digital gates. The technique is based on trajectory-piecewise automated nonlinear macromodelling methods adapted from the mixed-signal/RF domain. Advantages over prior current-source models include rapid automated extraction from SPICE-level netlists, transparent retargetability to different design styles and technologies, and the ability to correctly and holistically account for complex input waveform shapes, nonlinear and linear loading, multiple input switching, effects of internal state, multiple I/Os, supply droop and substrate interference. We validate ADME on a variety of digital gates, including multi-input NAND, NOR, XOR gates, a full adder, a multilevel cascade of gates and a sequential latch. Our results confirm excellent model accuracy at the detailed waveform level and testify to the promise of ADME for sustainable gate delay modelling at nanoscale technologies.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358012","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196058","","Delay effects;Instruments;Integrated circuit interconnections;Interference;Latches;Operational amplifiers;Propagation delay;Radio frequency;Shape;Timing","flip-flops;integrated circuit modelling;logic design;logic gates;sequential circuits","NAND gates;NOR gates;SPICE-level netlists;XOR gates;accurate delay/timing macromodels;current-source models;digital gates;full adder;gate delay modelling;latches;mixed-signal/RF domain;sequential latch;trajectory-piecewise automated nonlinear macromodelling methods;transparent retargetability","","2","1","24","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware","Hase, M.; Akie, K.; Nobori, M.; Matsumoto, K.","Dept. of Syst. Design 3, Renesas Technol. Corp., Tokyo","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","637","643","This paper covers a multi-functional hardware intellectual property (IP) for the encoding and decoding of digital moving pictures with low power consumption. The IP is mainly intended for mobile products such as cellular phones, digital still cameras (DSCs), and digital video cameras (DVCs). It includes VC-1 functionality for Internet content plus AVC (H.264) functionality for digital television broadcasting and MPEG-4 functionality for TV telephony, and is capable of processing D1-sized moving pictures (720 pixels by 480 lines) in real time at an operating frequency of 54 MHz. In addition, original algorithms employed in the IP reduce power consumption by up to 22%.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358058","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196104","","Automatic voltage control;Cellular phones;Decoding;Digital cameras;Encoding;Energy consumption;Hardware;Intellectual property;Internet;MPEG 4 Standard","logic design;low-power electronics;real-time systems;video codecs;video coding","54 MHz;AVC functionality;Internet content;MPEG-4 functionality;TV telephony;VC-1 functionality;decoding;digital moving pictures;digital television broadcasting;encoding;mobile products;multifunctional hardware intellectual property;real-time VC-1/H.264/MPEG-4 video processing hardware","","4","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Flow-Through-Queue based Power Management for Gigabit Ethernet Controller","Hwisung Jung; Hwang, A.; Pedram, M.","Dept. of Electr. Eng., Southern California Univ., Los Angeles, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","571","576","This paper presents a novel architectural mechanism and a power management structure for the design of an energy-efficient gigabit Ethernet controller. Key characteristics of such a controller are low-latency and high-bandwidth required to meet the pressing demands of extremely high frame and control data, which in turn cause difficulties in managing power dissipation. We propose a flow-through-queue (FTQ) based power management method, which allows some of the tasks involved in processing the frame data to be offloaded. This in turn enables utilization of multiple clock rates and multiple voltages for different cores inside the Ethernet controller. A modeling approach based on semi-Markov decision process (SMDP) and queuing models is employed, which allow one to apply mathematical programming formulations for energy optimization under performance constraints. The proposed gigabit Ethernet controller is designed with a 130nm CMOS technology that includes both high and low threshold voltages. Experimental results show that the proposed power optimization method can achieve system-wide energy savings under tighter performance constraints.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358047","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196093","","CMOS technology;Clocks;Energy efficiency;Energy management;Ethernet networks;Mathematical model;Power dissipation;Pressing;Semiconductor device modeling;Voltage control","CMOS integrated circuits;Markov processes;integrated circuit design;local area networks;mathematical programming","130 nm;CMOS technology;energy optimization;flow-through-queue;gigabit Ethernet controller;mathematical programming formulations;power dissipation management;power management;queuing models;semi-Markov decision process","","0","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Efficient BMC for Multi-Clock Systems with Clocked Specifications","Ganai, M.K.; Gupta, A.","NEC Labs. America, Princeton, NJ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","310","315","Current industry trends in system design - multiple clocks, clocks with arbitrary frequency ratios, multi-phased clocks, gated clocks, and level-sensitive latches, combined with clocked - pose additional challenges to verification efforts. We propose an integrated solution that improves SAT-based bounded model checking (BMC) by orders of magnitude, for verification of synchronous multi-clock systems with clocked LTL properties. Our main contributions are: a) efficient clock modeling schemes to handle clock related challenges uniformly; b) generation of automatic schedules and clock constraints to avoid unnecessary unrolling and loop-checks in BMC; c) dynamic simplification of BMC problem instances with clock constraints; and d) customized BMC translations - with incremental formulations and learning - to directly handle PSL-style clocked specifications. We demonstrate the effectiveness of our approach on some OpenCores multi-clock system benchmarks.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358004","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196050","","Clocks;Delay;Dynamic scheduling;Flip-flops;Frequency;Job shop scheduling;Laboratories;Latches;National electric code;System-on-a-chip","clocks;computability;flip-flops;formal verification;integrated circuit modelling;logic design","OpenCores multiclock system benchmarks;SAT-based bounded model checking;clock constraints;clock modeling schemes;clocked LTL properties;clocked specifications;gated clocks;level-sensitive latches;loop-checks;multiphased clocks;synchronous multiclock systems","","6","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Efficient Second-Order Iterative Methods for IR Drop Analysis in Power Grid","Yu Zhong; Wong, M.D.F.","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","768","773","Due to the extremely large sizes of power grids, IR drop analysis has become a computationally challenging problem both in terms of runtime and memory usage. It has been shown in (Zhong and Wong, 2005) that first-order iterative algorithms based on node-by-node and row-by-row traversals of the power grid have both accuracy and runtime advantages over the well-known random-walk method. In this paper, we propose second-order iterative algorithms that can significantly reduce the runtime. The new algorithms are extremely fast, and we prove that they guarantee converge to the exact solutions. Experimental results show that our algorithms outperform the random-walk algorithm in (Qian et al., 2003) and algorithms in (Zhong and Wong, 2005), For a 25-million node problem, while the random-walk algorithm takes 2 days with maximum error of 6.1 mV, the fastest algorithm in (Zhong and Wong, 2005) takes 50 minutes, and our second-order row-based algorithm takes 32 minutes to get an exact solution. Moreover, we can get a solution with maximum error 2 mV in 10 minutes.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358082","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196128","","Circuits;Convergence;Grid computing;Iterative algorithms;Iterative methods;Optical computing;Power engineering and energy;Power engineering computing;Power grids;Runtime","integrated circuit design;iterative methods;power grids","10 mins;2 mV;32 mins;50 mins;6.1 mV;IR drop analysis;first-order iterative algorithms;node-by-node traversals;power grid;random-walk method;row-by-row traversals;second-order iterative methods","","5","","5","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Symbolic Model Checking of Analog/Mixed-Signal Circuits","Walter, D.; Little, S.; Seegmiller, N.; Myers, C.J.; Yoneda, T.","Utah Univ., Salt Lake, UT","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","316","323","This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixed-signal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware description language for AMS circuits. The VHDL-AMS description is compiled into labeled hybrid Petri nets (LH-PNs) in which analog values are modeled as continuous variables that can change at rates in a bounded range and digital values are modeled using Boolean signals. System properties are specified as temporal logic formulas using timed CTL (TCTL). The verification proceeds over the structure of the formula and maps separation predicates to Boolean variables. The state space is thus represented as a Boolean function using a binary decision diagram (BDD) and the verification algorithm relies on the efficient use of BDD operations.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358005","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196051","","Analog circuits;Binary decision diagrams;Boolean functions;Circuit simulation;Cities and towns;Formal verification;Logic;Oscillators;Real time systems;State-space methods","Boolean functions;Petri nets;binary decision diagrams;hardware description languages;integrated circuit modelling;logic design;mixed analogue-digital integrated circuits;temporal logic","Boolean based symbolic model checking algorithm;Boolean function;Boolean signals;Boolean variables;VHDL-AMS description;analog/mixed-signal circuits;binary decision diagram;hardware description language;labeled hybrid Petri nets;temporal logic formulas;timed CTL","","2","","18","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Power and Memory Bandwidth Reduction of an H.264/AVC HDTV Decoder LSI with Elastic Pipeline Architecture","Kawakami, K.; Kuroda, M.; Kawaguchi, H.; Yoshimoto, M.","Dept. of Informatics & Electron., Kobe Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","292","297","We propose an elastic pipeline that can apply dynamic voltage scaling (DVS) to hardwired logic circuits. The proposed pipeline can also reduce a required local bus bandwidth. In order to demonstrate its feasibility, a hardwired H.264/AVC HDTV decoder is designed as a real-time application. The proposed architecture reduces a power to 56% in a 90-nm process technology, compared to the conventional clock-gating scheme or a local bus bandwidth to 37.2%.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358001","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196047","","Automatic voltage control;Bandwidth;Clocks;Decoding;Dynamic voltage scaling;HDTV;Large scale integration;Logic circuits;Pipelines;Voltage control","high definition television;large scale integration;logic circuits;logic design;video codecs;video coding","90 nm;H.264/AVC HDTV decoder LSI;clock-gating scheme;dynamic voltage scaling;elastic pipeline architecture;hardwired logic circuits;large scale integration;local bus bandwidth;memory bandwidth reduction","","0","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Development of Low Power ISDB-T One-Segment Decoder by Mobile Multi-Media Engine SoC (S1G)","Mori, K.; Suzuki, M.; Ohara, Y.; Matsuo, S.; Asano, A.","Toshiba Corp. Semicond. Co., Kawasaki","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","644","648","TOSHIBA has developed mobile multi-media engine SoC, we call as S1G, which can realize low power ISDB-T one-segment decode in 42mW for eight months short period of time. Since MPEG2 TS (transport stream) de-multiplexing, AAC decoding and H.264 decoding should be simultaneously processed in ISDB-T one-segment decode, two TOSHIBA MeP (media embedded processor) processors and one DSP and hardware blocks are used effectively with pipeline operation in this LSI. Although it is generally considered that dedicated hardware accelerator should be used to realize low power operation for ISDB-T one-segment decode, TOSHBA succeeded in developing low power ISDB-T one-segment decoder using maximum software resources.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358059","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196105","","Communication standards;Data communication;Decoding;Digital multimedia broadcasting;Digital signal processing;Engines;Hardware;Multiplexing;Pipelines;Streaming media","logic design;low-power electronics;microprocessor chips;mobile radio;system-on-chip","42 mW;AAC decoding;H.264 decoding;MPEG2 TS transport stream de-multiplexing;S1G;dedicated hardware accelerator;large scale integration;low power ISDB-T one-segment decoder;media embedded processor;mobile multimedia engine;pipeline operation;system-on-chip","","1","","6","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems","Jian-Jia Chen; Chuan-Yue Yang; Tei-Wei Kuo; Chi-Sheng Shih","Dept. of Comput. Sci. & Inf. Eng., Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","342","349","Dynamic voltage scaling (DVS) circuits have been widely adopted in many computing systems to provide tradeoff between performance and power consumption. The effective use of energy could not only extend operation duration for hand-held devices but also cut down power bills of server systems. Moreover, while many chip makers are releasing multi-core chips and multiprocessor system-on-a-chips (SoCs), multiprocessor platforms for different applications become even more popular. Multiprocessor platforms could improve the system performance and accommodate the growing demand of computing power and the variety of application functionality. This paper summarizes our work on several important issues in energy-efficient scheduling for real-time tasks in multiprocessor DVS systems. Distinct from most previous work based on heuristics, we aim at the provision of approximated solutions with worst-case guarantees. The proposed algorithms are evaluated by a series of experiments to provide insights in system designs.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358009","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196055","DVS;Energy-Efficient Scheduling;Multiprocessor Systems;Real-Time Systems","Delay;Dynamic voltage scaling;Energy consumption;Energy efficiency;Job shop scheduling;Multiprocessing systems;Processor scheduling;Real time systems;System performance;Voltage control","logic design;multiprocessing systems;processor scheduling;system-on-chip","dynamic voltage scaling circuits;energy-efficient real-time task scheduling;multicore chips;multiprocessor DVS systems;multiprocessor platforms;multiprocessor system-on-a-chips;server systems","","15","","33","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Retargetable Software Timing Analyzer Using Architecture Description Language","Xianfeng Li; Roychoudhury, A.; Mitra, T.; Mishra, P.; Xu Cheng","Dept. of Comput. Sc. & Tech., Peking Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","396","401","Worst case execution time (WCET) is an essential input for performance and schedulability analysis of real-time systems. Static WCET analysis requires program path analysis and microarchitecture modeling. Despite almost two decades of research, WCET analysis has not enjoyed wide acceptance in industry. This is in part due to the difficulty in microarchitecture modeling of modern processors. Given the large number of embedded processors available in the market, retargetability of the WCET analysis framework is a serious issue. In this paper, we address it using architecture description language (ADL). Starting with the ADL of a target processor, the proposed framework automatically generates graph-based execution models to capture timing effects of instructions in the pipeline. This pipeline model coupled with parameterized models of cache and branch prediction lead to a WCET framework that is safe, accurate and retargetable.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358018","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196064","","Architecture description languages;Computer architecture;Embedded system;Job shop scheduling;Microarchitecture;Pipelines;Predictive models;Processor scheduling;Real time systems;Timing","embedded systems;graph theory;integrated circuit modelling;logic design;microprocessor chips","architecture description language;branch prediction;embedded processors;graph-based execution models;microarchitecture modeling;pipeline model;program path analysis;real-time systems;retargetable software timing analyzer;schedulability analysis;static WCET analysis;worst case execution time","","2","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Analytic Placement using Minimum Cost Flow","Agnihotri, A.R.; Madden, P.H.","Dept. of Comput. Sci., SUNY, Binghamton, NY","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","128","134","Many current integrated circuits designs, such as those released for the ISPD2005 (Nam et al., 2005) placement contest, are extremely large and can contain a great deal of white space. These new placement problems are challenging; analytic placers perform well, but can suffer from high run times. In this paper, we present a new placement tool called Vaastu. Our approach combines continuous and discrete optimization techniques. We utilize network flows, which incorporate the more realistic half-perimeter wire length objective, to facilitate module spreading in conjunction with a log-sum-exponential function based analytic approach. Our approach obtains wire length results that are competitive with the best known results, but with much lower run times.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357974","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196020","","Analytical models;Computer science;Costs;Equations;Integrated circuit synthesis;Iterative algorithms;Performance analysis;Simulated annealing;White spaces;Wire","circuit layout CAD;function approximation;integrated circuit design;optimisation","Vaastu placement tool;continuous optimization;discrete optimization;fast analytic placement;half-perimeter wire length;integrated circuits designs;log-sum-exponential function;minimum cost flow;module spreading;network flows","","4","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Scan Test Planning for Power Reduction","Imhof, M.E.; Zoellin, C.G.; Wunderlich, H.; Maeding, N.; Leenstra, J.","Univ. Stuttgart, Stuttgart","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","521","526","Many STUMPS architectures found in current chip designs allow disabling of individual scan chains for debug and diagnosis. In a recent paper it has been shown that this feature can be used for reducing the power consumption during test. Here, we present an efficient algorithm for the automated generation of a test plan that keeps fault coverage as well as test time, while significantly reducing the amount of wasted energy. A fault isolation table, which is usually used for diagnosis and debug, is employed to accurately determine scan chains that can be disabled. The algorithm was successfully applied to large industrial circuits and identifies a very large amount of excess pattern shift activity.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261239","Algorithms;Reliability;Test planning;power during test","Automatic testing;Built-in self-test;Circuit faults;Circuit testing;Energy consumption;Fault diagnosis;Integrated circuit reliability;Power system planning;Power system reliability;System testing","automatic test pattern generation;circuit testing;logic design;logic testing;system-on-chip","STUMPS architecture;automated generation;current chip design;fault coverage;fault isolation table;large industrial circuits;power reduction;scan chains;scan test planning","","2","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Efficient Modeling Techniques for Dynamic Voltage Drop Analysis","Harizi, H.; Haussler, R.; Olbrich, M.; Barke, E.","Qimonda AG, Munich","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","706","711","Since the IC technology scales down the effect of voltage drop/ground bounce becomes increasingly significant. Voltage drop and ground bounce can compromise the gate driving capability and degrade the IC performance, and even can cause IC functional failures. Hence, it is crucial to capture this effect efficiently and accurately in order to improve circuit reliability. In this paper, we propose efficient modeling techniques for analyzing power distribution in deep sub micron (DSM) ASIC designs. Current source-based model (CSM) and voltage controlled resistor (VCR) are the key concepts in our approach. A basic prerequisite for the new approach are CMOS standard libraries that are pre-characterized with respect to the corresponding modeling requirements. This paper also presents an approach for this characterization step. The proposed techniques can efficiently handle multiple-input-switching (MIS), including single-input-switching events (SIS) and provide good analysis results compared to the reference with two orders of magnitude speedup, although the cell library pre-characterization is based on SPICE simulations. Our model is independent of the power network context, which implies that different power distribution networks may be analyzed based on the same model and the same cell characterizations. The run-time, memory and accuracy efficiency of the proposed method are demonstrated on an industrial design.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261274","Algorithms;Measurement;Performance;Voltage drop;cell library characterization;current source model;multiple input switching","Application specific integrated circuits;Context modeling;Degradation;Dynamic voltage scaling;Libraries;Power distribution;Resistors;Semiconductor device modeling;Video recording;Voltage control","CMOS integrated circuits;application specific integrated circuits;integrated circuit design;integrated circuit reliability","ASIC designs;CMOS;CSM;IC technology;SPICE simulations;VCR;cell library pre-characterization;circuit reliability;current source-based model;deep sub micron;dynamic voltage drop analysis;multiple-input-switching;single-input-switching events;voltage controlled resistor","","0","3","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Synthesis of Reversible Sequential Elements","Min-Lun Chuang; Chun-Yao Wang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., HsinChu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","420","425","To construct a reversible sequential circuit, reversible sequential elements are required. This work presents novel designs of reversible sequential elements such as D latch, JK latch, and T latch. Based on these reversible latches, we also construct the designs of the corresponding flip-flops. Comparing with previous work, the implementation cost of our new designs, including the number of gates and the number of garbage outputs is considerably reduced.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358022","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196068","","Circuit synthesis;Clocks;Energy consumption;Energy dissipation;Flip-flops;Latches;Logic;Power dissipation;Sequential circuits;Temperature","flip-flops;logic design;sequential circuits","D latch;JK latch;T latch;logic synthesis;reversible sequential elements","","5","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A New Boundary Element Method for Multiple-Frequency Parameter Extraction of Lossy Substrates","Xiren Wang; Wenjian Yu; Zeyi Wang","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","62","67","The couplings via realistic lossy substrates can be modeled as frequency-dependent coupling parameters. The fast extraction at multiple frequencies can be accomplished in two sequent steps. The first is to extract the coupling resistance using a direct boundary element method (DBEM). The second is to revise the resistance into the parameter at the frequency in an exact and rapid way. The first step is time-consuming, while it runs only one time; the second repeats at each frequency, but is much easier. For more frequency calculation, this method is more advanced. Numerical experiments illustrate that this method has high accuracy, and it can be hundreds of times faster than an advanced Green's function based method. Substrates with arbitrary doping profiles can also be easily handled, which is partly verified by experiment.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357793","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195997","","Boundary element methods;Circuit noise;Computer science;Coupling circuits;Discrete cosine transforms;Doping profiles;Finite difference methods;Frequency;Green's function methods;Parameter extraction","boundary-elements methods;circuit CAD;doping profiles;integrated circuit design;substrates","arbitrary doping profiles;coupling resistance;direct boundary element method;lossy substrates;multiple-frequency parameter extraction","","0","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Architecture","Khan, Zahid; Arslan, T.","Syst. Level Integration Group, Edinburgh Univ., Scotland","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","583","588","This paper presents a real time programmable irregular low density parity check (LDPC) encoder as specified in the IEEE P802.16E/D7 standard. The encoder is programmable for frame sizes from 576 to 2304 and for five different code rates. H matrix is efficiently generated and stored for a particular frame size and code rate. The encoder is implemented on reconfigurable instruction cell architecture (RA) which has recently emerged as an ultra low power, high performance, ANSI-C programmable embedded core. Different general and architecture specific optimization techniques are applied to enhance the throughput. With RA, a throughput from 10 to 19 Mbps has been achieved.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358049","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196095","","Application specific integrated circuits;Code standards;Computer architecture;Decoding;Error correction;Field programmable gate arrays;Forward error correction;Parity check codes;Real time systems;Throughput","codecs;logic design;parity check codes;programmable circuits;real-time systems","ANSI-C programmable embedded core;H matrix;IEEE P802.16E/D7 standard;low density parity check code;real time programmable encoder;reconfigurable instruction cell architecture","","2","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Numerical Function Generators Using Edge-Valued Binary Decision Diagrams","Nagayama, S.; Sasao, T.; Butler, J.T.","Dept. of Comput. Eng., Hiroshima City Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","535","540","In this paper, we introduce the edge-valued binary decision diagram (EVBDD) to reduce the memory and delay in numerical function generators (NFGs). An NFG realizes a function, such as a trigonometric, logarithmic, square root, or reciprocal function, in hardware. NFGs are important in, for example, digital signal applications, where high speed and accuracy are necessary. We use the EVBDD to produce a fast and compact segment index encoder (SIE) that is a key component in our NFG. We compare our approach with NFG designs based on multi-terminal BDDs (MTBDDs), and show that the EVBDD produces SIEs that have, on average, only 7% of the memory and 40% of the delay of those designed using MTBDDs. Therefore, our NFGs based on EVBDDs have, on average, only 38% of the memory and 59% of the delay of NFGs based on MTBDDs.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358041","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196087","","Approximation error;Boolean functions;Computer science;Data structures;Delay effects;Function approximation;Hardware;Polynomials;Signal generators;Table lookup","binary decision diagrams;logic design","edge-valued binary decision diagrams;multiterminal BDD;numerical function generators;segment index encoder","","0","","23","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Integrating Power Management into Distributed Real-time Systems at Very Low Implementation Cost","Gorjiara, B.; Bagherzadeh, N.; Pai Chou","Dept. of Electr. Eng. & Comput. Sci., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","872","877","The development cost of low-power embedded systems can be significantly reduced by reusing legacy designs and applying proper modifications to meet the new power constraints. The proposed power management techniques in the literature for implementing distributed power managers in multi-processor systems are very costly in terms of hardware and software modifications. For example, extra software code for power management must be integrated into each component of the system. Furthermore, in order to turn on a component at a specific time/event, extra hardware timers and interrupt controllers must be added to each component along with proper software/device driver modifications. In this paper, we propose a new centralized power management technique that reduces the power consumption of distributed realtime systems at very low implementation cost. Our power manager does not need software and hardware modifications of each individual component. Instead, it uses the model of the system/application to compute the schedule of turning on/off commands by dynamically simulating the system for a given application scenario. The dynamic simulation can be conservative to reflect the jitter in arrival time of events and/or variation in execution delay of tasks. We applied our power management technique to a distributed software-defined radio system and achieved significant energy savings (60% to 87%) at the cost of 1% energy consumed by the power manager itself, as verified by actual hardware measurements. Furthermore, our power manager reacts to the changes in application scenario (referred to as mission) within milliseconds.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358099","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196145","","Application software;Computational modeling;Costs;Embedded system;Energy consumption;Energy management;Hardware;Power system management;Radio spectrum management;Real time systems","integrated circuit design;low-power electronics;microprocessor chips;multiprocessing systems;real-time systems","distributed real-time systems;distributed software-defined radio system;hardware measurements;hardware modifications;hardware timers;interrupt controllers;low-power embedded systems;multiprocessor systems;power constraints;power management;power manager;software modifications;software/device driver","","0","","17","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Current-based Method for Short Circuit Power Calculation under Noisy Input Waveforms","Fatemi, H.; Nazarian, S.; Pedram, M.","Dept. of EE-Syst., Southern California Univ., Los Angeles, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","774","779","An accurate model is presented to calculate the short circuit energy dissipation of logic cells. The short circuit current is highly dependent on the input and output voltage values. Therefore the actual shape of the voltage signal waveforms at the input and output of the cell should be considered in order to precisely calculate the short circuit energy dissipation. Previous approaches such as the approximation of the crosstalk induced noisy waveforms with saturated ramps can lead to short circuit energy estimation errors as high as an order of magnitude for a minimum sized inverter. To resolve this shortcoming, a current-based logic cell model is utilized, which constructs the output voltage waveform for a given noisy input waveform. The input and output voltage waveforms are then used to calculate the short circuit current, and hence, short circuit energy dissipation. A characterization process is executed for each logic cell in the standard cell library to model the relevant electrical parameters e.g., the parasitic capacitances and nonlinear current sources. Additionally, our model is capable of calculating the short circuit energy dissipation caused by glitches in VLSI circuits, which in some cases can be a key contributor to the total circuit energy dissipation. Experimental results show an average error of about 1% and a maximum error of 3% compared to SPICE for different types of logic cells under noisy input waveforms including glitches while the runtime speedup is up to a factor of 16,000.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358083","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196129","","Circuit noise;Crosstalk;Energy dissipation;Estimation error;Inverters;Logic circuits;Noise shaping;Shape;Short circuit currents;Voltage","SPICE;VLSI;logic circuits;logic design","SPICE;VLSI circuits;crosstalk induced noisy waveforms;current-based logic cell model;current-based method;inverter;logic cells;noisy input waveforms;short circuit current;short circuit energy dissipation;short circuit power calculation","","5","3","18","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation","Bhatia, L.; Gaur, J.; Tiwari, P.; Mitra, R.S.; Matange, S.H.","Texas Instrum., Bangalore","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","69","74","For multimedia SOCs supporting real time, high throughput and data intensive applications, performance validation of memory subsystems is needed to uncover the bottlenecks in the RTL implementation. Traditional validation techniques are either too slow, non-exhaustive (like performance simulations or running pseudo applications on FPGA platforms), or are not accurate enough to guarantee conformance (like abstract interpretation and analysis). In this paper we present an approach for performance validation which uses (a) semi-formal techniques rather than pure simulation for providing a wider coverage, (b) actual RTL implementations wherever available for more accurate analysis, and (c) sequential equivalence checking for validating the abstract models for IP's whose RTL is either not present or from which datapath has been abstracted out. We illustrate this approach using two case studies from video signal processing platforms. In the first study, performance issues found in silicon were detected using the proposed approach, and in the second study a number of performance bottlenecks were detected much before the RTL was frozen.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261146","Bandwidth Analysis;Experimentation;Performance Validation;Semi-Formal Methods;Sequential Equivalence Checking;Verification","Analytical models;Application software;Bandwidth;Computational modeling;Field programmable gate arrays;Hardware;Performance analysis;Runtime;Silicon;Software performance","logic design;sequential circuits;system-on-chip","RTL implementation;memory subsystems;multimedia SOC;performance validation;semiformal equivalence;sequential equivalence checking","","0","1","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"System Architecture for Software Peripherals","Choudhuri, S.; Givargis, T.","Center for Embedded Comput. Syst., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","56","61","Software peripherals (Lioupis et al., 2001) have been proposed as a design alternative to traditional peripherals. We propose a software architecture, design methodology and scheduling scheme for implementing software peripherals on general purpose processors, with fast context switch and high resolution timers. Our design flow automatically generates code for scheduling software peripherals. We demonstrate the feasibility of our proposed work by experimenting with a set of five software peripherals scheduled to execute on a MIPS processor. Our performance evaluations show that the performance impact of the software peripherals on user-level tasks is minimal (i.e., 10.11% on a 100 MHz processor) - strongly suggesting that with the right architecture, software peripherals can be efficiently accommodated in typical embedded applications.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357792","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195996","","Computer architecture;Costs;Embedded software;Embedded system;Hardware;Job shop scheduling;Processor scheduling;Software performance;Software systems;Switches","automatic programming;hardware-software codesign;microprocessor chips;processor scheduling;software architecture","MIPS processor;design alternative;design methodology;general purpose processors;scheduling scheme;software peripherals;system architecture;user-level tasks","","0","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Trusted Hardware: Can It Be Trustworthy?","Irvine, C.E.; Levitt, K.","Naval Postgraduate Sch., Monterey","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","1","4","Processing and storage of confidential or critical information is an every day occurrence in computing systems. The trustworthiness of computing devices has become an important consideration during hardware design and fabrication. For instance, devices are increasingly required to store confidential information. This includes data such as cryptographic keys, personal information, and the intellectual property (IP) in the device's design. Furthermore, computing systems in critical applications must work as specified. Therefore it is important that hardware be designed and fabricated to be trustworthy. Many potential attacks can be used to exploit a computing device. Physical attacks, that monitor power, timing, electromagnetic radiation, etc. can be used to steal confidential information from the system. A ""malicious"" foundry can perform a number of devious activities including stealing the mask, reverse engineering IP, subverting the hardware through back doors and time bombs, and overproducing counterfeit chips. Design tools can be subverted to insert malicious circuitry, and chip packagers can modify selected devices with their own that provide similar functionality, in addition to underhanded behavior, e.g. stealing information or malfunctioning at critical junctures. The notions of trust and trustworthiness are presented. Although major challenges still confront secure software system development, there has been substantial progress.Techniques that have been useful in the context of software systems are described and their relevance to the hardware domain is discussed. Challenges to trusted hardware development are then explored.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261132","ASIC;Assurance;Evaluation;FPGA;Hardware;Processor;Security;Threats;Trust;Vulnerabilities","Cryptography;Electromagnetic radiation;Fabrication;Foundries;Hardware;Intellectual property;Power engineering computing;Radiation monitoring;Software systems;Timing","data privacy;field programmable gate arrays;industrial property;logic arrays;microcomputers;microprocessor chips;security of data","FPGA;chip packaging;computing device trustworthiness;confidential information;counterfeit chips;critical information;cryptographic keys;hardware design;hardware fabrication;intellectual property;malicious circuitry;personal information;reverse engineering;trusted hardware development","","0","1","29","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects","Ying Zhou; Zhuo Li; Yuxin Tian; Weiping Shi; Liu, F.","Dept. of Electr. Eng., Texas A&M Univ., College Station, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","450","455","Even with the wide adaptation of resolution enhancement techniques in sub-wavelength lithography, the geometry of the fabricated interconnect is still quite different from the drawn one. Existing layout parasitic extraction (LPE) tools assume perfect geometry, thus introducing significant error in the extracted parasitic models, which in turn cases significant error in timing verification and signal integrity analysis. Our simulation shows that the RC parasitics extracted from perfect GDS-II geometry can be as much as 20% different from those extracted from the post litho/etching simulation geometry. This paper presents a new LPE methodology and related fast algorithms for interconnect parasitic extraction under photolithographic effects. Our methodology is compatible with the existing design flow. Experimental results show that the proposed methods are accurate and efficient.","","1-4244-0629-3","","10.1109/ASPDAC.2007.358027","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196073","","Computational geometry;Etching;Geometrical optics;Inductance;Integrated circuit interconnections;Lithography;Optical distortion;Shape;Solid modeling;Timing","integrated circuit interconnections;photolithography;semiconductor process modelling","design flow;fast algorithms;interconnect parasitics extraction;layout parasitic extraction;photolithography effects","","7","1","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield","Bao Liu; Kahng, A.B.; Xu, X.; Jiang Hu; Venkataraman, G.","Dept. of Comput. Sci. & Eng., California Univ. at San Diego, La Jolla, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","24","31","Nanometer VLSI systems demand robust clock distribution network design for increased process and operating condition variabilities. In this paper, we propose minimum clock distribution network augmentation for guaranteed skew yield. We present theoretical analysis results on an inserted link in a clock network, which scales down local skew and skew variation, but may not guarantee global skew and skew variation reduction in general. We propose a global minimum clock network augmentation algorithm, which inserts links simultaneously between all nearest sink pairs, apply rule-based link removal, and perform link consolidation by Steiner minimum tree construction for wire-length reduction with guaranteed clock skew yield. Our experimental results show that our proposed algorithm achieves dominant clock network augmentation solutions, e.g., an average of 16% clock skew yield improvement, 9% maximum skew reduction, and 25% reduction of clock skew variation standard deviation with identical wirelength compared with previous best clock network link insertion methods (Venkataraman et al., 2005).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357787","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195991","","Capacitance;Clocks;Costs;Delay;Electronic mail;Energy consumption;Robustness;Routing;System performance;Very large scale integration","circuit CAD;clocks;integrated circuit layout;integrated circuit yield;knowledge based systems;optimisation;trees (mathematics)","Steiner minimum tree construction;clock distribution network design;global minimum clock distribution network augmentation algorithm;guaranteed clock skew yield;link consolidation;link insertion;rule-based link removal;skew reduction;wire-length reduction with","","3","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops","Chan, H.H.Y.; Zilic, Z.","McGill Univ., Montreal","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","430","435","Phase-locked loops (PLLs) are versatile modules for synchronization and applications such as high-speed serial interfaces in system-on-chips (SoCs). Their precisions are critical to proper functioning of the SoCs. Intermodule interference such as simultaneous switching noise (SSN) is time-varying, where the stationary assumption in conventional jitter analysis does not apply. We propose a methodology to compute PLL jitter by investigating the harmonic relations between the PLL system with SSN. This provides statistical analysis over many VCO design parameters, SoC modules and noise barrier configurations. Its accuracy and efficiency are compared against circuit simulations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261221","Algorithms;Cyclostationary;Jitter;Performance;Phase-locked loop;Switching noise","Acoustical engineering;Circuit noise;Clocks;Integrated circuit modeling;Interference;Jitter;Phase locked loops;Phase noise;System-on-a-chip;Voltage-controlled oscillators","circuit noise;phase locked loops;statistical analysis;switching circuits;system-on-chip","PLL;SoC;VCO design parameters;harmonic relations;high-speed serial interfaces;simultaneous switching noise-induced jitter;statistical analysis;system-on-chip phase-locked loops","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Warning: Launch off Shift Tests for Delay Faults May Contribute to Test Escapes","Zhuo Zhang; Reddy, S.M.; Pomeranz, I.","Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","817","822","Two methods to apply tests to detect delay faults in standard scan designs are used. One is called launch off capture and the other is called launch off shift. Launch off shift test method has the advantage that it provides higher fault coverage at reduced test generation time and test pattern counts. However a concern expressed often in the literature is the potential over testing or yield loss caused by the fact that launch off shift operates the circuit under test in non-functional manner. In this paper we present data, for the first time, which points to another potential problem with launch off shift tests. The data presented for ISCAS-89 benchmark circuits shows that a considerable numbers of functionally detectable transition delay faults are not detected by the normally used launch off shift tests that use a single fault activation cycle. Functionally detectable faults that escape tests could cause circuit malfunction in normal operation. Thus launch off shift tests when used in manufacturing test may result in test escapes. We also present data that shows that if launch off shift tests with multiple fault activation cycles are used essentially all functionally detectable faults can be detected.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358090","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196136","","Benchmark testing;Circuit faults;Circuit testing;Cities and towns;Delay;Electrical fault detection;Fault detection;Lab-on-a-chip;Manufacturing;Test pattern generators","automatic test pattern generation;fault diagnosis;integrated circuit testing","ISCAS-89 benchmark circuits;circuit under test;detect delay faults test;fault coverage;launch off capture test;launch off shift test;scan designs;single fault activation cycle;test generation time;test pattern counts;transition delay faults","","2","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"AWafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for ""Big-D/Small-A"" Mixed-Signal SoCs","Bahukudumbi, S.; Ozev, S.; Chakrabarty, K.; Iyengar, V.","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","823","828","Product cost is a key driver in the consumer electronics market, which is characterized by low profit margins and the use of a variety of ""big-D/small-A"" mixed-signal system-on-chip (SoC) designs. Packaging cost has recently emerged as a major contributor to the product cost for such SoCs. Wafer-level testing can be used to screen defective dies, thereby reducing packaging cost. We propose a new correlation-based signature analysis technique that is especially suitable for mixed-signal test at the wafer-level using low-cost digital testers. The proposed method overcomes the limitations of measurement inaccuracies at the wafer-level. A generic cost model is developed to evaluate the effectiveness of wafer-level testing of analog and digital cores in a mixed-signal SoC, and to study its impact on test escapes, yield loss and packaging costs. Experimental results are presented for a typical mixed-signal ""big-D/small-A"" SoC, which contains a large section of flattened digital logic and several large mixed-signal cores.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358091","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196137","","Circuit testing;Consumer electronics;Costs;Digital integrated circuits;Electronic equipment testing;Electronics packaging;Pins;Production;Semiconductor device modeling;Wafer scale integration","consumer electronics;integrated circuit packaging;integrated circuit testing;logic circuits;logic testing;mixed analogue-digital integrated circuits;system-on-chip","big-D/small-A mixed-signal system-on-chip designs;consumer electronics market;correlation-based signature analysis;digital logic;generic cost model;low-cost digital testers;mixed-signal SoC;mixed-signal cores;mixed-signal test;packaging cost reduction;test cost reduction;wafer-level defect screening;wafer-level testing","","2","","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"LEAF: A System Level Leakage-Aware Floorplanner for SoCs","Aseem Gupta; Dutt, N.D.; Kurdahi, F.J.; Khouri, K.S.; Abadir, M.S.","Center for Embedded Comput. Syst., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","274","279","Process scaling and higher leakage power have resulted in increased power densities and elevated die temperatures. Due to the interdependence of temperature and leakage power, we observe that the floorplan has an impact on both the temperatures and the leakage of the IP-blocks in a system on chip (SoC). Hence, in this paper we propose a novel system level leakage aware floorplanner (LEAF) which optimizes floorplans for temperature-aware leakage power along with the traditional metrics of area and wire length. Our floorplanner takes a SoC netlist and the dynamic power profile of functional blocks to determine a placement while optimizing for temperature dependent leakage power, area, and wire length. To demonstrate the effectiveness of LEAF, we implemented our methodology on ten industrial SoC designs from Freescale Semiconductor Inc. and evaluated the trade-off between leakage power and area. We observed up to 190% difference in the leakage power between leakage-unaware and leakage aware floorplanning.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357998","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196044","","Embedded computing;Energy consumption;High performance computing;Leakage current;Power dissipation;System-on-a-chip;Temperature dependence;Temperature sensors;Threshold voltage;Wire","circuit layout CAD;integrated circuit layout;leakage currents;system-on-chip","LEAF;SoC designs;dynamic power profile;leakage-aware floorplanning;system on chip;temperature-aware leakage power","","10","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Coupling-aware Dummy Metal Insertion for Lithography","Liang Deng; Wong, M.D.F.; Kai-Yuan Chao; Hua Xiang","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana-Champaign, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","13","18","As integrated circuits manufacturing technology is advancing into 65nm and 45nm nodes, extensive resolution enhancement techniques (RETs) are needed to correctly manufacture a chip design. The widely used RET called off-axis illumination (OAI) introduces forbidden pitches which lead to very complex design rules. It has been observed that imposing uniformity on layout designs can substantially improve printability under OAI. For metal layers, uniformity can be achieved simply by inserting dummy metal wire segments at all free spaces. Simulation results indeed show significant improvement in printability with such a dummy metal insertion approach. To minimize mask cost, it is advantageous to use dummy metal segments that are of the same size as regular metal wires due to their simple geometry. But these dummy wires are printable and hence increase coupling capacitances and potentially affect yield. The alternative is to use a set of parallel sub-resolution thin wires (which is not printed) to replace a printable dummy wire segment. These invisible dummy metal segments do not increase coupling capacitances but bring a higher lithography cost, which includes mask cost and RET/process expense. This paper presents a strategy for dummy metal insertion that can optimally trade off lithography cost and coupling capacitance. In particular, we present an optimal algorithm that can minimize lithography cost subject to any given coupling capacitance bound. Moreover, this dummy metal insertion achieves a highly uniform density because of the locality of coupling capacitance, which automatically ameliorates chemical mechanical polish (CMP) problem.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357785","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195989","","Capacitance;Chip scale packaging;Cost function;Coupling circuits;Geometry;Integrated circuit manufacture;Integrated circuit technology;Lighting;Lithography;Wires","costing;integrated circuit manufacture;integrated circuit metallisation;nanolithography","chemical mechanical polish;coupling-aware dummy metal insertion;forbidden pitches;integrated circuits manufacturing technology;invisible dummy metal segments;lithography cost minimization;off-axis illumination;optimal algorithm;printability improvement;resolution enhancement techniques","","4","1","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits","Youngsoo Shin; Sewan Heo; Hyung-Ock Kim; Jung Yun Choi","Dept. of Electr. Eng., KAIST, Daejeon","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","654","659","Power gating has been widely used to reduce subthreshold leakage. However, its efficiency degrades very fast with technology scaling due to the gate leakage of circuits specific to power gating, such as storage elements and output interface circuits with a data-retention capability. A new scheme called supply switching with ground collapse is proposed to control both gate and subthreshold leakage in nanometer-scale CMOS circuits. Compared to power gating, the leakage is cut by a factor of 6.3 with 65nm and 8.6 with 45nm technology. Various issues in implementing the proposed scheme using standard-cell elements are addressed, from RTL to layout. The proposed design flow is demonstrated on a commercial design with 90nm technology, and the leakage saving by a factor of 32 is observed with 3% and 6% of increase in area and wirelength, respectively.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358061","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196107","","CMOS technology;Combinational circuits;Degradation;Emergency power supplies;Gate leakage;Leakage current;Power semiconductor switches;Subthreshold current;Switching circuits;Threshold voltage","CMOS integrated circuits;integrated circuit layout;leakage currents;nanotechnology","45 nm;65 nm;90 nm;gate leakage current;ground collapse;nanometer-scale CMOS circuits;power gating;standard-cell elements;subthreshold leakage current;supply switching","","2","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Exploration of Low Power Adders for a SIMD Data Path","Paci, G.; Marchal, P.; Benini, L.","IMEC & DEIS, Bologna","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","914","919","Hardware for ambient intelligence needs to achieve extremely high computational efficiency (up to 40GOPS/W). An important way for reaching this is exploiting parallelism, and more specifically data-level parallelism enabled by SIMD. Whereas a large body of research exists on the benefits of the architectural design of and compilation onto SIMD, the design of energy-optimal functional units for SIMD has received limited attention. It appears that existing SIMD functional units are designed in an area optimal, but not energy optimal way. By exploiting the difference in critical path length for the types of operations (e.g., 4times8/2times16/1times32), SIMD adders can be developed that save up to 40% of energy. In this paper, the authors present these adders, the issues of building them and quantify their benefits for different usage scenarios and operating frequencies.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358106","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196152","","Adders;Ambient intelligence;Computational efficiency;Costs;Energy efficiency;Frequency;Hardware;Parallel processing;Real time systems;Space exploration","adders;parallel processing","SIMD data path;low power adders","","0","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches","Bhunia, S.; Tabib-Azar, M.; Saab, D.","Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","86","91","In recent years, several alternative devices have been proposed to deal with inherent limitation of conventional CMOS devices in terms of scalability at nanometer scale geometry. The fabrication and integration cost of these devices, however, have been prohibitive and/or the devices do not allow smooth transition from the conventional design paradigm. To address some of these limitations, we have developed a new family of devices called ""complementary nano electro-mechanical switches"" (CNEMS) using carbon nanotubes as active switching/latching elements. The basic structure of these devices consists of three coplanar carbon nanotubes arranged so that the central nanotube can touch the two side carbon nanotubes upon application of a voltage pulse between them. Owing to the unique properties of carbon nanotubes, these devices have very low leakage current, low operation voltages, and have built-in energy storage to reduce computation power, resulting in very low overall power dissipation. CNEMS have stable on-off state and latching mechanism for non-volatile memory-mode operation. Besides, the devices can be readily integrated in the same substrate as CMOS transistors with high integration densities - thus, allowing easy manufacturability and hybridization with conventional CMOS devices. In this paper, we present the properties of these devices and based on our analysis, we propose a reconfigurable computation framework using these devices. For the first time, we demonstrate that these devices are promising in dynamically reconfigurable instant-on system development with about 25times lower power dissipation.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357797","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196001","","Carbon nanotubes;Chemical elements;Costs;Fabrication;Geometry;Nanoscale devices;Power dissipation;Scalability;Switches;Voltage","carbon nanotubes;field programmable gate arrays;low-power electronics;microswitches;random-access storage;reconfigurable architectures","CMOS transistors;CNEMS;built-in energy storage;complementary nanoelectromechanical carbon nanotube switches;coplanar carbon nanotubes;latching mechanism;leakage current;low operation voltages;nonvolatile memory-mode operation;reconfigurable instant-on system;stable on-off state;system development;ultralow-power reconfigurable computing","","3","1","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A 1Tb/s 3W Inductive-Coupling Transceiver Chip","Miura, N.; Kuroda, T.","Keio Univ., Tokyo","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","92","93","A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30 mum in a layout area of 1mm<sup>2</sup>. The total layout area including 16 clock transceivers is 2mm<sup>2</sup> in 0.18 mum CMOS and the chip thickness is reduced to 10 mum. Simple yet accurate model of inductive coupling is utilized for transceiver design. Bi-phase modulation (BPM) is employed for the data link to improve noise immunity, reducing power in the transceiver. 4-phase time division multiplexing (TDM) reduces crosstalk and channel pitch. The BER is lower than 10<sup>-13</sup> with 150ps timing margin.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357798","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196002","","Bandwidth;Bit error rate;Clocks;Crosstalk;Inductors;Jitter;Time division multiplexing;Timing;Transceivers;Transmitters","CMOS integrated circuits;UHF integrated circuits;clocks;phase modulation;time division multiplexing;transceivers","1 GHz;1 Gbit/s;1 Tbit/s;150 ps;3 W;BER;CMOS;biphase modulation;clock transceivers;data transceivers;improved noise immunity;inductive-coupling transceiver chip;time division multiplexing","","2","","7","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Multithreaded SAT Solving","Lewis, M.; Schubert, T.; Becker, B.","Inst. for Comput. Sci., Albert-Ludwigs-Univ. of Freiburg","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","926","931","This paper describes the multithreaded MiraXT SAT solver which was designed to take advantage of current and future shared memory multiprocessor systems. The paper highlights design and implementation details that allow the multiple threads to run and cooperate efficiently. Results show that in single threaded mode, MiraXT compares well to other state of the art solvers on industrial problems. In threaded mode, it provides cutting edge performance, as speedup is obtained on both SAT and UNSAT instances.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358108","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196154","","Business continuity;Computer science;Hardware;Manufacturing;Message passing;Multicore processing;Multiprocessing systems;Packaging;Sun;Yarn","computability;multi-threading;shared memory systems","multithreaded MiraXT SAT solver;shared memory multiprocessor systems;single threaded mode","","11","1","30","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis","Guo Yu; Wei Dong; Zhuo Feng; Peng Li","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","829","834","In recent years, a large body of statistical static timing analysis and statistical circuit optimization techniques have emerged, providing important avenues to account for the increasing process variations in design. The realization of these statistical methods often demands the availability of statistical process variation models whose accuracy, however, is severely hampered by limitations in test structure design, test time and various sources of inaccuracy inevitably incurred in process characterization. Consequently, it is desired that statistical circuit analysis and optimization can be conducted based upon imprecise statistical variation models. In this paper, we present an efficient importance sampling based optimization framework that can translate the uncertainty in the process models to the uncertainty in parametric yield, thus offering the very much desired statistical best/worst-case circuit analysis capability accounting for unavoidable complexity in process characterization. Unlike the previously proposed statistical learning and probabilistic interval based techniques, our new technique efficiently computes tight bounds of the parametric circuit yields based upon bounds of statistical process model parameters while fully capturing correlation between various process variations. Furthermore, our new technique provides valuable guidance to process characterization. Examples are included to demonstrate the application of our general analysis framework under the context of statistical static timing analysis.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261298","Algorithms;Importance sampling;Performance;Reliability;SSTA;Yield","Circuit analysis;Circuit optimization;Circuit testing;Fluctuations;Manufacturing processes;Performance analysis;Permission;Statistical learning;Timing;Uncertainty","importance sampling;network synthesis;statistical analysis","importance sampling;optimization;process model uncertainty;statistical best/worst-case circuit analysis;statistical circuit optimization techniques;statistical process model;statistical static timing analysis;statistical variation models","","0","","17","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers","Nieuwoudt, A.; Ragheb, T.; Massoud, Y.","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","68","73","In this paper, we present a systematic synthesis methodology for fully integrated wideband low noise amplifiers that simultaneously optimizes impedance matching, noise figure, and other performance parameters. Leveraging an accurate analytical model, we hierarchically couple global optimization techniques with local convex optimization methods to efficiently locate optimal wideband LNA circuits. The results indicate that the methodology yields significant improvement in key LNA design constraints over existing methodologies while achieving up to one order of magnitude speedup in computational performance.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357794","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195998","","Analytical models;Broadband amplifiers;Coupling circuits;Impedance matching;Integrated circuit synthesis;Integrated circuit yield;Low-noise amplifiers;Noise figure;Optimization methods;Wideband","convex programming;impedance matching;low noise amplifiers;network synthesis;wideband amplifiers","convex optimization;hierarchical optimization;impedance matching;noise figure;systematic synthesis;wideband low noise amplifiers","","34","","26","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip","Kumar, T.S.R.; Ravikumar, C.P.; Govindarajan, R.","Texas Instrum. India Ltd., Bangalore","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","492","497","The memory subsystem is a major contributor to the performance, power, and area of complex SoCs used in feature rich multimedia products. Hence, memory architecture of the embedded DSP is complex and usually custom designed with multiple banks of single-ported or dual ported on-chip scratch pad memory and multiple banks of off-chip memory. Building software for such large complex memories with many of the software components as individually optimized software IPs is a big challenge. In order to obtain good performance and a reduction in memory stalls, the data buffers of the application need to be placed carefully in different types of memory. In this paper we present a unified framework (MODLEX) that combines different data layout optimizations to address the complex DSP memory architectures. Our method models the data layout problem as multi-objective genetic algorithm (GA) with performance and power being the objectives and presents a set of solution points which is attractive from a platform design viewpoint. While most of the work in the literature assumes that performance and power are non-conflicting objectives, our work demonstrates that there is significant trade-off (up to 70%) that is possible between power and performance.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358034","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196080","","Application software;Costs;Digital signal processing;Energy consumption;Genetic algorithms;Memory architecture;Microcontrollers;Optimization methods;Random access memory;Runtime","digital signal processing chips;digital storage;embedded systems;genetic algorithms;system-on-chip","DSP memory architectures;MODLEX;embedded systems on chip;genetic algorithm;multi objective data layout exploration","","0","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Designers' Forum","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","vi","vi","Start of the above-titled section of the conference proceedings record.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357771","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195975","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"TLM: Crossing Over From Buzz To Adoption","Bacchini, Francine; Gajski, D.D.; Maillet-Contoz, Laurent; Kashiwagi, Haruhisa; Donovan, Jack; Makelainen, T.; Greenbaum, Jack; Nikhil, R.S.","Francine Bacchini, Inc., San Jose, CA","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","444","445","Transaction-level modeling - originally used decades ago in the development of telecommunications network architecture - is now widely used in SoC design. Why? Because the modern SoC is now so complex that systematic modeling and analysis are required to devise the optimal chip architecture. The architectural model is the essential platform that kick-starts two other key tasks - verification testbench development and software development. In addition, the interoperability imperatives of SoC design and verification, IP reuse, software development, and system evaluation and integration have driven the replacement of proprietary transaction-level modeling methodologies by a TLM standard that leverages the power of SystemC. The standard - devised by the Open SystemC Initiative (OSCI) in collaboration with the Open Core Protocol International Partnership (OCP-IP) - covers the multiple levels of abstraction required for all of the foregoing tasks. How well is this working? How have users migrated from RTL or C/C++ to SystemC? What learning and effort was required? How easy is it to create and reuse TLMs? How well does TLM fulfill the interoperability requirement? How are software developers using TLM platforms? How well is verification testbench development supported? How much IP is available with TLM models? This panel will explore and debate TLM, discuss the impact of the SystemC TLM 2.0 standard, and reveal some of their ""ropes to skip and ropes to know"" for TLM success.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261224","","Computer architecture;Engineering management;Hardware;Lifting equipment;Permission;Programming;Project management;Resource management;Software standards;Standards development","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Fast and Stable Algorithm for Obstacle-Avoiding Rectilinear Steiner Minimal Tree Construction","Pei-Ci Wu; Jhih-Rong Gao; Ting-Chi Wang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","262","267","In routing, finding a rectilinear Steiner minimal tree (RSMT) is a fundamental problem. Today's design often contains rectilinear obstacles, like macro cells, IP blocks, and pre-routed nets. Therefore obstacle-avoiding RSMT (OARSMT) construction becomes a very practical problem. In this paper we present a fast and stable algorithm for this problem. We use a partitioning based method and an ant colony optimization based method to construct obstacle-avoiding Steiner minimal tree (OASMT). Besides, two heuristics are proposed to do the rectilinearization and refinement to further improve wirelength. The experimental results show our algorithm achieves the best wirelength results in most of the test cases and the runtime is very small even for the larger cases each of which has both the number of terminals and the number of obstacles more than 100.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357996","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196042","","Ant colony optimization;Circuit testing;Computer science;Partitioning algorithms;Routing;Runtime;Steiner trees;Tree graphs;Ultra large scale integration;Very large scale integration","circuit CAD;genetic algorithms;integrated circuit interconnections;trees (mathematics)","ant colony optimization;improved wirelength;obstacle-avoiding Steiner minimal tree;partitioning based method;rectilinear Steiner minimal tree construction;rectilinear obstacles","","12","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Highly Integrated 8mW H.264/AVC Main Profile Real-time CIF Video Decoder on a 16MHz SoC Platform","Huan-Kai Peng; Chun-Hsin Lee; Jian-Wen Chen; Tzu-Jen Lo; Yung-Hung Chang; Sheng-Tsung Hsu; Yuan-Chun Lin; Ping Chao; Wei-Cheng Hung; Kai-Yuan Jan","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","112","113","We present a hardwired decoder prototype for H.264/AVC main profile video. Our design takes as its input compressed H.264/AVC bit-stream and produces as its output video frames ready for display. We wrap the decoder core with an AMBA-AHB bus interface and integrate it into a multimedia SoC platform. Several architectural innovations at both IP and system levels are proposed to achieve very high performance at very low operating frequency. Running at 16MHz, our FPGA demo system is able to real-time decode CIF (352 times 288) video at 30 frames per second. Moreover, we take system cost into consideration such that only a single external SDRAM is needed and memory traffic minimized.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357966","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196012","","Automatic voltage control;Costs;Decoding;Displays;Field programmable gate arrays;Frequency;Prototypes;Real time systems;Technological innovation;Video compression","field programmable gate arrays;multimedia systems;system-on-chip;video coding","16 MHz;8 mW;AMBA-AHB bus interface;FPGA;H.264 AVC;architectural innovations;compressed bit-stream;external SDRAM;hardwired decoder;memory traffic minimization;multimedia SoC platform;real-time CIF video decoder","","2","","5","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"List of reviewers","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xxv","xxvi","The conference offers a note of thanks and lists its reviewers.","","1-4244-0629-3","","10.1109/ASPDAC.2007.357781","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195985","","IEEE","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets","Disch, S.; Scholl, C.","Inst. of Comput. Sci., Albert-Ludwigs-Univ. Freiburg","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","938","943","Combinational equivalence checking is an essential task in circuit design. In this paper we focus on SAT based equivalence checking making use of incremental SAT techniques which are well known from their application in bounded model checking. Based on an analysis of shared circuit structures we present heuristics which try to maximize the benefit from incremental SAT solving in this application by looking for good orders in which the equivalence of different circuit outputs is checked. Moreover, we present a reset strategy for situations where the benefit from the incremental SAT approach seems to decrease. Experimental results demonstrate that our novel method outperforms traditional methods significantly.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358110","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196156","","Application software;Boolean functions;Circuit analysis;Circuit synthesis;Computer science;Context modeling;Logic circuits;State-space methods;Tin;Very large scale integration","combinational circuits;computability;equivalence classes","bounded model checking;combinational equivalence checking;incremental SAT techniques;shared circuit structures","","5","","30","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Approaching Speed-of-light Distortionless Communication for On-chip Interconnect","Haikun Zhu; Rui Shi; Chung-Kuan Cheng; Hongyu Chen","Dept. of Comput. & Sci. Eng., California Univ., La Jolla, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","684","689","We extend the surfliner on-chip distortionless transmission line scheme and provide more details for the implementation issues. Surfliner seeks to approach distortionless transmission by intentionally adding shunt resistors between the signal line and the ground. In theory if we distributively make the shunt conductance G=RC/L, there is no distortion at the receiver end and the signal propagates at the speed of light. We show the feasibility and advantages of this shunt resistor scheme by a real design case of single-ended microstrip line in 0.10mum technology. The simulation results indicate we can achieve near perfect signaling of 10 Gbps data over a 10 mm serial link, yet no pre-emphasis/equalization or other special techniques are needed. Guidelines for determining the optimal value and spacing of the shunt resistors are also provided.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358066","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196112","","Clocks;Delay effects;Distortion;Electromagnetic propagation;Light scattering;Microstrip;Power transmission lines;Resistors;Stripline;Wire","integrated circuit interconnections;microstrip lines;transmission line theory","0.10 micron;10 Gbit/s;on-chip interconnect;shunt conductance;shunt resistors;single-ended microstrip line;speed-of-light distortionless communication;surfliner on-chip distortionless transmission line scheme","","5","","25","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks","Pant, S.; Blaauw, D.","Michigan Univ., Ann Arbor, MI","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","757","762","Power supply noise increases the circuit delay, which may lead to performance failure of a design. Decoupling capacitance (decap) addition is effective in reducing the power supply noise, thus making the supply network more robust in presence of large switching currents. Traditionally, decaps have been allocated in order to minimize the worst-case voltage drop occurring in the power grid. In this paper, we propose an approach for timing-aware decap allocation which uses global time slacks to drive the decap optimization. Non-critical gates with larger timing slacks can tolerate a relatively higher supply voltage drop as compared to the gates on the critical paths. The decap allocation is formulated as a non-linear optimization problem using Lagrangian relaxation, and modified adjoint method is used to efficiently obtain the sensitivities of objective function to decap sizes. A fast path-based heuristic is also implemented and compared with the global optimization formulation. The two approaches have been implemented and tested on ISCAS85 benchmark circuits and with grids of different sizes. Compared to uniformly allocated decaps, the proposed approach utilizes 35.5% less total decap to meet the same delay target. For the same total decap budget, the proposed approach is shown to improve the circuit delay by 10.1% on an average.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358080","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196126","","Capacitance;Circuit noise;Circuit testing;Delay;Noise reduction;Noise robustness;Power grids;Power supplies;Power systems;Voltage","circuit noise;distribution networks;optimisation;power grids;power supply circuits","ISCAS85 benchmark circuits;Lagrangian relaxation;adjoint method;circuit delay;global optimization;noncritical gates;nonlinear optimization;power distribution networks;power supply noise;switching currents;timing slacks;timing-aware decoupling capacitance allocation","","6","2","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Perspective of the Future Semiconductor Industry: Challenges and Solutions","Kwon, Oh-Hyun","President, System LSI Division, Samsung Semiconductor Business","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xii","xii","The semiconductor industry currently faces serious challenges and changes on both the business and technology fronts. The business environment is becoming more difficult. The huge investment required for new fabrication facilities is forcing many IDMs (Integrated Device Manufacturers) to change their business model to either fablite or fabless. The significant costs to develop the next generation process technologies are necessitating joint development between various companies. Furthermore, due to severe competition in the mobile and digital consumer markets, low chip prices and short time-to-market are both essential for survival. To satisfy these market requirements, heavy R&D expenses and resources are needed. However, its return on investment is becoming marginal and even uncertain. To overcome this difficult situation, the industry is experiencing consolidation of once proudly independent companies. On the technical side, controlling chip yield, power consumption and design complexity have become extremely difficult in the nano-technology era. This talk will present a perspective on how the semiconductor industry must respond to these challenges by developing new markets, new products, and new technologies. The solutions will come from (i) collaborations with key customers for new markets and products, as well as, with key partners for new technologies, and (ii) technology breakthroughs with innovative ideas, such as 3-D package, fusion technologies (OneDRAM, OneNAND), variation-tolerant designs, and low leakage devices. These approaches can lead to lower chip costs and relieve physical uncertainty problems.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261125","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Nomadik: AMobile Multimedia Application Processor Platform","Paganini, M.","Application Processor Div., STMicroelectronics, Grenoble","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","749","750","The Nomadikreg platform supports a range of consumer-oriented multimedia applications, and is specifically designed for mobile applications. The combined use of industry standard host processor, and multiple low-power DSPs associated with dedicated hardware accelerators make for a flexible, yet low-cost and low-power solution.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358078","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196124","","Batteries;Cameras;Costs;Digital signal processing;Encoding;Energy consumption;Graphics;Hardware;Multimedia systems;Reduced instruction set computing","digital signal processing chips;multimedia systems","Nomadik platform;hardware accelerators;industry standard host processor;low-power DSP;mobile multimedia application processor platform","","5","","2","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Optimization of Arithmetic Datapaths with Finite Word-Length Operands","Gopalakrishnan, S.; Kalla, P.; Enescu, F.","Electr. & Comput. Eng., Utah Univ., Salt Lake, UT","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","511","516","This paper presents an approach to area optimization of arithmetic datapaths that perform polynomial computations over bit-vectors with finite widths. Examples of such designs abound in DSP for audio, video and multimedia computations where the input and output bit-vector sizes are dictated by the desired precision. A bit-vector of size m represents integer values reduced modulo 2m(%2m). Therefore, finite word-length bit-vector arithmetic can be modeled as algebra over finite integer rings, where the bit-vector size dictates the ring cardinality. This paper demonstrates how the number-theoretic properties of finite integer rings can be exploited for optimization of bit-vector arithmetic. Along with an analytical model to estimate the implementation cost at RTL, two algorithms are presented to optimize bit-vector arithmetic. Experimental results, conducted within practical CAD settings, demonstrate significant area savings due to our approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358037","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196083","","Algebra;Circuit synthesis;Computational modeling;Costs;Digital arithmetic;Digital signal processing;Mathematical model;Polynomials;Power system modeling;Signal processing algorithms","CAD;digital arithmetic;polynomial approximation;vectors","CAD;area optimization;arithmetic datapaths;bit vectors;finite integer rings;finite word length;operands;polynomial computations","","0","","23","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique","Pantonial, R.; Khan, A.; Miyamoto, N.; Kotani, K.; Sugawa, S.; Ohmi, T.","Graduate Sch. of Eng., Tohoku Univ., Sendai","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","108","109","This paper studies issues concerning dynamically reconfigurable FPGA (DRFPGA). It reports the architecture and performance of Flexible Processor III (FP3), a newly proposed DRFPGA. The FP3 employs a new shift register-type temporal interconnect to reduce operation delay. Designed and fabricated in 0.35mum 2P3M CMOS technology, FP3 works correctly as a multi-context FPGA. Our experimental results show that there exist cases where the best user circuit speed was achieved when 2 contexts were in use for a benchmark circuit. This is because of the reduction of buffers in the critical path by temporal partitioning.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357964","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196010","","Added delay;CMOS technology;Communication switching;Context;Field programmable gate arrays;Hardware;Integrated circuit interconnections;Logic circuits;Reconfigurable logic;Wire","CMOS logic circuits;field programmable gate arrays;integrated circuit interconnections;logic partitioning;reconfigurable architectures;shift registers","2P3M CMOS technology;FP3;Flexible Processor III;buffers reduction;dynamically reconfigurable FPGA;improved execution speed;multicontext FPGA;reduced operation delay;shift register;temporal interconnect;temporal partitioning","","1","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Table of contents","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","nil1","nil15","The following topics were dealt with: trusted hardware; system level methods; formal and semi-formal verification techniques; leakage power analysis and optimisation; on-chip communication networks; signal and power delivery integrity; embedded systems; statistical techniques for timing analysis and design; distributed computing; FPGA; automotive industry; power-aware testing; synthetic biology; and resource allocation.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261130","","","automotive electronics;biocomputing;distributed algorithms;embedded systems;field programmable gate arrays;formal verification;optimisation;power system faults;resource allocation","FPGA;automotive industry;distributed computing;embedded systems;formal verification;leakage power analysis;on-chip communication networks;optimisation;power delivery integrity;power-aware testing;resource allocation;semiformal verification;signal integrity;statistical techniques;synthetic biology;system level methods;timing analysis;trusted hardware","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures","Ostler, C.; Chatha, K.S.","Arizona State Univ., Tempe","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","801","804","Network processor architectures incorporate block multi-threading to alleviate the performance degradation due to memory access latencies. Application design on such architectures requires the determination of the number of threads, and mapping of data items to the various memory elements such that the overall throughput is maximized. The paper presents a quasi-polynomial time approximation algorithm for the multi-threading aware data mapping problem which can be shown to be NP complete. The algorithm generates solutions with throughput no less than 1/(2(1+isin)) optimal and data memory requirements no more than (1 + isin) times the memory constraints. Experimental results obtained by mapping applications on the Intel IXP 2400 network processor demonstrate that the algorithm is able to generate solutions whose throughput is within 80% of the optimal when isin = 0.5.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261293","Algorithms;Block multi-threading;Network processing;Performance","Approximation algorithms;Computer architecture;Computer science;Data engineering;Memory management;Permission;Programming profession;Telecommunication traffic;Throughput;Time factors","approximation theory;computational complexity;computer architecture;microprocessor chips;multi-threading","NP complete;block multi-threaded network processor architectures;data mapping;data memory requirements;memory access latencies;quasi-polynomial time approximation algorithm","","0","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"New Block-Based Statistical Timing Analysis Approaches Without Moment Matching","Ruiming Chen; Hai Zhou","Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","462","467","With aggressive scaling down of feature sizes in VLSI fabrication, process variation has become a critical issue in designs. We show that two necessary conditions for the ""Max"" operation are actually not satisfied in the moment matching based statistical timing analysis approaches. We propose two correlation-aware block-based statistical timing analysis approaches that keep these necessary conditions, and prove that our approaches always achieve tight lower bound and upper bound of the yield. Especially, our approach always gets the tight upper bound of the yield irrespective of the distributions that random variables have.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358029","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196075","","Computer science;Delay;Fabrication;Gaussian distribution;Impedance matching;Random variables;Timing;Upper bound;Very large scale integration;Wire","VLSI;statistical analysis","VLSI fabrication;correlation aware;random variables;statistical timing analysis","","0","1","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"list-reviewer","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xx","xxiii","The conference offers a note of thanks and lists its reviewers.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261128","","IEEE","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation","Copty, S.; Jaeger, I.; Katz, Y.; Vinov, M.","IBM, Haifa","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","891","895","Parallelism in system architecture and design imposes a verification challenge as the exponential growth in the number of execution combinations becomes unwieldy. We report on a method for system-level test case generation. This method relies on dynamic interleaving of scenarios from the core level or sub-system level. We discuss the relevance of this method for the system level. We also describe a tool that implements this method and show how it was used in IBM for system verification of the Xbox 360 chip and power management in the cell processor, as well as verification of the pSeries eServers. We claim that this method shortened the system level verification cycle and allowed reuse in and across projects, which led to exposure of system-level bugs in a relatively short time.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261309","Experimentation;Functional verification;Measurement;System verification;Test generation;Verification","Computer bugs;Concurrent computing;Energy management;Interleaved codes;Laboratories;Parallel processing;Permission;Power system management;Protocols;System testing","formal verification","IBM;Xbox 360 chip;cell processor;dynamic interleaving;execution combinations;intelligent scenario interleaving;pSeries eServers;power management;system architecture parallelism;system level test generation;system verification;verification challenge","","0","1","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise","Min Zhao; Panda, R.; Reschke, B.; Yuhong Fu; Mewett, T.; Chandrasekaran, S.; Sundareswaran, S.; Shu Yan","Freescale Semicond. Inc., Austin","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","162","167","Decap allocation are the primary methods for addressing the dynamic voltage, noise problem of on-chip power networks. When space in the immediate proximity of a hot, spot is constrained, simply adding decoupling capacitance without improving the local wiring is ineffective. Based on this key observation, we propose an efficient co-optimization of decap allocation and local wiring enhancement. The method solves a linear program (LP) iteratively and is based on the decap budgeting algorithm [10], Experimental results on two actual chip designs demonstrate the area and run-lime, efficiency of the co -optimization algorithm. Moreover, it provides excellent solutions even in cases where decap allocation alone fails to provide a feasible, solution.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261164","Alogrithms;Co-optimization;Dynamic noise;On-chip Decoupling Capacitance;Reliability;Verification;Wire Enhancement;decap","Capacitance;Wire","capacitance;circuit optimisation;distribution networks;linear programming;wiring","decap allocation;dynamic voltage noise;linear program;on-chip decoupling capacitance;on-chip power networks;wire co-optimization","","0","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Modeling the Function Cache for Worst-Case Execution Time Analysis","Kirner, R.; Schoeberl, M.","Tech. Univ., Vienna","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","471","476","Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with function caches, a special kind of instruction cache that caches whole functions only. This cache was designed with the aim to be more predictable for the worst-case than existing instruction caches. Within this paper we developed a cache analysis technique for the function cache. One of the new concepts of this analysis technique is the local persistence analysis, which allows to precisely model the function cache.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261230","Performance;Verification;WCET;cache analysis;function cache;worst-case execution time","Contracts;Filling;Flow graphs;Hardware;Java;Performance analysis;Permission;Real time systems;System-on-a-chip;Timing","cache storage;program diagnostics","cache analysis;function cache modeling;hardware behavior modeling;instruction cache;local persistence analysis;static worst-case execution time analysis;systems analysis","","0","","13","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application","Pimentel, J.R.; Paskvan, J.","Kettering Univ., Flint","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","290","293","In this paper, we describe several experiments designed to characterize jitter in an actual automotive application designed using FlexCAN, a CAN based communication architecture. Large and variable jitter has been a liability of the CAN protocol. The paper also explains how FlexCAN reduces jitter by using a simple message scheduling technique that synchronized with control system applications.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261193","Automotive;CAN;Drive-by-Wire;Experimentation;FlexCAN;Jitter;Measurement;Performance","Access protocols;Automotive applications;Automotive engineering;Delay;Error correction;Graphics;Jitter;Permission;Proposals;Scheduling","automotive electronics;controller area networks;jitter","CAN protocol;FlexCAN;communication architecture;drive-by- wire automotive application;jitter analysis;message scheduling technique;variable jitter","","0","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect","Nieuwoudt, A.; Mondal, M.; Massoud, Y.","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","708","713","Single-walled carbon nanotube (SWCNT) bundles have the potential to provide an attractive solution for the resistivity and electromigration problems faced by traditional copper interconnect. In this paper, we evaluate the performance and reliability of nanotube bundles for future VLSI applications. We develop a scalable equivalent circuit model that captures the statistical distribution of metallic nanotubes while accurately incorporating recent experimental and theoretical results on inductance, contact resistance, and ohmic resistance. Leveraging the circuit model, we examine the performance and reliability of nanotube bundles including inductive effects. The results indicate that SWCNT interconnect bundles can provide significant improvement in delay over copper interconnect depending on the bundle geometry and process technology.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358070","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196116","","Carbon nanotubes;Conductivity;Contact resistance;Copper;Electromigration;Equivalent circuits;Inductance;Integrated circuit interconnections;Statistical distributions;Very large scale integration","VLSI;carbon nanotubes;contact resistance;copper;equivalent circuits;integrated circuit interconnections;integrated circuit modelling;statistical distributions","Cu;VLSI applications;contact resistance;copper interconnect;inductance;inductive effects;metallic nanotubes;ohmic resistance;on-chip interconnect;scalable equivalent circuit model;single-walled carbon nanotube bundles;statistical distribution","","25","","28","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Message from Technical Program Committee","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","iv","iv","","","1-4244-0629-3","","10.1109/ASPDAC.2007.357769","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195973","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Practical Implementation of Stochastic Parameterized Model Order Reduction via Hermite Polynomial Chaos","Yi Zou; Yici Cai; Qiang Zhou; Xianlong Hong; Tan, S.X.-D.; Le Kang","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","367","372","This paper describes the stochastic model order reduction algorithm via stochastic Hermite polynomials from the practical implementation perspective. Comparing with existing work on stochastic interconnect analysis and parameterized model order reduction, we generalized the input variation representation using polynomial chaos (PC) to allow for accurate modeling of non-Gaussian input variations. We also explore the implicit system representation using sub-matrices and improved the efficiency for solving the linear equations utilizing block matrix structure of the augmented system. Experiments show that our algorithm matches with Monte Carlo methods very well while keeping the algorithm effective. And the PC representation of non-Gaussian variables gains more accuracy than Taylor representation used in previous work (Wang et al., 2004).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358013","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196059","","Analytical models;Chaos;Circuit simulation;Equations;Integrated circuit interconnections;Polynomials;Stochastic processes;Stochastic systems;System performance;Taylor series","integrated circuit interconnections;integrated circuit modelling;polynomial matrices;reduced order systems;stochastic processes","Hermite polynomial chaos;Monte Carlo methods;block matrix structure;implicit system representation;linear equations;nonGaussian input variations;stochastic Hermite polynomials;stochastic interconnect analysis;stochastic model order reduction algorithm;stochastic parameterized model order reduction","","7","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Architectural Optimizations for Text to Speech Synthesis in Embedded Systems","Dey, S.; Kedia, M.; Basu, A.","Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","298","303","The increasing processing power of embedded devices have created the scope for certain applications that could previously be executed in desktop environments only, to migrate into handheld platforms. An important feature of the computing systems of modern times is their support for applications that interact with the user by synthesizing natural speech output. Such applications deliver state of the art performance in desktop environments. However, the real-time performance of such applications in handheld platforms with on-line incoming text streams have not been explored till date. In this work, the performance of a text to speech synthesis application is evaluated on embedded processor architectures and modifications in the underlying hardware platform are proposed for real time performance improvement of the concerned application.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358002","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196048","","Application software;Computer architecture;Databases;Embedded system;Engines;Hardware;Humans;Natural languages;Performance analysis;Speech synthesis","embedded systems;microprocessor chips;speech synthesis","architectural optimizations;embedded devices;embedded processor architectures;embedded systems;online incoming text streams;text to speech synthesis","","0","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Transition Skew Coding: A Power and Area Efficient Encoding Technique for Global On-Chip Interconnects","Akl, C.J.; Bayoumi, M.A.","The Center for Adv. Comput. Studies, Louisiana at Lafayette Univ., LA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","696","701","Global signaling is becoming more and more challenging as technology scales down toward the deep submicron. We propose a new bus encoding technique, transition skew coding, that targets many of the global interconnects challenges such as crosstalk, peak energy and current, switching and leakage power, repeaters area, wiring area, signal integrity and noise. Simulations are done on different bus lengths using a 90nm library. Repeaters sizing and spacing are optimized, and the proposed encoded bus is compared against a standard bus and a bus with shields inserted between every two wires. The encoding and decoding latencies are also analyzed. Simulations show that transition skew coding is efficient in terms of energy and area with low encoding and decoding latency overhead.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358068","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196114","","CMOS technology;Capacitance;Crosstalk;Decoding;Delay;Encoding;Leakage current;Repeaters;Wires;Wiring","encoding;integrated circuit interconnections","90 nm;bus encoding technique;decoding latencies;encoding latencies;global on-chip interconnects;transition skew coding","","3","","19","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Delay Uncertainty Reduction by Interconnect and Gate Splitting","Agarwal, V.; Jin Sun; Mitev, A.; Wang, J.","Electr. & Comput. Eng. Dept., Arizona Univ., Tucson, AZ","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","690","695","Traditional timing variation reduction techniques are only able to decrease the gate delay variation by incurring a delay overhead. In this work, we propose novel and effective splitting based variation reduction techniques for both interconnect and gate. We developed a new tool called TURGIS: timing uncertainty reduction by gate-interconnect splitting which reduces the timing variations of a circuit and presents little delay overhead at the primary output. It is shown that using splitting on interconnect can reduce the chemical-mechanical polishing (CMP) induced dishing effect and can result in decrease at an average of 5% in mean interconnect delay in addition to its variation. Improvements of up to 30% are achieved on timing variation for gates of various size while reduction of 55% can be observed in interconnect delay variation.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358067","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196113","","Added delay;Chemicals;Costs;Delay effects;Digital circuits;Integrated circuit interconnections;Manufacturing processes;Sun;Timing;Uncertainty","chemical mechanical polishing;delays;integrated circuit interconnections","CMP;chemical-mechanical polishing;delay uncertainty reduction;gate splitting;interconnect delay variation;interconnect splitting;splitting based variation reduction techniques;timing uncertainty reduction by gate-interconnect splitting","","0","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A 90nm 816 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations","Sugihara, Y.; Kotani, M.; Katsuki, K.; Kobayashi, K.; Onodera, H.","Dept. of Commun. & Comput. Engeineering, Kyoto Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","122","123","We have fabricated an LUT-based FPGA device with functionalities measuring within-die variations in a 90nm process. Measured variations are used to configure each device to maximize the operating frequency by allocating critical paths in faster portions. Variations are measured using ring oscillators implemented as a configuration of the FPGA. Placement optimization using a simple model circuit reveals that performance of the circuit is enhanced by 4% in average, which is the same amount as the measured within-die variations. The yield is enhanced by 32% to the worst case.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357971","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196017","","Clocks;Counting circuits;Degradation;Field programmable gate arrays;Frequency conversion;Manufacturing;Ring oscillators;Semiconductor device measurement;Switches;Velocity measurement","field programmable gate arrays;nanotechnology;optimisation;table lookup","90 nm;LUT-based FPGA device;placement optimization;ring oscillators;simple model circuit;within-die variations","","0","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"BddCut: Towards Scalable Symbolic Cut Enumeration","Ling, A.C.; Jianwen Zhu; Brown, S.D.","Dept. Electr. & Comput. Eng., Toronto Univ., Ont.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","408","413","While the covering algorithm has been perfected recently by the iterative approaches, such as DAOmap and IMap, its application has been limited to technology mapping. The main factor preventing the covering problem's migration to other logic transformations, such as elimination and resynthesis region identification found in SIS and FBDD, is the exponential number of alternative cuts that have to be evaluated. Traditional methods of cut generation do not scale beyond a cut size of 6. In this paper, a symbolic method that can enumerate all cuts is proposed without any pruning, up to a cut size of 10. We show that it can outperform traditional methods by an order of magnitude and, as a result, scales to 100K gate benchmarks. As a practical driver, the covering problem applied to elimination is shown where it can not only produce competitive area, but also provide more than 6times average runtime reduction of the total runtime in FBDD, a BDD based logic synthesis tool with a reported order of magnitude faster runtime than SIS and commercial tools with negligible impact on area.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358020","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196066","","Application software;Binary decision diagrams;Boolean functions;Circuit synthesis;Data structures;Iterative algorithms;Iterative methods;Logic;Runtime;Table lookup","logic CAD","BddCut;FBDD;covering algorithm;logic synthesis;logic transformations;resynthesis region identification;scalable method;symbolic cut enumeration","","0","3","17","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Signal-to-Memory Mapping Analysis for Multimedia Signal Processing","Luican, I.I.; Zhu, H.; Balasa, F.","Dept. of Comput. Sci., Illinois Univ., Chicago, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","486","491","The storage requirements in data-dominant signal processing systems, whose behavior is described by array-based, loop-organized algorithmic specifications, have an important impact on the overall energy consumption, data access latency, and chip area. Finding the optimal storage of the usually large arrays from these behavioral specifications is an important step during memory allocation. This paper proposes more efficient algorithms for the intra-array storage mapping models of De Greef (De Greef, et al., 1997) and Troncon (Troncon, et al., 2002), resulting in an implementation several time faster than the original ones.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358033","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196079","","Array signal processing;Computer science;Delay;Energy consumption;Energy storage;Lattices;Signal analysis;Signal mapping;Signal processing;Signal processing algorithms","digital storage;embedded systems;multimedia systems","mapping analysis;multimedia signal processing;signal to memory;storage mapping","","2","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Runtime leakage power estimation technique for combinational circuits","Yu-Shiang Lin; Sylvester, D.","Electron. Eng. & Comput. Sci., Michigan Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","660","665","This paper carefully examines subthreshold leakage during circuit operation (runtime) and develops a novel analysis technique to capture this important effect, which is currently ignored in traditional steady-state leakage calculation approaches. We implement novel dynamic and static estimation methods that provide significant speed improvements over full SPICE simulations and yield estimation errors of approximately 12% on average compared to more than 2times errors in steady-state based subthreshold leakage analysis.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358062","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196108","","Circuit simulation;Combinational circuits;Power dissipation;Runtime;Semiconductor device modeling;Steady-state;Subthreshold current;Switching circuits;Voltage;Yield estimation","SPICE;combinational circuits;estimation theory;leakage currents","SPICE simulations;combinational circuits;dynamic estimation methods;error estimation;runtime leakage power estimation technique;static estimation methods;subthreshold leakage analysis","","1","","16","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"22-29GHz Ultra-Wideband CMOS Pulse Generator for Collision Avoidance Short Range Vehicular Radar Sensors","Oncu, A.; Badalawa, B.B.M.; Tong Wang; Fujishima, M.","Sch. of Frontier Sci., Tokyo Univ., Kashiwa","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","94","95","The pseudo millimeter wave 22-29GHz ultra-wideband (UWB) is attractive for the applications in short-range (SR) automotive radar sensors in order to contribute to significant reduction of traffic fatalities. Although CMOS is suitable for the short-range radar since processing units can be implemented in the same chip with the UWB front-end building block, it is difficult to operate CMOS pulse generators at such a high frequency. To realize the pseudo-millimeter-wave band using CMOS, we have proposed a new pulse generator consisting of a series of delay cells and edge combiners with waveform shaping. As a result of measurement using 90nm CMOS technology, 1Gbps pulses are successfully generated with a power consumption of 1.4mW at a supply voltage of 0.9V. This result is the key technology for a one-chip SR cost effective radar sensors.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357957","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196003","","CMOS process;CMOS technology;Collision avoidance;Millimeter wave radar;Millimeter wave technology;Pulse generation;Pulse measurements;Strontium;Ultra wideband radar;Ultra wideband technology","CMOS integrated circuits;automotive electronics;collision avoidance;microwave integrated circuits;nonelectric sensing devices;pulse generators;road vehicle radar;ultra wideband technology","0.9 V;1 Gbit/s;1.4 mW;22 to 29 GHz;90 nm;CMOS technology;UWB front-end;collision avoidance;delay cells;edge combiners;pseudomillimeter-wave band;short range vehicular radar sensors;ultrawideband CMOS pulse generator;waveform shaping","","2","","2","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Preferable Improvements and Changes to FB-DiMM High-Speed Channel for 9.6Gbps Operation","Hiraishi, A.; Sugano, T.; Kusamitsu, H.","Technol. & Dev. Office, Elpida Memory Inc., Kanagawa","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","841","845","In this paper we showed the signal degradation parts in high-speed channel of FB-DiMM system. And we also showed possible countermeasure. For the verification propose and also for establishing the precise modeling and simulation method, we compared measurement and simulation up to 9.6Gbps operation with test board. And we get good relation between them. After getting the calculated loss budget of estimated system, we made recommendations of preferable changes to main board and DiMM socket.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358094","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196140","","Connectors;Fingers;Frequency;Impedance;Propagation losses;Random access memory;Scattering parameters;Sockets;Strips;Surface-mount technology","buffer circuits;high-speed integrated circuits;integrated circuit modelling;integrated memory circuits","9.6 Gbits/s;DiMM socket;fully buffered-DiMM high-speed channel;signal degradation;test board","","0","1","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Wideband CMOS LC-VCO Using Variable Inductor","Ohashi, K.; Ito, Y.; Yoshihara, Y.; Okada, K.; Masu, K.","Integrated Res. Inst., Tokyo Inst. of Technol., Yokohama","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","98","99","This paper proposes a wide-range tunable CMOS voltage controlled oscillator (VCO). VCO uses an on-chip variable inductor and switched capacitors as variable elements. The VCO was fabricated using a standard 0.18 mum CMOS process with five metal layers. The oscillation frequency can be tuned from 1.28 GHz to 2.75 GHz with tuning range of 72 %.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357959","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196005","","Capacitors;Circuits;Inductance;Inductors;Phase noise;Radio frequency;Spirals;Tuning;Voltage-controlled oscillators;Wideband","CMOS integrated circuits;UHF integrated circuits;UHF oscillators;circuit tuning;inductors;switched capacitor networks;voltage-controlled oscillators","0.18 micron;1.28 to 2.75 GHz;CMOS process;switched capacitors;tunable CMOS voltage controlled oscillator;variable inductor;wideband CMOS LC-VCO","","0","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Reduced-Order Wide-Band Interconnect Model Realization using Filter-Based Spline Interpolation","Nieuwoudt, A.; Alam, M.; Massoud, Y.","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","373","378","In the paper, we develop a systematic methodology for modeling sampled interconnect frequency response data based on spline interpolation. Through piecewise polynomial interpolation, we are able to avoid the numerical problems associated with global polynomial fitting and generate higher order systems to model simulated or measured wideband frequency response data. We reduce the complexity of the generated systems using a data point pruning algorithm and by applying model order reduction based on balanced truncation. The methodology provides substantially greater accuracy than global polynomial approximation while only having O(n) growth in model complexity.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358014","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196060","","Delay estimation;Frequency response;Interpolation;Least squares approximation;Polynomials;Power system interconnection;Power system modeling;Spline;Transfer functions;Wideband","circuit complexity;frequency response;integrated circuit interconnections;integrated circuit modelling;interpolation;polynomial approximation;splines (mathematics)","balanced truncation;data point pruning algorithm;filter-based spline interpolation;global polynomial approximation;global polynomial fitting;higher order systems;model complexity;model order reduction;piecewise polynomial interpolation;reduced-order wide-band interconnect model realization;sampled interconnect frequency response data","","0","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Copyright page","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","ii","ii","Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center. The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors or the Institute of Electrical and Electronics Engineers, Inc.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357767","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195971","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Buffer Insertion for Yield Optimization Under Process Variations","Ruiming Chen; Hai Zhou","Dept. of Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","19","24","With the emerging process variations in fabrication, the traditional corner-based timing optimization techniques become prohibitive. Buffer insertion is a very useful technique for timing optimization. In this paper, we propose a buffer insertion algorithm with the consideration of process variations. We use the solutions from the deterministic buffering that sets all the random variables at their nominal values to guide the statistical buffering algorithm. Our algorithm keeps the solution lists short, and always achieves higher yield than the deterministic buffering. The experimental results demonstrate that the exiting approaches cannot handle large cases efficiently or effectively, while our algorithm handles large cases very efficiently, and improves the yield more than 12% on average.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357786","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195990","","Capacitance;Computer science;Delay;Fabrication;Geometry;Pins;Probability;Random variables;Timing;Wire","circuit CAD;integrated circuit yield;manufacturing processes;optimisation;statistical distributions","deterministic buffering;fast buffer insertion;process variations;statistical buffering algorithm;timing optimization;yield optimization","","1","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS","Woo-Chul Jeun; Soonhoi Ha","Dept. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","44","49","It is attractive to use the OpenMP as a parallel programming model on a multiprocessor system-on-chip (MPSoC) because it is easy to write a parallel program in the OpenMP and there is no standard method for parallel programming on an MPSoC. In this paper, we propose an effective OpenMP implementation and translation for major OpenMP directives on an MPSoC with physically shared memories, hardware semaphores, and no operating system.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357790","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195994","","Computer science;Electronic mail;Hardware;Kernel;Libraries;Linux;Multiprocessing systems;Operating systems;Parallel programming;Yarn","application program interfaces;microprocessor chips;microprogramming;parallel programming;program interpreters;shared memory systems;system-on-chip","OpenMP;hardware semaphores;multiprocessor system-on-chip;parallel programming;shared memory system","","14","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fast Placement Optimization of Power Supply Pads","Yu Zhong; Wong, M.D.F.","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","763","767","Power grid networks in VLSI circuits are required to provide adequate input supply to ensure reliable performance. In this paper, we propose algorithms to find the placement of power pads that minimize not only the worst voltage drop but also the voltage deviation across the power grid. Our algorithm uses simulated annealing to minimize the total cost of voltage drops. The key enabler for efficient optimization is a fast localized node-based iterative method to compute the voltages after each movement of pads. Experimental results show that our algorithm demonstrates good runtime characteristics for power grids with large numbers of pad candidates in multi-million-size circuits. For a 16-million-node power grid with 646 thousand pad candidates, our algorithm took 72 minutes to improve the worst voltage drop from 0.398V to 0.196V and reduce the deviation of voltages on the power grid from 0.134V to 0.0241V.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358081","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196127","","Circuit simulation;Computational modeling;Costs;Iterative algorithms;Optimization methods;Power grids;Power supplies;Simulated annealing;Very large scale integration;Voltage","VLSI;distribution networks;power grids;power supply circuits","0.134 to 0.024 V;0.398 to 0.196 V;72 mins;VLSI circuits;iterative method;power grid networks;power supply pads;simulated annealing;voltage deviation","","9","","8","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Low Power Techniques for Mobile Application SoCs Based on Integrated Platform ""UniPhier""","Nakajima, M.; Yamamoto, T.; Yamasaki, M.; Hosoki, T.; Sumita, M.","Strategic Semicond. Dev. Center, Matsushita Electr. Ind. Co., Ltd., Osaka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","649","653","In this paper, we describe the various low power techniques for mobile application SoCs based on the integrated platform ""UniPhier"". To minimize SoC power dissipation, hierarchical approaches from UniPhier Soc level, UniPhier processor level, IPP (instruction parallel processor) level, and circuit level are adopted. As SoC level, 1) well functionally isolated 5 major units of UniPhier SoC architecture, 2) dedicated stream DMA controller which can minimize CPU load and memory access. As UniPhier processor level, 1) UniPhier processor consists of IPP with dedicated low power hardware engine, 2) VMP (virtual multi-processor) mechanism with micro sleep which can reduce average power consumption in case of multiple tasks concurrent operation, 3) intermittent operation with the combination of micro-sleep and clock/power down scheme in case of very light load operation. As IPP level, 1) sophisticated instruction fetch buffer mechanism which can reduce more than 50% memory access for instruction fetch. 2) Hierarchical and selective clock gating scheme by detailed clock power analysis and clock activity rate analysis on real application.) Optimized physical implementation with low-power library and selective use of custom macros. As circuit level, mixed body bias technique with fixed Id and fixed Vt control which can realize 85 % delay variation suppressed and 25% ED product improvement compared with the no body bias.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358060","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196106","","Application software;Augmented virtuality;Circuits;Clocks;Computer architecture;Energy consumption;Engines;Hardware;Power dissipation;Sleep","low-power electronics;microprocessor chips;multiprocessing systems;parallel processing;system-on-chip","DMA controller;SoC power dissipation;UniPhier SoC architecture;UniPhier Soc level;UniPhier integrated platform;UniPhier processor level;clock activity rate analysis;clock gating scheme;clock power analysis;clock/power down scheme;instruction fetch buffer mechanism;instruction parallel processor level;low power techniques;mixed body bias technique;mobile application;virtual multiprocessor mechanism","","3","","7","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Multi-Drop Transmission-Line Interconnect in Si LSI","Seita, J.; Ito, H.; Okada, K.; Sato, T.; Masu, K.","Integrated Res. Inst., Tokyo Inst. of Technol., Yokohama","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","118","119","This paper proposes a branching method for on-chip transmission line (TL) interconnects, which can reduce delay and power of global interconnects. A 6-mm-long TL interconnect with a branch is fabricated by using a 0.18 mum standard Si CMOS process, and the measurement result performs 4Gbps signal transmission.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357969","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196015","","CMOS process;Capacitance;Degradation;Delay;Impedance;Integrated circuit interconnections;Large scale integration;Peer to peer computing;Power transmission lines;Transmission lines","CMOS integrated circuits;integrated circuit interconnections;silicon","0.18 micron;4 Gbit/s;6 mm;CMOS process;LSI;Si;branching method;multidrop rransmission-line interconnect","","1","","7","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Industry Liaison","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","xxiv","xxiv","","","1-4244-0629-3","","10.1109/ASPDAC.2007.357780","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195984","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Psuedo-Millimeter-Wave Up-Conversion Mixer with On-Chip Balun for Vehicular Radar Systems","Lai, I.C.H.; Fujishima, M.","Sch. of Frontier Sci., Univ. of Tokyo, Kashiwa, Japan","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","106","107","A low-power, fully integrated 20-26 GHz broadband up-conversion mixer implemented with on-chip Marchand baluns is demonstrated on 90nm CMOS technology in this paper. The baluns employ capacitive coupling between two metal layers and include slotted shields to reduce substrate losses. At 22.1 GHz, the integrated mixer achieves a conversion gain of 2 dB with a maximum power dissipation of only 11.1mW from a 1.2V dc power supply at LO power of 5 dBm.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357963","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196009","","CMOS technology;Circuits;Energy consumption;Frequency;Impedance matching;Mixers;Radar;Substrates;System-on-a-chip;Topology","CMOS integrated circuits;MMIC mixers;baluns;road vehicle radar","1.2 V;11.1 mW;2 dB;20 to 26 GHz;90 nm;CMOS technology;broadband up-conversion mixer;capacitive coupling;integrated mixer;on-chip Marchand baluns;pseudomillimeter-wave up-conversion mixer;reduced substrate losses;vehicular radar systems","","0","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies","Zhangcai Huang; Hong Yu; Kurokawa, A.; Inoue, Y.","Graduate Sch. of Inf., Waseda Univ., Kitakyushu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","565","570","With the scaling of CMOS technology, the overshooting time due to the input-to-output coupling capacitance has much more significant effect on inverter delay. Moreover, the overshooting time is also an important parameter in the short circuit power estimation. Therefore, in this paper an effective analytical model is proposed to estimate the overshooting time for the CMOS inverter in nanometer technologies. Furthermore, the influence of process variation on the overshooting time is illustrated based on the proposed model. And the accuracy of the proposed model is proved to greatly agree with SPICE simulation results.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358046","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196092","","Analytical models;CMOS process;CMOS technology;Capacitance;Circuits;Delay effects;Differential equations;Energy consumption;Inverters;Semiconductor device modeling","CMOS integrated circuits;integrated circuit modelling;invertors;nanoelectronics","CMOS inverter;CMOS technology;SPICE simulation results;input-to-output coupling capacitance;inverter delay;nanometer technologies;overshooting effect;overshooting time;process variation;short circuit power estimation","","4","","24","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Recognition of Fanout-free Functions","Tsung-Lin Lee; Chun-Yao Wang","Dept. of Comput. Sci., National Tsing Hua Univ., HsinChu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","426","431","Factoring is a logic minimization technique to represent a Boolean function in an equivalent function with minimum literals. When realizing the circuit, a function represented in a more compact form has smaller area. Some Boolean functions even have equivalent forms where each variable appears exactly once, which are known as fanout-free functions. John P. Hayes (Hayes, 1975) had devised an algorithm to determine if a function can be fanout-free and construct the circuit if fanout-free realization exists. In this paper, we propose a property and an efficient technique to accelerate this algorithm. With our improvements, execution time of this algorithm is more competitive with the state-of-the-art method (Golumbic, 2001).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358023","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196069","","Acceleration;Automatic test pattern generation;Automatic testing;Boolean functions;Circuit testing;Computer science;Councils;Input variables;Logic;Minimization","Boolean functions;minimisation of switching nets","Boolean function;equivalent function;factoring;fanout free functions;logic minimization;state of the art method","","1","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection","Ochoa-Montiel, M.A.; Al-Hashimi, B.M.; Kollig, P.","Sch. of ECS, Southampton Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","517","522","This paper describes a new dynamic-power aware high level synthesis (HLS) data path approach that considers the close interrelation between clock choice and operations throughput selection whilst attempting to minimize area, power, or a combination thereof. It is shown that the proposed approach with its compound cost function and its novel clock and operations throughput selection algorithm, obtains solutions with lower power and area than using previous relevant work (Raghunathan, 1997), Moreover, different power-area tradeoffs can be explored due to the appropriate choice of clock period and operations throughput using our novel approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358038","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196084","","Clocks;Cost function;Energy consumption;High level synthesis;Libraries;Multiplexing;Space technology;System-on-a-chip;Throughput;Voltage","clocks;high level synthesis;power aware computing","behavioural synthesis;clock;data path approach;high level synthesis;power area tradeoffs;power aware","","4","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Call for Papers","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","nil1","nil1","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358113","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196159","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Timing-Driven Algorithm for Leakage Reduction in MTCMOS FPGAs","Hassan, H.; Anis, M.; Elmasry, M.","Electr. & Comput. Eng. Dept., Waterloo Univ., Ont.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","678","683","A timing-driven MTCMOS (T-MTCMOS) CAD methodology is proposed for subthreshold leakage power reduction in nanometer FPGAs. The methodology uses the circuit timing information to tune the performance penalty due to sleep transistors according to the path delays, achieving an average leakage reduction of 44.36 % when applied to FPGA benchmarks using a CMOS 0.13mum process. Moreover, the methodology is applied to several FPGA architectures and CMOS technologies.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358065","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196111","","CMOS technology;Circuits;Delay;Field programmable gate arrays;Logic;Performance loss;Sleep;Sociotechnical systems;Subthreshold current;Timing","CMOS digital integrated circuits;circuit CAD;field programmable gate arrays;leakage currents;nanotechnology","0.13 micron;CMOS process;MTCMOS CAD methodology;MTCMOS FPGA;circuit timing information;nanometer FPGA;subthreshold leakage power reduction;timing-driven algorithm","","2","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Run-Time Memory Protection Methodology","Seshua, U.; Bussa, N.; Vermeulen, B.","NXP Semicond., Bangalore","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","498","503","In this paper we present a novel methodology to help debug memory corruption errors during application debug. In this methodology an optimal balance between hardware and software instrumentation is chosen to check at run-time all memory accesses made by an application. To achieve this balance a set of benchmark applications is first analyzed to determine their memory access patterns. The analysis results are used to make our approach low-cost both from a software performance penalty and a hardware area point-of-view. Experimental results show that our innovative approach typically requires less than 2% of a CPU in silicon area for a less than 1% run-time performance overhead. Our method is both low-cost and applicable to high performance microprocessors as well as time-constrained embedded systems.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358035","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196081","","Application software;Hardware;Instruments;Microprocessors;Pattern analysis;Performance analysis;Protection;Runtime;Silicon;Software performance","embedded systems;hardware-software codesign;system recovery","benchmark applications;debug;memory access patterns;memory corruption errors;run time memory protection","","2","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Program Phase Directed Dynamic Cache Way Reconfiguration for Power Efficiency","Banerjee, S.; Surendra, G.; Nandy, S.K.","Diagnostics Eng. Group, Sun Microsyst., Bangalore","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","884","889","Aggressive superscalar processor with deep pipeline and sophisticated speculative execution techniques is pushing the power budget to its limit. It is found that a significant portion of this power is wasted during wrong path execution and non power optimal allocation of power hungry resources. Dynamic reconfiguration of micro-architectural resources can be exploited to bring down this waste at runtime. Lack of architectural method to capture the behavior of a program at runtime makes dynamic reconfiguration a challenge. In this paper we propose a method to characterize program behavior at runtime using conflict miss pattern of a data cache, which in turn identifies different program phases in terms of cache utilization. We use this phase information to enable/disable cache ways dynamically depending on the conflict miss pattern of a program. Using a hardware tracking mechanism we ensure that the program performance (throughput in terms of IPC) does not degrade beyond a tolerable limit. Through simulation we establish that an average improvement of 32% (best case 38%) in cache power saving is achieved at the expense of less than 2% degradation in performance for SPEC-CPU and MEDIA benchmarks. The additional hardware that detects and captures the phase information is outside the critical path of the processor and does not contribute to the overall delay.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358101","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196147","","Degradation;Electronic mail;Hardware;Laboratories;Pattern matching;Phase detection;Power engineering and energy;Resource management;Runtime;Sun","cache storage;power consumption;reconfigurable architectures","conflict miss pattern;data cache;dynamic cache way reconfiguration;hardware tracking mechanism;phase information;power efficiency","","2","1","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Author index","","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","951","958","The author index contains an entry for each author and coauthor included in the proceedings record.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358112","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196158","","","","","","0","","","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Frequency Selective Model Order Reduction via Spectral Zero Projection","Alam, M.; Nieuwoudt, A.; Massoud, Y.","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","379","383","As process technology continues to scale into the nanoscale regime, interconnect plays an ever increasing role in determining VLSI system performance. As the complexity of these systems increases, reduced order modeling becomes critical. In this paper, we develop a new method for the model order reduction of interconnect using frequency restrictive selection of interpolation points based on the spectral-zeros of the RLC interconnect model's transfer function. The methodology uses the imaginary part of spectral zeros for frequency selective projection and provides stable as well as passive reduced order models for interconnect in VLSI systems. For large order interconnect models with realistic RLC parameters, the results indicate that our method provides more accurate approximations than techniques based on balanced truncation and moment matching with excellent agreement with the original system's transfer function.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358015","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196061","","Frequency;High speed integrated circuits;Integrated circuit interconnections;Integrated circuit modeling;Interpolation;Iterative methods;Large-scale systems;Stability;Transfer functions;Very large scale integration","RLC circuits;VLSI;integrated circuit interconnections;integrated circuit modelling;interpolation;reduced order systems;transfer functions","RLC interconnect model;VLSI system performance;balanced truncation;frequency restrictive selection;frequency selective model order reduction;interpolation points;moment matching;passive reduced order models;process technology;spectral zero projection;transfer function","","2","","21","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An Embedded Low Power/Cost 16-Bit Data/Instruction Microprocessor Compatible with ARM7 Software Tools","Fu-Ching Yang; Ing-Jer Huang","Dept. of Comput. Sci. & Eng., National Sun Yat-sen Univ., Kaohsiung","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","902","907","A 16-bit THUMB instruction set microprocessor is proposed for low cost/power in short-precision computing. It achieves 40% gate count, 51% power consumption and 160% clock frequency comparing to ARM7, even the performance is 67% better in narrow width memory at the same clock frequency. The ARM7 software is also compatible.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358104","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196150","","Application software;Clocks;Computer science;Costs;Energy consumption;Instruction sets;Microprocessors;Power engineering and energy;Software tools;Thumb","embedded systems;instruction sets;microprocessor chips","16 bit;ARM7 software tools;THUMB instruction set microprocessor;short-precision computing","","0","","17","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Cyclic-CPRS : A Diagnosis Technique for BISTed Circuits for Nano-meter Technologies","Chun-Yi Lee; Hung-Mao Lin; Fang-Min Wang; Li, J.C.-M.","Graduate Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","835","840","A cyclic-CPRS (column parity row selection) technique is presented to diagnose built-in self tested (BISTed) circuits, even in the presence of many unknowns and transient errors. The novel cyclic scan chains retain the transient errors and unknowns in the CUT until they are fully diagnosed. Instead of masking the unknowns, Cyclic-CPRS directly diagnoses the unknowns as if they were errors. Direct diagnosis of unknowns not only eliminates the masking circuitry but also enhances the diagnosis resolution. Experimental results show that Cyclic-CPRS is very successful even in the presence of 10% errors and unknowns. The proposed technique is especially suitable for nanometer technologies, in which transient errors and systematic defects are becoming serious problems.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358093","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196139","","Automatic testing;Built-in self-test;Circuit testing;Computer errors;Degradation;Error correction;Fault diagnosis;Hardware;Laboratories;System testing","automatic test pattern generation;built-in self test;fault diagnosis;integrated circuit testing;nanotechnology","built-in self tested circuits;circuit under test;cyclic scan chains;cyclic-column parity row selection technique;masking circuitry;nanometer technologies;systematic defects;transient errors","","0","","34","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Towards scalable and secure execution platform for embedded systems","Sakai, J.; Inoue, H.; Edahiro, M.","Syst. Devices Res. Labs., NEC Corp., Kanagawa","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","350","354","Reliability of embedded systems can be enhanced by multicore and partitioning approaches. Physical partitioning based on AMP multicore achieves runtime stability of multiple applications in a system and prevents the whole system shutdown as well even when a malicious code creeps in. Combined with logical partitioning by processor visualization and SMP technologies, the multicore architecture could realize more flexible and more scalable platform for future embedded systems.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358010","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196056","","Embedded system;Hardware;Interference;Kernel;Laboratories;Multicore processing;Multitasking;National electric code;Power system reliability;Stability","embedded systems;integrated circuit reliability;logic partitioning;microprocessor chips","AMP multicore;SMP technologies;embedded system reliability;logical partitioning;multicore architecture;physical partitioning;processor visualization;runtime stability;secure execution platform","","2","","8","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An Architecture for Combined Test Data Compression and Abort-on-Fail Test","Larsson, E.; Persson, J.","Dept. of Comput. & Inf. Sci., Linkopings Universitet","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","726","731","The low throughput at IC (integrated circuit) testing is mainly due to the increasing test data volume, which leads to high ATE (automatic test equipment) memory requirements and long test application times. In contrast to previous approaches that address either test data compression or abort-on-fail testing, we propose an architecture for combined test data compression and abort-on-fail testing. The architecture improves throughput through multi-site testing as the ATE memory requirement is constant and independent of the degree of multi-site testing. For flexibility in modifying the test data at any time, we make use of a test program for decompression; only test independent evaluation logic is added to the IC. Major advantages compared to MISR (multiple-input signature register) based schemes are that our scheme (1) allows abort-on-fail testing at clock-cycle granularity, (2) does not impact diagnostic capabilities, and (3) needs no special care for the handling of unknowns (X).","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358073","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196119","","Application specific integrated circuits;Automatic test equipment;Automatic testing;Circuit testing;Clocks;Integrated circuit testing;Logic testing;Registers;Test data compression;Throughput","automatic test equipment;data compression;integrated circuit testing;logic testing","ATE memory requirement;abort-on-fail test;automatic test equipment;clock-cycle granularity;integrated circuit testing;multi-site testing;multiple-input signature register;test data compression;test independent evaluation logic","","3","","8","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Low-Power High-Speed 180-nm CMOS Clock Drivers","Enomoto, T.; Nagayama, S.; Kobayashi, N.","Chuo Univ., Tokyo","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","126","127","The power dissipation (P<sub>T</sub>) and delay time (t<sub>dT</sub>) of a CMOS clock driver were minimized. Eight test circuits, each of which has 2 two-stage clock drivers, and a register array were fabricated using 0.18-mum CMOS technology. The first and second stages of the driver consisted of a single inverter and m inverters, respectively, and the register array stage was constructed with N delay flip-flops (D-FFs). A single inverter in the second stage drove N/m D-FFs where N was fixed at 40 and m varied from 1 to 40. Minimum P<sub>T</sub> and t<sub>dT</sub> were 251 muW and 0.640 ns, respectively and were both obtained at an m of 8. These values were 48.6% and 29.4% of maximum P<sub>T</sub> and t<sub>dT</sub> respectively. Simulated and measured results agreed well with these SPICE simulated results.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357973","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196019","","CMOS technology;Circuit testing;Clocks;Delay effects;Driver circuits;Flip-flops;Inverters;Power dissipation;Registers;SPICE","CMOS logic circuits;clocks;driver circuits;low-power electronics","0.18 micron;0.640 ns;251 muW;CMOS clock drivers;CMOS technology;delay flip-flops;delay time;power dissipation;register array","","1","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Retiming for Synchronous Data Flow Graphs","Liveris, N.; Lin, C.; Wang, J.; Zhou, H.; Banerjee, P.","Northwestern Univ., Evanston, IL","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","480","485","In this paper we present a new algorithm for retiming synchronous dataflow (SDF) graphs. The retiming aims at minimizing the cycle length of an SDF. The algorithm is provably optimal and its execution time is improved compared to previous approaches.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358032","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196078","","Delay;Digital signal processing;Flow graphs;Minimization methods;Predictive models;Processor scheduling;Production;Runtime;Scheduling algorithm;Throughput","data flow analysis;graph theory","cycle length;retiming;synchronous data flow graphs","","3","1","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Programmable Fully-Integrated GPS receiver in 0.18 m CMOS with Test Circuits","Jenabi, M.; Riahi, N.; Fotowat-Ahmady, A.","Unistar Micro Technol. Inc, Richmond Hill, Ont.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","80","85","A 0.18 m single chip GPS receiver with 19.5 mA power consumption is implemented in 6.5 mm<sup>2</sup>. A serial input digital control with additional testing structure not adding more than 4% to the Si area are used to the actual RF circuits in case of problems minimizing the number of Si runs.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357796","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196000","CMOS Radio;Global Positioning System (GPS);Receiver;Test Structure;Testability","Band pass filters;CMOS technology;Circuit testing;Energy consumption;Global Positioning System;Radio frequency;Radiofrequency integrated circuits;Receiving antennas;Satellite broadcasting;System testing","CMOS integrated circuits;Global Positioning System;UHF integrated circuits;built-in self test;digital control;radio receivers","0.18 micron;19.5 mA;CMOS radio;RF circuits;Si;global positioning system;programmable fully-integrated GPS receiver;serial input digital control;test circuits","","0","","5","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Software Technique to Improve Yield of Processor Chips in Presence of Ultra-Leaky SRAM Cells Caused by Process Variation","Goudarzi, M.; Ishihara, T.; Yasuura, H.","Syst. LSI Res. Center, Kyushu Univ., Fukuoka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","878","883","Exceptionally leaky transistors are increasingly more frequent in nano-scale technologies due to lower threshold voltage and its increased variation. Such leaky transistors may even change position with changes in the operating voltage and temperature, and hence, redundancy at circuit-level is not sufficient to tolerate such threats to yield. We show that in SRAM cells this leakage depends on the cell value and propose a first software-based runtime technique that suppresses such abnormal leakages by storing safe values in the corresponding cache lines before going to standby mode. Analysis shows the performance penalty is, in the worst case, linearly dependent to the number of so-cured cache lines while the energy saving linearly increases by the time spent in standby mode. Analysis and experimental results on commercial processors confirm that the technique is viable if the standby duration is more than a small fraction of a second.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358100","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196146","","Circuits;Degradation;Large scale integration;Manufacturing;Performance analysis;Random access memory;Redundancy;Runtime;Temperature;Threshold voltage","SRAM chips;cache storage;integrated circuit yield;microprocessor chips","cache lines;process variation;processor chips;software technique;software-based runtime technique;ultra-leaky SRAM cells","","0","4","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Model Based Layout Pattern Dependent Metal Filling Algorithm for Improved Chip Surface Uniformity in the Copper Process","Sinha, S.; Jianfeng Luo; Chiang, C.","Synopsys Inc., Mountain View, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","1","6","Thickness range, i.e. the difference between the highest point and the lowest point of the chip surface, is a key indicator of chip yield. This paper presents a novel metal filling algorithm that seeks to minimize the thickness range of the chip surface during the copper damascene process. The proposed solution considers the physical mechanisms in the damascene process, namely ECP (which is the process used to deposit Cu in the trenches) and CMP (which is the process used to polish Cu after ECP), that affect thickness range. Key predictors for the final thickness range, which is the thickness range after ECP and CMP, that can be computed efficiently are identified and used to drive the metal filling process. To the best of our knowledge, this is the first metal filling algorithm that uses an ECP model among other things to guide metal filling. Experimental results are very promising and indicate that the proposed method can significantly reduce the thickness range after metal filling. This is in sharp contrast with the density-driven approaches which often increase the thickness range after metal filling, thereby potentially adversely impacting yield. In addition, the proposed method inserts significantly smaller amount of fill when compared to the density-driven approaches. This is desirable as it limits the impact of metal filling on timing.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357783","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195987","","Copper;Dielectric materials;Fabrication;Filling;Inorganic materials;Planarization;Surface resistance;Surface topography;Timing;Wires","chemical mechanical polishing;copper;electroplating;integrated circuit yield;manufacturing processes;planarisation;surface topography","CMP process;Cu;ECP model;copper damascene process;improved chip surface uniformity;metal filling algorithm;model based layout pattern;physical mechanisms","","10","","11","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A 20 Gbps Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC with SERDES Interfaces","Yu-Hao Hsu; Min-Sheng Kao; Hou-Cheng Tzeng; Ching-Te Chiu; Jen-Ming Wu; Shuo-Hung Hsu","","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","102","103","For the first time, we implemented a reconfigurable load-balanced TDM switch IC with SERDES interface circuits for high speed networking applications. An N times N TDM switch could be constructed recursively from the TDM switch IC to achieve switching capacity of hundred gigabits per second or higher. The TDM switch IC contained a digital 8 times 8 TDM switch core with 8B10B CODECs and analog SERDES I/O interfaces. In the I/O interfaces, eight 2.56/3.2Gbps dual-mode 16/20:1 SERDES with CML buffers were developed. The 16/20:1 instead of 8/10:1 serializer and deserializer were used to reduce the required operating frequency in the switch core by half. New half-rate architectures and all static CMOS gates were used in the 16/20:1 serializer and deserializer for the low power consumption. A wide-band CML I/O buffer with our patented PMOS active load scheme was developed. All implementation were based on the 0.18 mum CMOS technology. Our implementation showed a 20 Gbps switching capacity for the 8 times 8 TDM switch IC.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357961","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196007","","Analog integrated circuits;Application specific integrated circuits;CMOS technology;Codecs;Digital integrated circuits;High speed integrated circuits;High-speed networks;Switches;Switching circuits;Time division multiplexing","CMOS integrated circuits;CMOS logic circuits;buffer storage;current-mode logic;low-power electronics;time division multiplexing","0.18 micron;20 Gbit/s;8B10B CODEC;Birkhoff-von Neumann symmetric TDM switch IC;CMOS technology;PMOS active load scheme;SERDES interfaces;all static CMOS gates;analog SERDES I/O interfaces;digital TDM switch;dual-mode SERDES;half-rate architectures;high speed networking;load-balanced TDM switch IC;low power consumption;wide-band CML buffer","","1","","3","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool","Chan, M.; Postula, A.; Yong Ding","Sch. of ITEE, Queensland Univ., Brisbane, Qld.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","74","79","This paper presents a simulation tool targeted specifically at bang-bang type phase locked loop systems. The aim of this simulator is to quickly and accurately predict important PLL transient characteristics such as capture range, locking time, and jitter. We present a behavioral model for bang-bang type PLLs, and show how the application of this model in a simulator can speed up simulation time by four to five orders of magnitude. With this performance, Monte-Carlo simulation techniques become not only feasible, but convenient. The simulator also models the major non-idealities typical of phase locked loop systems. The accuracy of the simulator is confirmed via detailed analysis and comparison with Matlab Simulink based models.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357795","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195999","","Analytical models;Clocks;Detectors;Filters;Frequency conversion;Jitter;Mathematical model;Phase detection;Phase locked loops;Predictive models","Monte Carlo methods;circuit simulation;phase locked loops","Matlab Simulink;Monte-Carlo simulation;PLLSim;bang-bang phase locked loop;behavioral model;simulation tool;transient characteristics","","0","","9","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form","Boyuan Yan; Tan, S.X.; Pu Liu; McGaughy, B.","Dept. of Electr. Eng., California Univ., Riverside, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","355","360","In this paper, we present a novel passive model order reduction (MOR) method via projection-based truncated balanced realization method, PriTBR, for large RLC interconnect circuits. Different from existing passive truncated balanced realization (TBR) methods where numerically expensive Lur'e or algebraic Riccati (ARE's) equations are solved, the new method performs balanced truncation on linear system in descriptor form by solving generalized Lyapunov equations. Passivity preservation is achieved by congruence transformation instead of simple truncations. For the first time, passive model order reduction is achieved by combining Lyapunov equation based TBR method with congruence transformation. Compared with existing passive TBR, the new technique has the same accuracy and is numerically reliable, less expensive. In addition to passivity-preserving, it can be easily extended to preserve structure information inherent to RLC circuits, like block structure, reciprocity and sparsity. PriTBR can be applied as a second MOR stage combined with Krylov-subspace methods to generate a nearly optimal reduced model from a large scale interconnect circuit while passivity, structure, and reciprocity are preserved at the same time. Experimental results demonstrate the effectiveness of the proposed method and show PriTBR and its structure-preserving version, SP-PriTBR, are superior to existing passive TBR and Krylov-subspace based moment-matching methods.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358011","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196057","descriptor form;model order reduction;passivity;structure;truncated balanced realization (TBR)","Differential algebraic equations;Engineering profession;Frequency;Integrated circuit interconnections;Large-scale systems;Linear systems;Matrix converters;RLC circuits;Riccati equations;Very large scale integration","Lyapunov matrix equations;RLC circuits;Riccati equations;integrated circuit interconnections;integrated circuit modelling;linear network analysis","Krylov-subspace methods;Lur'e equation;algebraic Riccati equations;balanced truncation;block structure;congruence transformation;descriptor form;generalized Lyapunov equations;large RLC interconnect circuits;large scale interconnect circuit;linear systems;moment-matching methods;passive interconnect macromodeling;passive model order reduction;passivity preservation;projection-based truncated balanced realization method;structure information","","2","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost","Tsung-Yi Wu; Jr-Luen Tzeng; Kuang-Yao Chen","Dept. of Electron. Eng., National Changhua Univ. of Educ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","672","677","Because the leakage current of a digital circuit depends on the states of its logic gates, assigning a minimum leakage vector (MLV) to the primary inputs and the flip-flops' output pins of the circuit that operates in the sleep mode is a feasible technique for leakage current reduction. In this paper, we propose a novel probability-based algorithm and technique that can rapidly find an MLV. Unlike most traditional techniques that ignore the leakage current overhead of the newborn MLV controller, our technique can take this overhead into account. Ignoring this overhead during solution exploration may bring a side effect that is misrecognizing a non-optimum solution as an optimum one. Experimental results show that our algorithm can reduce the leakage current up to 48% and can find the optimum solutions on 22 out of 26 small MCNC benchmark circuits.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358064","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196110","","CMOS logic circuits;Costs;Delay;Digital circuits;Leakage current;Logic circuits;Logic devices;Logic gates;Pins;Predictive models","integrated circuit testing;leakage currents;logic testing;probability","MLV controller;leakage current reduction;minimum leakage vector;probability-based algorithm","","0","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Fault Dictionary Size Reduction for Million-Gate Large Circuits","Yu-Ru Hong; Juinn-Dar Huang","Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","829","834","In general, fault dictionary is prevented from practical applications for its extremely large size. Several previous works are proposed for the fault dictionary size reduction. However, they might not be able to handle today's million-gate circuits due to the high time and space complexity. In this paper, we propose an algorithm to significantly reduce the size of fault dictionary while still preserving high diagnostic resolution. The proposed algorithm possesses extremely low time and space complexity by avoiding constructing the huge distinguishability table, which inevitably boosts up the required computation complexity. Experimental results demonstrate that the proposed algorithm is fully capable of handling industrial million-gate large circuits in a reasonable amount of runtime and memory.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358092","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196138","","Cause effect analysis;Circuit faults;Circuit testing;Dictionaries;Fabrication;Fault diagnosis;Manufacturing industries;Manufacturing processes;Runtime;Space technology","fault diagnosis;integrated circuit testing","diagnostic resolution;fault dictionary size reduction;million-gate large circuits","","3","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses","Fawnizu Azmadi Hussin; Yoneda, T.; Orailoglu, A.; Fujiwara, H.","Graduate Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Kansai Science","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","720","725","An integrated test scheduling methodology for multiprocessor system-on-chips (SOC) utilizing the functional buses for test data delivery is described. The proposed methodology handles both flat bus single processor SOC and hierarchical bus multiprocessor SOC. It is based on a resource graph manipulation and a packet-based packet set scheduling methodology. The resource graph is decomposed into a set of test configuration graphs, which are then used to determine the optimum test configurations and test delivery schedule under a given power constraint. In order to validate the effectiveness of the proposed methodology, a number of experiments are run on several modified benchmark circuits. The results clearly underscore the advantages of the proposed methodology.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358072","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196118","","Automatic testing;Circuit testing;Communication channels;Communication networks;Integrated circuit interconnections;Logic testing;Multiprocessing systems;Processor scheduling;Software testing;System testing","graph theory;integrated circuit testing;logic testing;multiprocessing systems;system-on-chip","core-based testing;flat bus single processor SOC;hierarchical bus multiprocessor SOC;hierarchical functional buses;integrated test scheduling methodology;multiprocessor system-on-chips;packet-based packet set scheduling methodology;resource graph manipulation;test configuration graphs;test data delivery","","5","","20","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm","Zhen Cao; Tong Jing; Jinjun Xiong; Yu Hu; Lei He; Xianlong Hong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","256","261","This paper presents a fast and accurate global routing algorithm, DpRouter, based on two efficient techniques: (1) dynamic pattern routing (Dpr), and (2) segment movement. These two techniques enable DpRouter to explore large solution space to achieve better routability with low time complexity. Compared with the state-of-the-arts, experimental results show that we consistently obtain better routing quality in terms of both congestion and wire length, while simultaneously achieving a more than 30x runtime speedup. We envision that this algorithm can be further leveraged in other routing applications, such as FPGA routing.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357995","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196041","","Computer science;Educational programs;Field programmable gate arrays;Heuristic algorithms;Integrated circuit synthesis;Routing;Runtime;Space exploration;Table lookup;Wire","circuit CAD;integrated circuit interconnections","DpRouter;FPGA routing;dynamic pattern routing;global routing algorithm;routing quality;segment movement technique","","11","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Control-Flow Aware Communication and Conflict Analysis of Parallel Processes","Siebenborn, A.; Viehl, A.; Bringmann, O.; Rosenstiel, W.","FZI Forschungszentrum Informatik, Karlsruhe","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","32","37","In this paper, we present an approach for control-flow aware communication and conflict analysis of systems of parallel communicating processes. This approach allows to determine the global timing behavior of such a system and to detect communication that might produce conflicts on shared communication resources. Furthermore, we show the incorporation of temporal environment models in order to analyze their influence on the system behavior. Based on the determined conflicts, an automated allocation and binding approach for shared resources to resolve potential access conflicts is proposed. All analysis steps can be performed starting with a TLM SystemC model of the entire system without any need for user interaction. Finally, a SystemC model of a Viterbi decoder is used as case study to demonstrate the capability of our approach.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357788","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4195992","","Automata;Communication system control;Computational modeling;Control systems;Decoding;Delay;Performance analysis;Petri nets;Timing;Viterbi algorithm","Viterbi decoding;formal verification;parallel processing;program control structures;shared memory systems","TLM SystemC model;Viterbi decoder;access conflicts;automated allocation approach;automated binding approach;conflict analysis;control-flow aware communication;global timing behavior;parallel processes;shared communication resources;system behavior;temporal environment models","","5","","15","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Reconfigurable CMOS Low Noise Amplifier Using Variable Bias Circuit for Self Compensation","Fukuda, S.; Kawazoe, D.; Okada, K.; Masu, K.","Integrated Res. Inst., Tokyo Inst. of Technol., Yokohama","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","104","105","This paper proposes a self compensation technique. For LNAs, large power gain and large input signal results in too large output signal and distortion. To make matters worse, input power varies by process variation, temperature, simulation error, and so on. To solve the problem, the proposed LNA is equipped with variable bias circuit and can be reconfigured by bias voltage of transistors. It contributes to power reduction, compensation of intermodulation. The proposed LNA achieves more than 33 dBm in DeltaIM3, if the input power increases more than -30 dBm. Moreover the output power is less than about -12 dBm, which is 87 % of power reduction.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357962","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196008","","CMOS memory circuits;CMOS process;Circuit noise;Degradation;Flexible printed circuits;Low-noise amplifiers;Power generation;Radio frequency;Temperature sensors;Voltage","CMOS integrated circuits;compensation;low noise amplifiers","intermodulation compensation;power reduction;reconfigurable CMOS low noise amplifier;self compensation;variable bias circuit","","0","","4","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems","Minje Jun; Kwanhu Bang; Hyuk-Jun Lee; Naehyuck Chang; Eui-Young Chung","Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","159","164","We present a bus arbitration scheme for soft real-time constrained embedded systems. Some masters in such systems are required to complete their work for given timing constraints, resulting in the satisfaction of system-level timing constraints. The computation time of each master is predictable, but it is not easy to predict its data transfer time since the communication architecture is mostly shared by several masters. Previous works solved this issue by minimizing the latencies of several latency-critical masters, but the side effect of these methods is that it can increase the latencies of other masters, hence they may violate the given timing constraints. Unlike previous works, our method uses the concept of ""slack"" in order to make the latency as close as its given constraint, resulting in the reduction of the side effect. The proposed arbitration scheme consists of bandwidth-conscious arbiter and scheduler. The arbiter can be any existing bandwidth-conscious arbiter and the scheduler implements the latency-awareness proposed in this paper. The scheduler is involved in the arbitration only when it observes a request whose slack is not sufficient for the given timing constraint. The experimental results show that our method outperforms the conventional round-robin arbiter by more than 100% in the best case in terms of the longest violated cycles.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357979","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196025","","Bandwidth;Decoding;Delay;Embedded computing;Embedded system;Real time systems;Throughput;Time division multiple access;Time to market;Timing","embedded systems;system buses;system-on-chip","bandwidth-conscious arbiter;bandwidth-conscious scheduler;data transfer time;latency-critical masters;slack-based bus arbitration scheme;soft real-time constrained embedded systems;timing constraints","","6","","13","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Short-Circuit Compiler Transformation: Optimizing Conditional Blocks","Ghodrat, M.A.; Givargis, T.; Nicolau, A.","Dept. of Comput. Sci. Center for Embedded Comput. Syst., California Univ., Irvine, CA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","504","510","We present the short-circuit code transformation technique, intended for embedded compilers. The transformation technique optimizes conditional blocks in high-level programs. Specifically, the transformation takes advantage of the fact that the Boolean value of the conditional expression, determining the true/false paths, can be statically analyzed to determine cases when one or the other of the true/false paths are guaranteed to execute. In such cases, code is generated to bypass the evaluation of the conditional expression. In instances when the bypass code is faster to evaluate than the conditional expression, a net performance gain is obtained. Our experiments with the Mediabench applications show that the short-circuit transformation yields a an average of 35.1% improvement in execution time for SPARC and an average of 36.3% improvement in execution time for ARM. We also measured an average of 36.4% reduction in power consumption for ARM.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358036","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196082","","Embedded computing;Embedded software;Embedded system;Energy consumption;Optimizing compilers;Performance gain;Power measurement;Software performance;Software systems;Time to market","Boolean algebra;embedded systems;high level synthesis;program compilers","ARM;Boolean value;code transformation;conditional blocks;embedded compilers;high level programs;short circuit compiler","","0","","18","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"RunBasedReordering: A Novel Approach for Test Data Compression and Scan Power","Hao Fang; Chenguang Tong; Xu Cheng","Micro Processor Res. & Dev. Center, Peking Univ., Beijing","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","732","737","As the large size of test data volume is becoming one of the major problems in testing system-on-a-chip (SoC), several compression coding schemes have been proposed. Extended frequency-directed run-length (EFDR) is one of the best coding compression schemes. In this paper, we present a novel algorithm named RunBasedReordering (RBR), which is based on EFDR codes. Three techniques have been applied to this algorithm: scan chain reordering, scan polarity adjustment and test pattern reordering. The experiment results show that the test data compression ratio is significantly improved and scan power consumption is dramatically reduced. Moreover, our algorithm can be easily integrated into the existing industrial flow with little area penalty.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.358074","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196120","","Automatic testing;Energy consumption;Frequency;Huffman coding;Logic testing;Research and development;Silicon;System testing;System-on-a-chip;Test data compression","automatic test pattern generation;data compression;integrated circuit testing;runlength codes","EFDR codes;RunBasedReordering algorithm;extended frequency-directed run-length codes;scan chain reordering;scan polarity adjustment;test data compression;test pattern reordering","","2","","14","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits","Czajkowski, T.S.; Brown, S.D.","Univ. of Toronto, Toronto","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","324","329","This paper presents an algorithm for reducing dynamic power dissipated by Field-Programmable Gate Array (FPGA) circuits. The algorithm uses a fast probability based model to estimate glitches on wires in a circuit and then inserts negative edge triggered FFs at outputs of Lookup Tables (LUTs) that produce glitches. A negative edge triggered FF maintains the logic value produced by the LUT in the previous cycle for the first half of the clock period, filtering glitches that occur at the output of the LUT. The power dissipation is lowered by reducing the number of transitions that propagate to the general routing network. We applied the algorithm to a set of benchmark circuits implemented on a commercial FPGA, Altera's Stratix II. The results obtained using Quartus II 5.1 CAD tool show a reduction in dynamic power dissipation by 7% on average and up to 25%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261199","Algorithms;Dynamic Power;FPGAs;Glitches","Circuits;Clocks;Field programmable gate arrays;Filtering;Heuristic algorithms;Logic;Power dissipation;Routing;Table lookup;Wires","field programmable gate arrays;low-power electronics;table lookup","Altera Stratix II FPGA circuit;Quartus II 5.1 CAD tool;dynamic power dissipation;field-programmable gate array circuit;glitching power reduction;lookup table;negative edge triggered FF;probability based model","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices","Kumar, A.; Mesman, B.; Corporaal, H.; Theelen, B.; Yajun Ha","Eindhoven Univ. of Technol., Eindhoven","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","726","731","The number of features that are supported in modern multimedia devices is increasing faster than ever. Estimating the performance of such applications when they are running on shared resources is becoming increasingly complex. Simulation of all possible use-cases is very time-consuming and often undesirable. In this paper, a new technique is proposed based on probabilistically estimating the performance of concurrently executing applications that share resources. Two different methods of employing this approach are presented and compared with state-of-the-art technique, and with achieved performance found through extensive simulations. The results are within 15% of simulation result (considered as reference case) and up to ten times better than a worst-case estimation approach. The approach scales very well with increasing number of applications, and can also be applied at run-time for admission control.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261278","Algorithms;Performance;Performance Estimation;Probability;Resource sharing;Theory","Admission control;Delay estimation;Digital signal processing;Interference;Multimedia systems;Performance analysis;Runtime;Streaming media;System testing;Throughput","data flow graphs;multimedia systems;performance evaluation","admission control;model resource contention;multi-featured media devices;performance estimation;probabilistically estimation;synchronous data flow graphs","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Strategy Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","ix","ix","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261122","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"The Case for the Precision Timed (PRET) Machine","Edwards, S.A.; Lee, E.A.","Columbia Univ., New York","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","264","265","It is time for a new era of processors whose temporal behavior is as easily controlled as their logical function. We call them precision timed (PRET) machines. Our basic argument is that real-time systems, in which temporal behavior is as important as logical function, are an important and growing application; processor architecture needs to follow suit.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261184","Performance;Predicable Timing;Real-Time Embedded Systems","Aerospace electronics;Aircraft manufacture;Computer aided instruction;Computer architecture;Embedded system;Instruction sets;Manufacturing;Pipelines;Real time systems;Timing","computer architecture;embedded systems;microprocessor chips","precision timed machine;processor architecture;real-time embedded system","","7","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method","Rastogi, A.; Wei Chen; Kundu, S.","Univ. of Massachusetts, Amherst","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","712","715","Different sources of leakage can affect each other by interacting through resulting intermediate node voltages. This is known as the loading effect, hi this paper, we propose a pattern dependent steady state leakage estimation technique that incorporates loading effect and addresses the three dominant sources of leakage, namely the sub-threshold, gate oxide and band-to-band tunneling leakages. We have developed a compact leakage model that supports iteration over node voltages based on Newton-Raphson method. The proposed estimation technique based on the compact model improves performance and capacity over SPICE. We report a speed up of 18,000X over SPICE. Results show that loading effect is a significant factor in leakage and worsens with technology scaling.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261275","Algorithms;Experimentation;Measurement;Newton Raphson method;Sub-threshold leakage;Theory;band-to-band tunneling leakage;gate leakage;loading effect","Circuits;Computational modeling;Gate leakage;Leakage current;Newton method;Permission;SPICE;State estimation;Tunneling;Voltage","CMOS integrated circuits;Newton-Raphson method;iterative methods;leakage currents","CMOS circuits;Newton-Raphson method;band-to-band tunneling leakages;gate oxide;intermediate node voltages;leakage current;pattern dependent steady state leakage estimation technique","","1","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement","Kunhyuk Kang; Keejong Kim; Islam, A.E.; Alam, M.A.; Roy, K.","Purdue Univ., West Lafayette","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","358","363","Negative bias temperature instability (NBTI) in MOSFETs is one of the major reliability challenges in nano-scale technology. This paper presents an efficient technique to characterize and estimate the lifetime circuit reliability under NBTI degradation. Unlike conventional approaches, where a representative f<sub>MAX</sub> (maximum operating frequency) measurement from timing critical circuitry is used, we propose to utilize the standby circuit leakage I<sub>DDQ</sub> as a metric to detect and characterize temporal NBTI degradation in digital circuits. Compared to the f<sub>MAX</sub> based approach, the proposed I<sub>DDQ</sub> based technique benefits from lower test cost and improved capability of estimating reliability of complex circuitries such as ALUs and SRAM arrays. We have derived an analytical expression for circuit I<sub>DDQ</sub> from the analytical PMOS V<sub>t</sub> degradation model (DeltaV<sub>t</sub> prop t<sup>1/6</sup> ). The proposed model is verified with measurement data obtained from a test chip fabricated in 130 nm technology. Furthermore, we examine the possible applications of our proposed I<sub>DDQ</sub> based NBTI characterization. We show that the temporal degradation in static noise margin (SNM) of SRAM array and f<sub>MAX</sub> of random logic circuits are highly correlated to the I<sub>DDQ</sub> measurement, and this relationship can be used to predict long term circuit reliability.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261206","IDDQ;NBTI;Reliability;Reliability Characterization","Circuit testing;Degradation;Frequency;Life estimation;Lifetime estimation;MOSFETs;Negative bias temperature instability;Niobium compounds;Random access memory;Titanium compounds","MOS integrated circuits;MOSFET;SRAM chips;circuit reliability;logic circuits","MOSFET;SRAM arrays;circuit reliability degradation;maximum operating frequency;nanoscale technology;negative bias temperature instability;online measurement;random logic circuits;standby circuit leakage;static noise margin","","2","1","33","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors","Koc, H.; Kandemir, M.; Ercanli, E.; Ozturk, O.","Syracuse Univ., Syracuse","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","224","229","There have been numerous efforts on Scratch-Pad Memory (SPM) management in the context of single CPU systems and, more recently, multi-processor architectures. This paper presents a novel SPM space utilization strategy, for embedded chip multi-processor systems, based on recomputing the value of an off-chip data element using on-chip (SPM resident) data elements. In doing so, our goal is to eliminate the corresponding off-chip memory access that would otherwise be performed, and save execution cycles and power. This paper presents the details of a compiler algorithm that implements this approach and reports the experimental data we collected using six data-intensive applications. Our results indicate that, on a four processor chip multiprocessor, the average performance improvement our approach brings is about 11.8%, over a state-of-the-art SPM management scheme. We also observed that there is a specific range of total SPM size/total data size ratios, for which our approach generates the best results. Finally, our results also show that the proposed approach brings consistent improvements when the number of CPUs is varied between 2 and 16.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261176","Algorithms;CMP;Data recomputation;Experimentation;Management;Performance;scratch-pad memory","Bandwidth;Computer architecture;Costs;Delay;Energy consumption;Frequency;Memory management;Permission;Scanning probe microscopy;System-on-a-chip","electronic engineering computing;embedded systems;memory architecture;microprocessor chips;program compilers;storage management chips","CPU system;SPM space utilization strategy;compiler algorithm;embedded chip multiprocessor architecture;off-chip memory access cost reduction;on-chip data recomputation;scratch-pad memory management","","2","","21","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits","Boyuan Yan; Tan, S.X.; Pu Liu; McGaughy, B.","Univ. of California, Riverside","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","158","161","RLC circuits have been shown to be better formulated as second-order systems instead of first-order systems. The corresponding model order reduction techniques for second- order systems have been developed. However, existing techniques are mainly based on moment-matching concept. While suitable for the reduction of large-scale circuits, those approaches cannot generate reduced models as compact as desired. To achieve smaller models with better error control, a novel technique, SBPOR (Second-order Balanced truncation for Passive Order Reduction), is proposed in this paper, which is the first second-order balanced truncation method proposed for passive reduction of RLC circuits. SBPOR is superior to the pioneering work in the control community because second-order systems can be balanced via congruency transformation without any accuracy loss. In addition, compared with the first-order balanced truncation approaches, SBPOR is a better choice for RLC reduction. SBPOR preserves not only passivity but also the structure information inherent to RLC circuits, which is a special need for RLC reduction. In addition, SBPOR is computationally more efficient as it only needs to solve one linear matrix equation instead of two quadratic matrix equations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261163","Algorithms;Model order reduction;second-order balanced truncation","Circuit simulation;Complexity theory;Computational modeling;Control systems;Equations;Error correction;Large-scale systems;Permission;RLC circuits;Symmetric matrices","RLC circuits","RLC circuits;model order reduction;moment-matching concept;passive order reduction;second-order balanced truncation","","0","","11","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast Min-Cost Buffer Insertion under Process Variations","Ruiming Chen; Hai Zhou","Northwestern Univ., Evanston","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","338","343","Process variation has become a critical problem in modern VLSI fabrication. In the presence of process variation, buffer insertion problem under performance constraints becomes more difficult since the solution space expands greatly. We propose efficient dynamic programming approaches to handle the min-cost buffer insertion under process variations. Our approaches handle delay constraints and slew constraints, in trees and in combinational circuits. The experimental results demonstrate that in general, process variations have great impact on slew-constrained buffering, but much less impact on delay-constrained buffering, especially for small nets. Our approaches have less than 9% runtime overhead on average compared with a single pass of deterministic buffering for delay constrained buffering, and get 56% yield improvement and 11.8% buffer area reduction, on average, for slew constrained buffering.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261202","Algorithms;Buffer insertion;performance;reliability;statistical optimization;variation","Combinational circuits;Computer science;Costs;Delay;Dynamic programming;Fabrication;Integrated circuit interconnections;Minimization;Runtime;Very large scale integration","VLSI;buffer circuits;combinational circuits;dynamic programming","VLSI fabrication;combinational circuits;delay-constrained buffering;dynamic programming;min-cost buffer insertion;slew-constrained buffering;trees","","1","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Marie R. Pistilli Women in EDA Achievement Award","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xiv","xix","","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261127","","Awards","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Executive Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","iii","iv","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261117","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking","Zonghua Gu; Xiuqiang He; Mingxuan Yuan","Hong Kong Univ. of Sci. & Technol., Kowloon","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","294","299","Time-triggered protocol for the bus and static task scheduling for the CPU are widely used in safety-critical distributed embedded systems. Researchers have presented efficient heuristic algorithms to jointly optimize static task and bus access schedules. In this paper, we use the model checker SPIN to provide a flexible and configurable technique for obtaining provably optimal solutions, and evaluate its performance tradeoffs compared to heuristic algorithms.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261194","Algorithms;Performance;Verification;model-checking;optimization;scheduling","Access protocols;Embedded system;Helium;Heuristic algorithms;Operating systems;Permission;Processor scheduling;Runtime;Scheduling algorithm;Time division multiple access","embedded systems;program verification;safety-critical software;scheduling;system buses","CPU;SPIN;bus access schedule;distributed embedded system;model-checking;safety-critical embedded system;static task schedule;time-triggered embedded system;time-triggered protocol","","1","","10","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Period Optimization for Hard Real-time Distributed Automotive Systems","Davare, A.; Qi Zhu; Di Natale, M.; Pinello, C.; Kanajan, S.; Sangiovanni-Vincentelli, A.","Univ. of California, Berkeley","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","278","283","The complexity and physical distribution of modern active-safety automotive applications requires the use of distributed architectures. These architectures consist of multiple electronic control units (ECUs) connected with standardized buses. The most common configuration features periodic activation of tasks and messages coupled with run-time priority-based scheduling. The correct deployment of applications on such architectures requires end-to- end latency deadlines to be met. This is challenging since deadlines must be enforced across a set of ECUs and buses, each of which supports multiple functionality. The need for accommodating legacy tasks and messages further complicates the scenario. In this work, we automatically assign task and message periods for distributed automotive systems. This is accomplished by leveraging schedulability analysis within a convex optimization framework to simultaneously assign periods and satisfy end-to-end latency constraints. Our approach is applied to an industrial case study as well as an example taken from the literature and is shown to be both effective and efficient.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261191","Algorithms;Performance;activation period;automotive systems;end-to-end latency","Actuators;Aerospace electronics;Automotive engineering;Clocks;Delay;Job shop scheduling;Permission;Real time systems;Runtime;Timing","automotive electronics;distributed processing;real-time systems","active-safety automotive applications;convex optimization;distributed architectures;hard real-time distributed automotive systems;multiple electronic control units;period optimization;run-time priority-based scheduling","","7","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Exhibitor Liaison Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","viii","viii","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261121","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Call for Papers","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","xxiv","xxvi","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261129","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method","Ying Zhou; Zhuo Li; Weiping Shi","Texas A&M Univ., College Station","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","835","840","In modern VLSI circuits, metal conductors are separated by multiple planar, conformal or embedded dielectric media. Previous algorithms based on Boundary Element Method (BEM) are inefficient to extract interconnect capacitance due to the complex dielectric structures. In this paper, we present a new algorithm that combines multilayer Green's function with the equivalent charge method to efficiently deal with the complex dielectrics. The multilayer Green's function is efficient to model layered dielectric media, while the equivalent charge method is powerful to model non-planar complex dielectric. Our method can also model ground plane and reflective boundary wall. From experimental results, the new method is significantly faster than previous methods in realistic conditions, i.e., 70X speedup and 99% memory saving compared with FastCap and 2X speedup and 80% memory saving compared with PHiCap for complex dielectric structure with similar accuracy.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261299","Algorithms;BEM;Capacitance extraction;boundary condition;conformal and embedded dielectric;hybrid method","Boundary element methods;Capacitance;Conductors;Dielectric constant;Dielectric substrates;Electrochemical machining;Green's function methods;Libraries;Linear systems;Nonhomogeneous media","Green's function methods;boundary-elements methods;capacitance;dielectric materials;embedded systems","VLSI circuit;complex dielectric structure;complex dielectrics;embedded dielectric;equivalent charge method;fast capacitance extraction;ground plane;hybrid boundary element method;layered dielectric media;memory saving;multilayer Green's function;reflective boundary wall;very large scale integration","","2","","14","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Test Generation in the Presence of Timing Exceptions and Constraints","Goswami, D.; Kun-Han Tsai; Kassab, M.; Rajski, J.","Mentor Graphics Corp., Wilsonville","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","688","693","Generating test patterns without considering timing exceptions and constraints can lead to invalid test responses, resulting in false failures on the tester or yield loss. A path-oriented approach to handle timing exception paths with setup violations during at-speed test generation has been presented in (V. Vorisek et al., 2006). This paper presents a unified and complete algorithm for computing test responses in the presence of timing exceptions with both setup and hold violations, and Boolean timing constraints. The new algorithm analyzes all possible effects of glitches in the circuit. It resolves pessimism in the case of multiple interacting timing exception paths. The new method significantly reduces the number of unknowns in the test responses, resulting in improved test coverage and test compression. The new method can be applied to 1) any fault model, 2) any test pattern, 3) any simulation environment, and/or 4) any test generator.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261271","Algorithms;DFT;Measurement;Reliability;SDC;Timing exceptions;Verification;false paths;multicycle paths;path sensitization;simulation;test generation;timing constraints","Circuit faults;Circuit simulation;Circuit testing;Clocks;Graphics;Integrated circuit reliability;Logic testing;Permission;Test pattern generators;Timing","Boolean algebra;automatic test pattern generation;constraint handling;integrated circuit reliability;logic testing;timing","Boolean timing constraints;fault model;path-oriented approach;simulation environment;test compression;test coverage;test pattern generation;timing exceptions","","1","4","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Synthesizing SVA Local Variables for Formal Verification","Jiang Long; Seawright, A.","Mentor Graphics Corp., San Jose","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","75","80","This paper describes techniques for efficiently subset of System Verilog Assertion (SVA) safety properties with local variables in formal verification. The techniques produce checker circuits using datapath logic and pipeline registers for handling the local variables where the datapath logic and pipeline registers scales lineally to the size of the property expressed in the SVA abstract grammar.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261147","Assertion Synthesis;SVA;Verification","Formal verification;Permission","formal verification;hardware description languages;pipeline processing","System Verilog Assertion;checker circuits;datapath logic;formal verification;pipeline registers","","1","1","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"General Chair's Message","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","i","i","","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261115","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Panel Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","viii","viii","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261120","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"A Memory-Conscious Code Parallelization Scheme","Liping Xue; Ozturk, O.; Kandemir, M.","Univ. of Delaware, Newark","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","230","233","While there have been considerable work in the last couple of years for architecting embedded chip multiprocessors, programming and compiler support required for them took relatively less attention. Our goal in this paper is to show that conventional compiler-directed code parallelization used in high performance computing is not very suitable for embedded chip multiprocessors where minimizing memory space requirements is an important issue. We propose and evaluate a novel memory-conscious loop parallelization strategy with the objective of minimizing the data memory requirements of processors. The proposed approach, which is formulated as a branch-and-bound problem, accomplishes its objective by being careful in selecting the loops to parallelize in a given loop nest. Miscellaneous. Experimentation, Algorithms, Performance.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261177","Algorithms;Code Parallelization;Embedded CMP;Experimentation;Memory Space Optimization;Performance","Engineering profession;High performance computing;Optimization methods;Parallel programming;Partitioning algorithms;Program processors","integrated memory circuits;multiprocessing systems;parallel processing;tree searching","branch-and-bound problem;compiler-directed code parallelization;data memory requirements;embedded chip multiprocessors;memory-conscious code parallelization scheme","","1","","18","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Author index","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","nil16","nil21","The author index contains an entry for each author and coauthor included in the proceedings record.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261131","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures","Banerjee, S.; Bozorgzadeh, E.; Dutt, N.; Noguera, J.","Univ. of California, Irvine","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","771","776","Partial dynamic reconfiguration (often referred to as partial RTR) enables true on-demand computing. A dynamically invoked application is assigned resources such as data bandwidth, configurable logic, and the limited logic resources are customized during application execution with partial RTR. In this work, we present key theoretical principles for maximizing application performance when available bandwidth is limited. We exploit bandwidth very effectively by selecting a suitable clock frequency for each task and maximize performance with partial RTR by exploiting data-parallelism property of common image-processing tasks. Our theoretical principles are integrated in our scheduling strategy, SCHEDRTR. We present detailed application case studies on a cycle-accurate simulation platform that addresses microarchitectural concerns and includes detailed resource considerations of the Virtex XC2V3000 device. Our results demonstrate that applying SCHEDRTR to common image-filtering applications leads to 15-20% performance gain in scenarios with limited bandwidth, when compared to a sophisticated RTR scheduling strategy with data-parallelism but simpler bandwidth considerations.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261287","Algorithms;RTR;bandwidth;data-parallelism;partial dynamic reconfiguration;scheduling","Bandwidth;Clocks;Dynamic scheduling;Frequency;Microarchitecture;Performance gain;Processor scheduling;Reconfigurable architectures;Reconfigurable logic;Resource management","reconfigurable architectures;scheduling","configurable logic;cycle-accurate simulation platform;data bandwidth;partial dynamic reconfiguration;reconfigurable architectures;resource management;scheduling strategy","","0","","17","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Tutorial Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","vii","vii","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261119","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Program Mapping onto Network Processors by Recursive Bipartitioning and Refining","Jia Yu; Jingnan Yao; Laxmi Bhuyan; Jun Yang","Univ. of California Riverside, Riverside","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","805","810","Mapping packet processing applications onto embedded network processors (NP) is a challenging task due to the unique constraints of NP systems and the characteristics of network application domains. A remarkable difference with general multiprocessor task scheduling is that NPs are often programmed into a hybrid parallel and pipeline topology. In this paper, we introduce a multilevel balancing and refining algorithm for NP program mapping. We use a divide- and-conquer approach to recursively bipartition the task graph into disjoint subdomains. At each level of bipartition, the processing resources will be co-allocated so that an estimation of throughput can be derived. The bipartition continues until the code of the tasks can be fit into the instruction memory of processing elements. Then the algorithm iteratively refines the solution by migrating tasks from the bottleneck stage to other stages. The performance of our scheme is evaluated with a suite of NP benchmarks using SUIF/Machine SUIF compiler and Intel IXA Architecture Tool. The throughput improvement is significant: average throughput is increased by 20%, and the maximum is 108%.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261294","Algorithms;Network Processors;Performance;Program Mapping","Delay;Iterative algorithms;Logic;Network topology;Permission;Pipelines;Processor scheduling;Routing;Throughput;Transcoding","computational complexity;divide and conquer methods;optimisation;pipeline processing;processor scheduling","Intel IXA Architecture Tool;SUIF/Machine SUIF compiler;divide- and-conquer approach;load balanced pipeline;multilevel balancing;network processors;program mapping;recursive bipartitioning;refining algorithm","","0","","16","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Simulating Improbable Events","Suwen Yang; Greenstreet, M.R.","Univ. of British Columbia, Vancouver","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","154","157","Circuits such as flip-flops, sense amplifiers and synchronizers can exhibit metastability failures that are undetectable given the numerical accuracy limitations of simulators such as HSPICE. We present a novel simulation technique that allows us to generate accurate waveforms for the metastability failures and similar events. We apply our method to two latches and a self-resetting circuit for clock-phase generation.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261162","Algorithms;MTBF;Verification;bisection;metastability;simulation;synchronization","Circuit simulation;Clocks;Computational modeling;Computer simulation;Coupling circuits;Discrete event simulation;Inverters;Latches;Metastasis;Synchronization","circuit simulation;flip-flops","HSPICE;clock-phase generation;flip-flops;self-resetting circuit;sense amplifiers;synchronizers","","1","","12","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Technical Program Committee","","","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","v","vii","Provides a listing of current committee members.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261118","","","","","","0","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs","Stuijk, S.; Basten, T.; Geilen, M.C.W.; Corporaal, H.","Eindhoven Univ. of Technol., Eindhoven","Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE","20070625","2007","","","777","782","Embedded multimedia systems often run multiple time-constrained applications simultaneously. These systems use multiprocessor systems-on-chip of which it must be guaranteed that enough resources are available for each application to meet its throughput constraints. This requires a task binding and scheduling mechanism that provides timing guarantees for each application independent of other applications while taking into account the available processor space, memory and communication bandwidth. Synchronous dataflow graphs (SDFGs) are used to model time-constrained multimedia applications. They allow modeling of cyclic, multi- rate dependencies between tasks. However, existing resource allocation techniques can only deal with acyclic and/or single-rate dependencies. Dependencies in an SDFG can be expressed in single-rate form, but then the problem size may increase exponentially making resource allocation infeasible. This paper presents a new resource allocation strategy which works directly on SDFGs, building on an efficient technique to calculate throughput of a bound and scheduled SDFG. Experimental results show that the strategy is effective in terms of run-time and allocated resources.","0738-100X","978-1-59593-627-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4261288","Algorithms;Experimentation;Synchronous Data ow;Theory;mapping;multi-processor;throughput","Bandwidth;Decoding;Multimedia systems;Multiprocessing systems;Processor scheduling;Resource management;Runtime;Streaming media;Throughput;Timing","data flow graphs;embedded systems;multimedia systems;resource allocation;system-on-chip","embedded multimedia system;multiple time-constrained application;multiprocessor resource allocation;multiprocessor systems-on-chip;synchronous dataflow graph","","13","","","","","4-8 June 2007","","IEEE","IEEE Conference Publications"
"Combining synchronous and asynchronous timing schemes for high-performance systems","Cheng, T.","","Design & Test of Computers, IEEE","20071008","2007","24","5","412","412","Globally asynchronous, locally synchronous (GALS) design is emerging as the architecture of choice for certain applications. In a GALS system, the circuitry in each timing domain is locally synchronized, and different clock domains are glued together according to asynchronous communication schemes. This issue of IEEE Design & Test introduces some basic design and validation issues of the GALS architecture. The editorial from the guest editors outlines the scope of this special theme. In addition to the special theme, this issue also includes a special section highlighting the International Test Conference (ITC). Finally, there is a short report of highlights from the 2007 Design Automation Conference held earlier this year.","0740-7475","","","10.1109/MDT.2007.158","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4338457","DAC;ITC;asynchronous;high-performance systems;synchronous","Asynchronous communication;Circuit testing;Clocks;Debugging;Engines;Protocols;Synchronization;Taxonomy;Timing;Token networks","","","","0","","","","","Sept.-Oct. 2007","","IEEE","IEEE Journals & Magazines"
"ADAM: Run-time agent-based distributed application mapping for on-chip communication","Al Faruque, M.A.; Krist, R.; Henkel, J.","Dept. for Embedded Syst., Karlsruhe Univ., Karlsruhe","Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE","20080702","2008","","","760","765","Design-time decisions can often only cover certain scenarios and fail in efficiency when hard-to-predict system scenarios occur. This drives the development of run-time adaptive systems. To the best of our knowledge, we are presenting the first scheme for a runtime application mapping in a distributed manner using agents targeting for adaptive NoC-based heterogeneous multi-processor systems. Our approach reduces the overall traffic produced to collect the current state of the system (monitoring-traffic), needed for runtime mapping, compared to a centralized mapping scheme. In our experiment, we obtain 10.7 times lower monitoring traffic compared to the centralized mapping scheme proposed in [8] for a 64 times 64 NoC. Our proposed scheme also requires less execution cycles compared to a non-clustered centralized approach. We achieve on an average 7.1 times lower computational effort for the mapping algorithm compared to the simple nearest-neighbor (NN) heuristics proposed in (E. Carvalho et al., 2007) in a 64 times 32 NoC. We demonstrate the advantage of our scheme by means of a robot application and a set of multimedia applications and compare it to the state-of-the-art run-time mapping schemes proposed in ((E. Carvalho et al., 2007), (C.-L. Chou and R. Marculescu, 2007),(L. Smit et al., 2004)).","0738-100X","978-1-60558-115-6","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4555921","Agent-based application mapping;On-chip communication","Adaptive systems;Algorithm design and analysis;Computer architecture;Embedded system;Monitoring;Network-on-a-chip;Neural networks;Permission;Runtime;System-on-a-chip","design;multimedia computing;multiprocessing systems;network-on-chip;robots","adaptive network-on-chip;design-time decisions;heterogeneous multiprocessor systems;multimedia;on-chip communication;robot;run-time adaptive systems;run-time agent-based distributed application mapping","","16","","","","","8-13 June 2008","","IEEE","IEEE Conference Publications"
"GRIP: Scalable 3D global routing using Integer Programming","Tai-Hsuan Wu; Davoodi, A.; Linderoth, J.T.","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA","Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE","20090828","2009","","","320","325","We propose GRIP, a scalable global routing technique via integer programming (IP). GRIP optimizes wirelength and via cost without going through a layer assignment phase. GRIP selects the route for each net from a set of candidate routes that are generated based on an estimate of congestion generated by a linear programming pricing phase. To achieve scalability, the original IP is decomposed into smaller ones corresponding to balanced rectangular subregions on the chip. We introduce the concept of a floating terminal for a net, which allows flexibility to route long nets going through multiple subregions. We also use the IP to plan the routing of long nets, detouring them from congested subregions. For ISPD 2007 benchmarks, we obtain 3.9% and 11.3% average improvement in wirelength and via cost for the 2D and 3D versions respectively, compared to the best results reported in the open literature.","0738-100X","978-1-6055-8497-3","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5227132","Global Routing;Integer Programming","Algorithm design and analysis;Computer industry;Costs;Linear programming;Mesh generation;Pricing;Routing;Runtime;Scalability;Systems engineering and theory","integer programming;integrated circuit design;linear programming;microprocessor chips;network routing","congestion estimation;integer programming;integrated circuit design;layer assignment phase;linear programming pricing phase;microprocessor chip;scalable 3D global routing","","8","","22","","","26-31 July 2009","","IEEE","IEEE Conference Publications"
"A New Technique for Characterization of Digital-to-Analog Converters in High-Speed Systems","Savoj, J.; Abbasfar, A.-A.; Amirkhany, A.; Garlepp, B.W.; Horowitz, M.A.","Rambus Inc., Los Altos, CA","Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07","20070529","2007","","","1","6","In this paper, a new technique for characterization of digital-to-analog converters (DAC) used in wideband applications is described. Unlike the standard narrowband approach, this technique employs least square estimation to characterize the DAC from dc to any target frequency. Characterization is performed using a random sequence with certain temporal and probabilistic characteristics suitable for intended operating conditions. The technique provides a linear estimation of the system and decomposes nonlinearity into higher-order harmonics and deterministic periodic noise. The technique can also be used to derive the impulse response of the converter, predict its operating bandwidth, and provide far more insight into its sources of distortion","","978-3-9810801-2-4","","10.1109/DATE.2007.364630","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4211835","","Bandwidth;Digital signal processing;Digital-analog conversion;Distortion measurement;Frequency conversion;Least squares approximation;Linearity;Narrowband;Signal resolution;Wideband","digital-analogue conversion;estimation theory;least squares approximations;logic testing;nonlinear distortion;random sequences;transient response","DAC characterization;deterministic periodic noise;digital-to-analog converters;high-speed systems;higher-order harmonics;impulse response;least square estimation;linear estimation;probabilistic characteristics;random sequence;temporal characteristics","","8","","9","","","16-20 April 2007","","IEEE","IEEE Conference Publications"
"Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts","Jain, H.; Clarke, E.M.","Verification Group, Synopsys, Inc., Mountain View, CA, USA","Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE","20090828","2009","","","563","568","Boolean satisfiability (SAT) solvers are used heavily in hardware and software verification tools for checking satisfiability of Boolean formulas. Most state-of-the-art SAT solvers are based on the Davis-Putnam-Logemann-Loveland (DPLL) algorithm and require the input formula to be in conjunctive normal form (CNF). We present a new SAT solver that operates on the negation normal form (NNF) of the given Boolean formulas/circuits. The NNF of a formula is usually more succinct than the CNF of the formula in terms of the number of variables. Our algorithm applies the DPLL algorithm to the graph-based representations of NNF formulas. We adapt the idea of the two-watched-literal scheme from CNF SAT solvers in order to efficiently carry out Boolean Constraint Propagation (BCP), a key task in the DPLL algorithm. We evaluate the new solver on a large collection of Boolean circuit benchmarks obtained from formal verification problems. The new solver outperforms the top solvers of the SAT 2007 competition and SAT-Race 2008 in terms of run time on a large majority of the benchmarks.","0738-100X","978-1-6055-8497-3","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5227064","Boolean Satisfiability;DPLL;NNF;Verification","Boolean functions;Business continuity;Circuits;Computer science;Data structures;Formal verification;Hardware;Logic testing;Permission;Software tools","Boolean functions;circuit testing;computability;constraint handling;graph theory","Boolean circuit;Boolean constraint propagation;Boolean satisfiability formula checking;Davis-Putnam-Logemann-Loveland algorithm;SAT;conjunctive normal form;formal verification;graph-based representation;hardware-software verification tool;negation normal form;nonclausal formula;watched cuts","","2","","21","","","26-31 July 2009","","IEEE","IEEE Conference Publications"
"CEDA Currents, News from the IEEE Council on Electronic Design Automation","","","Solid-State Circuits Society Newsletter, IEEE","20090220","2007","12","2","76","76","EDA Research Vital to Continued Industry Growth For the past 25 years, EDA has moved from systems houses to a new commercially viable industry; but research has centered in academia, where the link to a commercial endeavor is not as tight or as seamless as it is within the semiconductor industry. For EDA to support future design requirements, the current way of doing business must change. Research and industry continuity is a goal of CEDA's yearly Design Autmation Conference (DAC).","1098-4232","","","10.1109/N-SSC.2007.4785599","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4785599","","","","","","0","","","","","Spring 2007","","IEEE","IEEE Journals & Magazines"
"CEDA Currents","","","Design & Test of Computers, IEEE","20070813","2007","24","3","288","289","This newsletter covers news, research, and events related to the IEEE Council on Electronic Design Automation.","0740-7475","","","10.1109/MDT.2007.66","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4288277","CEDA;DAC;Design Automation Conference;IC Routing;ISPD;Nano-Net;PATMOS","Automotive engineering;Design for manufacture;Electronics industry;Innovation management;Large scale integration;Research and development;Seminars;Strategic planning;Technological innovation;Testing","","","","0","","","","","May-June 2007","","IEEE","IEEE Journals & Magazines"
"Analog sliding mode controller for position tracking of piezoelectric actuators","Yannier, S.; Sabanovic, A.","Sabanci Univ., Istanbul","Control & Automation, 2007. MED '07. Mediterranean Conference on","20080121","2007","","","1","6","In this work, analog application for the sliding mode control (SMC) of piezoelectric actuators is presented. DSP application of the algorithm suffers from ADC and DAC conversions and faces speed limitations. Moreover, piezoelectric actuators are known to have very large bandwidth close to the DSP operation frequency. Therefore, with the direct analog application, improvement of the performance is expected and high frequency operation will be achieved. First an appropriate SMC is designed to have continuous control output and then experimental results for position tracking using DSP and analog application are presented for comparison.","","978-1-4244-1282-2","978-1-4244-1282-2","10.1109/MED.2007.4433872","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4433872","","Aerospace materials;Atomic force microscopy;Bandwidth;Capacitive sensors;Digital signal processing;Frequency;Hysteresis;Open loop systems;Piezoelectric actuators;Sliding mode control","analogue circuits;piezoelectric actuators;position control;variable structure systems","DSP application;analog sliding mode controller;piezoelectric actuator;position tracking","","0","","16","","","27-29 June 2007","","IEEE","IEEE Conference Publications"
"A new approach in Industrial automation application ""Embedded system design for Injection Molding Machine""","Ahmed, S.F.","Sch. of Electron. &Electr. Eng., Nanyang Technol. Univ., Singapore","Multitopic Conference, 2007. INMIC 2007. IEEE International","20080709","2007","","","1","5","This paper reports a successful project that modified old technology i.e. Relay control panel based injection molding machine in to more economical, reliable and efficient micro controller based control system. In this paper we discuss electro- hydraulic controlling systems of injection molding machine by using a simple Micro controller based embedded system that provides an effective and easy way to control the sequence of the hydraulic actuators movement and the states of hydraulic system. The project of a specific controller for Injection Molding Machine application join the study of automation design and the control processing of Hydraulic systems with the electronic design based on micro controllers to implement the resources of the controller. The micro controller based embedded system and its associated interfacing peripherals with the machine are described. The software including the control and interactive program is written in BASIC language for the sequence control of the machine and the closed-loop control of the injection speed process.","","978-1-4244-1552-6","978-1-4244-1553-3","10.1109/INMIC.2007.4557703","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4557703","Analog to digital converter (ADC);Basic-X Microcontroller;Close loop system;Digital to analog converter DAC;Embedded system;Hydraulic system;Injection Molding Machine (IMM);Liquid Crystal display (LCD);Solenoid valves","Application software;Automatic control;Control systems;Design automation;Electrical equipment industry;Embedded system;Hydraulic actuators;Hydraulic systems;Injection molding;Relays","closed loop systems;control system synthesis;electrohydraulic control equipment;embedded systems;hydraulic actuators;injection moulding;microcontrollers;peripheral interfaces;relay control","basic language;closed-loop control;electro-hydraulic controlling system;embedded system design;industrial automation application;injection molding machine;interactive software program;micro controller based control system;peripheral interface;relay control panel","","0","","6","","","28-30 Dec. 2007","","IEEE","IEEE Conference Publications"
"DATC Newsletter","Damore, J.","","Design & Test of Computers, IEEE","20071008","2007","24","5","505","505","This newsletter provides news, events, and information related to the IEEE Computer Society's Design Automation Technical Committee and the EDA community.","0740-7475","","","10.1109/MDT.2007.161","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4338474","DAC;DATC;DATE;ICCAD;IP;International Conference on Microelectronic Systems Education;VLSI-SoC;design automation","","","","","0","","","","","Sept.-Oct. 2007","","IEEE","IEEE Journals & Magazines"
"Integrated Development Environment for GARUDA Grid (G-IDE)","Sukeshini; Kalaiselvan, K.; Vallinayagam, P.; Nagamani, M.S.V.; Mangala, N.; Rao, P.; Mohanram, N.","Centre for Dev. of Adv. Comput., Bangalore","e-Science and Grid Computing, IEEE International Conference on","20080107","2007","","","499","507","Grid is a seamless integration varied resources that are geographically distributed around the globe aiming to provide gigantic computational power. The heterogeneous, decentralized and distributed nature of Grid environment places special requirement for Grid applications management. With a large number of scientists eager to use the Grid, the need of the hour is to provide a means through which the user can exploit the Grid without getting bogged by its complexities for developing, building, executing and debugging their Grid applications. In other words, there arises a need for a common application development interface to compile, build, execute, debug and profile applications on heterogeneous environment like GARUDA Grid. The authors working at Centre for Development of Advanced Computing (C-DAC) have developed a Grid application development environment called G-IDE, which abstracts the grid technology diversity. G-IDE helps application developers to compile, build, execute, debug, and profile grid applications on remote resources efficiently. G-IDE helps in rapid development of grid applications by the scientific programming community. In this paper, the authors described details of its features, the design, architecture, and implementation of G-IDE.","","978-0-7695-3064-2","","10.1109/E-SCIENCE.2007.44","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4426924","","Application software;Automation;Availability;Debugging;Distributed computing;Environmental management;Grid computing;Middleware;Monitoring;Sun","grid computing;natural sciences computing;program compilers;program debugging;programming environments;resource allocation","GARUDA Grid;application building;application compilation;application debugging;application development interface;application execution;geographically distributed resources;grid application management;grid environment;grid technology diversity;heterogeneous environment;integrated development environment;remote resources;scientific programming","","1","","19","","","10-13 Dec. 2007","","IEEE","IEEE Conference Publications"
