
Basta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000562c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080057cc  080057cc  000157cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058ac  080058ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080058ac  080058ac  000158ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058b4  080058b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058b4  080058b4  000158b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058b8  080058b8  000158b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080058bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041ec  20000074  08005930  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004260  08005930  00024260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014bce  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f2a  00000000  00000000  00034c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  00037ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001100  00000000  00000000  00038db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ec6  00000000  00000000  00039eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c45  00000000  00000000  00052d76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097efe  00000000  00000000  000669bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fe8b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052b8  00000000  00000000  000fe90c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080057b4 	.word	0x080057b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080057b4 	.word	0x080057b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000594:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <vApplicationGetIdleTaskMemory+0x30>)
 800059a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2280      	movs	r2, #128	; 0x80
 80005a0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005a2:	bf00      	nop
 80005a4:	3714      	adds	r7, #20
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000090 	.word	0x20000090
 80005b4:	20000148 	.word	0x20000148

080005b8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d013      	beq.n	80005f8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005d8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00b      	beq.n	80005f8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005e0:	e000      	b.n	80005e4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005e2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d0f9      	beq.n	80005e2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ee:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	b2d2      	uxtb	r2, r2
 80005f6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f8:	687b      	ldr	r3, [r7, #4]
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr

08000606 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b086      	sub	sp, #24
 800060a:	af00      	add	r7, sp, #0
 800060c:	60f8      	str	r0, [r7, #12]
 800060e:	60b9      	str	r1, [r7, #8]
 8000610:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
 800061a:	e009      	b.n	8000630 <_write+0x2a>
    ITM_SendChar((*ptr++));
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	1c5a      	adds	r2, r3, #1
 8000620:	60ba      	str	r2, [r7, #8]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff ffc7 	bl	80005b8 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	3301      	adds	r3, #1
 800062e:	617b      	str	r3, [r7, #20]
 8000630:	697a      	ldr	r2, [r7, #20]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	429a      	cmp	r2, r3
 8000636:	dbf1      	blt.n	800061c <_write+0x16>
  return len;
 8000638:	687b      	ldr	r3, [r7, #4]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3718      	adds	r7, #24
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f000 fec9 	bl	80013e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f841 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 f8d5 	bl	8000800 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000656:	f000 f8a9 	bl	80007ac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  TaskHandle_t xHandle = NULL;
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
  vSchedulerInit();
 800065e:	f000 fcbd 	bl	8000fdc <vSchedulerInit>
  int parameter1 = 1;
 8000662:	2301      	movs	r3, #1
 8000664:	603b      	str	r3, [r7, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  vSchedulerPeriodicTaskCreate(
 8000666:	463a      	mov	r2, r7
 8000668:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800066c:	9305      	str	r3, [sp, #20]
 800066e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000672:	9304      	str	r3, [sp, #16]
 8000674:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000678:	9303      	str	r3, [sp, #12]
 800067a:	2300      	movs	r3, #0
 800067c:	9302      	str	r3, [sp, #8]
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	9301      	str	r3, [sp, #4]
 8000682:	2301      	movs	r3, #1
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	4613      	mov	r3, r2
 8000688:	2280      	movs	r2, #128	; 0x80
 800068a:	490e      	ldr	r1, [pc, #56]	; (80006c4 <main+0x80>)
 800068c:	480e      	ldr	r0, [pc, #56]	; (80006c8 <main+0x84>)
 800068e:	f000 fa8f 	bl	8000bb0 <vSchedulerPeriodicTaskCreate>
  		  pdMS_TO_TICKS(0),
  		  pdMS_TO_TICKS(2500),
  		  pdMS_TO_TICKS(1000),
  		  pdMS_TO_TICKS(2500)
    );
  vSchedulerPeriodicTaskCreate(
 8000692:	463a      	mov	r2, r7
 8000694:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000698:	9305      	str	r3, [sp, #20]
 800069a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800069e:	9304      	str	r3, [sp, #16]
 80006a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80006a4:	9303      	str	r3, [sp, #12]
 80006a6:	2300      	movs	r3, #0
 80006a8:	9302      	str	r3, [sp, #8]
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	9301      	str	r3, [sp, #4]
 80006ae:	2301      	movs	r3, #1
 80006b0:	9300      	str	r3, [sp, #0]
 80006b2:	4613      	mov	r3, r2
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	4905      	ldr	r1, [pc, #20]	; (80006cc <main+0x88>)
 80006b8:	4805      	ldr	r0, [pc, #20]	; (80006d0 <main+0x8c>)
 80006ba:	f000 fa79 	bl	8000bb0 <vSchedulerPeriodicTaskCreate>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  vSchedulerStart();
 80006be:	f000 fcaf 	bl	8001020 <vSchedulerStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006c2:	e7fe      	b.n	80006c2 <main+0x7e>
 80006c4:	080057cc 	.word	0x080057cc
 80006c8:	080008dd 	.word	0x080008dd
 80006cc:	080057d0 	.word	0x080057d0
 80006d0:	08000921 	.word	0x08000921

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	; 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	2230      	movs	r2, #48	; 0x30
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f004 f95d 	bl	80049a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f8:	2300      	movs	r3, #0
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	4b29      	ldr	r3, [pc, #164]	; (80007a4 <SystemClock_Config+0xd0>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000700:	4a28      	ldr	r2, [pc, #160]	; (80007a4 <SystemClock_Config+0xd0>)
 8000702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000706:	6413      	str	r3, [r2, #64]	; 0x40
 8000708:	4b26      	ldr	r3, [pc, #152]	; (80007a4 <SystemClock_Config+0xd0>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800070c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000714:	2300      	movs	r3, #0
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	4b23      	ldr	r3, [pc, #140]	; (80007a8 <SystemClock_Config+0xd4>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000720:	4a21      	ldr	r2, [pc, #132]	; (80007a8 <SystemClock_Config+0xd4>)
 8000722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000726:	6013      	str	r3, [r2, #0]
 8000728:	4b1f      	ldr	r3, [pc, #124]	; (80007a8 <SystemClock_Config+0xd4>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000734:	2302      	movs	r3, #2
 8000736:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000738:	2301      	movs	r3, #1
 800073a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073c:	2310      	movs	r3, #16
 800073e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000740:	2302      	movs	r3, #2
 8000742:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000744:	2300      	movs	r3, #0
 8000746:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000748:	2310      	movs	r3, #16
 800074a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800074c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000750:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000752:	2304      	movs	r3, #4
 8000754:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000756:	2307      	movs	r3, #7
 8000758:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	f107 0320 	add.w	r3, r7, #32
 800075e:	4618      	mov	r0, r3
 8000760:	f001 f91a 	bl	8001998 <HAL_RCC_OscConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800076a:	f000 f90d 	bl	8000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	230f      	movs	r3, #15
 8000770:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000772:	2302      	movs	r3, #2
 8000774:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800077a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	2102      	movs	r1, #2
 800078a:	4618      	mov	r0, r3
 800078c:	f001 fb7c 	bl	8001e88 <HAL_RCC_ClockConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000796:	f000 f8f7 	bl	8000988 <Error_Handler>
  }
}
 800079a:	bf00      	nop
 800079c:	3750      	adds	r7, #80	; 0x50
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40007000 	.word	0x40007000

080007ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b0:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <MX_USART2_UART_Init+0x50>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b6:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007e4:	f002 f822 	bl	800282c <HAL_UART_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ee:	f000 f8cb 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000348 	.word	0x20000348
 80007fc:	40004400 	.word	0x40004400

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	4b2d      	ldr	r3, [pc, #180]	; (80008d0 <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a2c      	ldr	r2, [pc, #176]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b2a      	ldr	r3, [pc, #168]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0304 	and.w	r3, r3, #4
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	4b26      	ldr	r3, [pc, #152]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a25      	ldr	r2, [pc, #148]	; (80008d0 <MX_GPIO_Init+0xd0>)
 800083c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b23      	ldr	r3, [pc, #140]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	4b1f      	ldr	r3, [pc, #124]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a1e      	ldr	r2, [pc, #120]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b1c      	ldr	r3, [pc, #112]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b18      	ldr	r3, [pc, #96]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a17      	ldr	r2, [pc, #92]	; (80008d0 <MX_GPIO_Init+0xd0>)
 8000874:	f043 0302 	orr.w	r3, r3, #2
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <MX_GPIO_Init+0xd0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0302 	and.w	r3, r3, #2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2120      	movs	r1, #32
 800088a:	4812      	ldr	r0, [pc, #72]	; (80008d4 <MX_GPIO_Init+0xd4>)
 800088c:	f001 f850 	bl	8001930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000896:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800089a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	480c      	ldr	r0, [pc, #48]	; (80008d8 <MX_GPIO_Init+0xd8>)
 80008a8:	f000 febe 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ac:	2320      	movs	r3, #32
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b0:	2301      	movs	r3, #1
 80008b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b8:	2300      	movs	r3, #0
 80008ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	4804      	ldr	r0, [pc, #16]	; (80008d4 <MX_GPIO_Init+0xd4>)
 80008c4:	f000 feb0 	bl	8001628 <HAL_GPIO_Init>

}
 80008c8:	bf00      	nop
 80008ca:	3728      	adds	r7, #40	; 0x28
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40020000 	.word	0x40020000
 80008d8:	40020800 	.word	0x40020800

080008dc <Task1>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
static void Task1(void * argument){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  for(int i = 0;i<3;i++)
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	e00e      	b.n	8000908 <Task1+0x2c>
  {
	HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80008ea:	2120      	movs	r1, #32
 80008ec:	480a      	ldr	r0, [pc, #40]	; (8000918 <Task1+0x3c>)
 80008ee:	f001 f838 	bl	8001962 <HAL_GPIO_TogglePin>
	printf("a%d\n", i);
 80008f2:	68f9      	ldr	r1, [r7, #12]
 80008f4:	4809      	ldr	r0, [pc, #36]	; (800091c <Task1+0x40>)
 80008f6:	f004 f8f1 	bl	8004adc <iprintf>
    osDelay(500);
 80008fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008fe:	f002 fa57 	bl	8002db0 <osDelay>
  for(int i = 0;i<3;i++)
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	3301      	adds	r3, #1
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	2b02      	cmp	r3, #2
 800090c:	dded      	ble.n	80008ea <Task1+0xe>
  }
  /* USER CODE END 5 */
}
 800090e:	bf00      	nop
 8000910:	bf00      	nop
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40020000 	.word	0x40020000
 800091c:	080057d4 	.word	0x080057d4

08000920 <Task2>:

static void Task2(void * argument){
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	for(int i = 0;i<3;i++)
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	e00d      	b.n	800094a <Task2+0x2a>
  {
	HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 800092e:	2120      	movs	r1, #32
 8000930:	480a      	ldr	r0, [pc, #40]	; (800095c <Task2+0x3c>)
 8000932:	f001 f816 	bl	8001962 <HAL_GPIO_TogglePin>
	printf("b%d\n", i);
 8000936:	68f9      	ldr	r1, [r7, #12]
 8000938:	4809      	ldr	r0, [pc, #36]	; (8000960 <Task2+0x40>)
 800093a:	f004 f8cf 	bl	8004adc <iprintf>
    osDelay(250);
 800093e:	20fa      	movs	r0, #250	; 0xfa
 8000940:	f002 fa36 	bl	8002db0 <osDelay>
	for(int i = 0;i<3;i++)
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3301      	adds	r3, #1
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2b02      	cmp	r3, #2
 800094e:	ddee      	ble.n	800092e <Task2+0xe>
  }
  /* USER CODE END 5 */
}
 8000950:	bf00      	nop
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40020000 	.word	0x40020000
 8000960:	080057dc 	.word	0x080057dc

08000964 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a04      	ldr	r2, [pc, #16]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d101      	bne.n	800097a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000976:	f000 fd55 	bl	8001424 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40010000 	.word	0x40010000

08000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000990:	e7fe      	b.n	8000990 <Error_Handler+0x8>
	...

08000994 <prvAddTCBToList>:
	}
	
#elif( schedUSE_TCB_SORTED_LIST == 1 )
	/* Add an extended TCB to sorted linked list. */
	static void prvAddTCBToList( SchedTCB_t *pxTCB )
	{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
		/* Initialise TCB list item. */
		vListInitialiseItem( &pxTCB->xTCBListItem );
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3338      	adds	r3, #56	; 0x38
 80009a0:	4618      	mov	r0, r3
 80009a2:	f002 fa39 	bl	8002e18 <vListInitialiseItem>
		/* Set owner of list item to the TCB. */
		listSET_LIST_ITEM_OWNER( &pxTCB->xTCBListItem, pxTCB );
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	645a      	str	r2, [r3, #68]	; 0x44
		/* List is sorted by absolute deadline value. */
		listSET_LIST_ITEM_VALUE( &pxTCB->xTCBListItem, pxTCB->xAbsoluteDeadline );
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6a1a      	ldr	r2, [r3, #32]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	639a      	str	r2, [r3, #56]	; 0x38
			/* There is no need to sort the list. */
		#endif /* schedEDF_EFFICIENT */

		#if( schedEDF_NAIVE == 1 )
			/* Insert TCB into list. */
			vListInsert( pxTCBList, &pxTCB->xTCBListItem );
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <prvAddTCBToList+0x38>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3338      	adds	r3, #56	; 0x38
 80009bc:	4619      	mov	r1, r3
 80009be:	4610      	mov	r0, r2
 80009c0:	f002 fa5b 	bl	8002e7a <vListInsert>
			/* Insert TCB into ready list. */
			vListInsert( pxTCBReadyList, &pxTCB->xTCBListItem );
			/* Insert TCB into list containing tasks in any state. */
			vListInsert( pxTCBListAll, &pxTCB->xTCBAllListItem );
		#endif /* schedEDF_EFFICIENT */
	}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200003cc 	.word	0x200003cc

080009d0 <prvSwapList>:

#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
	#if( schedUSE_TCB_SORTED_LIST == 1 )
		/* Swap content of two lists. */
		static void prvSwapList( List_t **ppxList1, List_t **ppxList2 )
		{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	6039      	str	r1, [r7, #0]
		List_t *pxTemp;
			pxTemp = *ppxList1;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	60fb      	str	r3, [r7, #12]
			*ppxList1 = *ppxList2;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	601a      	str	r2, [r3, #0]
			*ppxList2 = pxTemp;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	601a      	str	r2, [r3, #0]
		}
 80009ee:	bf00      	nop
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
	...

080009fc <prvUpdatePrioritiesEDF>:
	#endif /* schedUSE_TCB_SORTED_LIST */

	#if( schedEDF_NAIVE == 1 )
		/* Update priorities of all periodic tasks with respect to EDF policy. */
		static void prvUpdatePrioritiesEDF( void )
		{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0

			#if( schedUSE_TCB_SORTED_LIST == 1 )
				ListItem_t *pxTCBListItem;
				ListItem_t *pxTCBListItemTemp;
			
				if( listLIST_IS_EMPTY( pxTCBList ) && !listLIST_IS_EMPTY( pxTCBOverflowedList ) )
 8000a02:	4b3d      	ldr	r3, [pc, #244]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d108      	bne.n	8000a1e <prvUpdatePrioritiesEDF+0x22>
 8000a0c:	4b3b      	ldr	r3, [pc, #236]	; (8000afc <prvUpdatePrioritiesEDF+0x100>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d003      	beq.n	8000a1e <prvUpdatePrioritiesEDF+0x22>
				{
					prvSwapList( &pxTCBList, &pxTCBOverflowedList );
 8000a16:	4939      	ldr	r1, [pc, #228]	; (8000afc <prvUpdatePrioritiesEDF+0x100>)
 8000a18:	4837      	ldr	r0, [pc, #220]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a1a:	f7ff ffd9 	bl	80009d0 <prvSwapList>
				}

				const ListItem_t *pxTCBListEndMarker = listGET_END_MARKER( pxTCBList );
 8000a1e:	4b36      	ldr	r3, [pc, #216]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	3308      	adds	r3, #8
 8000a24:	617b      	str	r3, [r7, #20]
				pxTCBListItem = listGET_HEAD_ENTRY( pxTCBList );
 8000a26:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	61fb      	str	r3, [r7, #28]

				while( pxTCBListItem != pxTCBListEndMarker )
 8000a2e:	e023      	b.n	8000a78 <prvUpdatePrioritiesEDF+0x7c>
				{
					pxTCB = listGET_LIST_ITEM_OWNER( pxTCBListItem );
 8000a30:	69fb      	ldr	r3, [r7, #28]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	60fb      	str	r3, [r7, #12]

					/* Update priority in the SchedTCB list. */
					listSET_LIST_ITEM_VALUE( pxTCBListItem, pxTCB->xAbsoluteDeadline );
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	6a1a      	ldr	r2, [r3, #32]
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	601a      	str	r2, [r3, #0]

					pxTCBListItemTemp = pxTCBListItem;
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	60bb      	str	r3, [r7, #8]
					pxTCBListItem = listGET_NEXT( pxTCBListItem );
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	61fb      	str	r3, [r7, #28]
					uxListRemove( pxTCBListItem->pxPrevious );
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f002 fa4d 	bl	8002eec <uxListRemove>

					/* If absolute deadline overflowed, insert TCB to overflowed list. */
					if( pxTCB->xAbsoluteDeadline < pxTCB->xLastWakeTime )
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	6a1a      	ldr	r2, [r3, #32]
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d206      	bcs.n	8000a6c <prvUpdatePrioritiesEDF+0x70>
					{
						vListInsert( pxTCBOverflowedList, pxTCBListItemTemp );
 8000a5e:	4b27      	ldr	r3, [pc, #156]	; (8000afc <prvUpdatePrioritiesEDF+0x100>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	68b9      	ldr	r1, [r7, #8]
 8000a64:	4618      	mov	r0, r3
 8000a66:	f002 fa08 	bl	8002e7a <vListInsert>
 8000a6a:	e005      	b.n	8000a78 <prvUpdatePrioritiesEDF+0x7c>
					}
					else /* Insert TCB into temp list in usual case. */
					{
						vListInsert( pxTCBTempList, pxTCBListItemTemp );
 8000a6c:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <prvUpdatePrioritiesEDF+0x104>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	68b9      	ldr	r1, [r7, #8]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f002 fa01 	bl	8002e7a <vListInsert>
				while( pxTCBListItem != pxTCBListEndMarker )
 8000a78:	69fa      	ldr	r2, [r7, #28]
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d1d7      	bne.n	8000a30 <prvUpdatePrioritiesEDF+0x34>
					}
				}

				/* Swap list with temp list. */
				prvSwapList( &pxTCBList, &pxTCBTempList );
 8000a80:	491f      	ldr	r1, [pc, #124]	; (8000b00 <prvUpdatePrioritiesEDF+0x104>)
 8000a82:	481d      	ldr	r0, [pc, #116]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a84:	f7ff ffa4 	bl	80009d0 <prvSwapList>

				#if( schedUSE_SCHEDULER_TASK == 1 )
					BaseType_t xHighestPriority = schedSCHEDULER_PRIORITY - 1;
 8000a88:	2305      	movs	r3, #5
 8000a8a:	61bb      	str	r3, [r7, #24]
				#else
					BaseType_t xHighestPriority = configMAX_PRIORITIES - 1;
				#endif /* schedUSE_SCHEDULER_TASK */

				const ListItem_t *pxTCBListEndMarkerAfterSwap = listGET_END_MARKER( pxTCBList );
 8000a8c:	4b1a      	ldr	r3, [pc, #104]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	3308      	adds	r3, #8
 8000a92:	613b      	str	r3, [r7, #16]
				pxTCBListItem = listGET_HEAD_ENTRY( pxTCBList );
 8000a94:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <prvUpdatePrioritiesEDF+0xfc>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	61fb      	str	r3, [r7, #28]
				while( pxTCBListItem != pxTCBListEndMarkerAfterSwap )
 8000a9c:	e023      	b.n	8000ae6 <prvUpdatePrioritiesEDF+0xea>
				{
					pxTCB = listGET_LIST_ITEM_OWNER( pxTCBListItem );
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	60fb      	str	r3, [r7, #12]
					configASSERT( -1 <= xHighestPriority );
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000aaa:	da0a      	bge.n	8000ac2 <prvUpdatePrioritiesEDF+0xc6>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ab0:	f383 8811 	msr	BASEPRI, r3
 8000ab4:	f3bf 8f6f 	isb	sy
 8000ab8:	f3bf 8f4f 	dsb	sy
 8000abc:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000abe:	bf00      	nop
 8000ac0:	e7fe      	b.n	8000ac0 <prvUpdatePrioritiesEDF+0xc4>
					pxTCB->uxPriority = xHighestPriority;
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
					vTaskPrioritySet( *pxTCB->pxTaskHandle, pxTCB->uxPriority );
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	695b      	ldr	r3, [r3, #20]
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	691b      	ldr	r3, [r3, #16]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4610      	mov	r0, r2
 8000ad6:	f002 fc9f 	bl	8003418 <vTaskPrioritySet>

					xHighestPriority--;
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	61bb      	str	r3, [r7, #24]
					pxTCBListItem = listGET_NEXT( pxTCBListItem );
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	61fb      	str	r3, [r7, #28]
				while( pxTCBListItem != pxTCBListEndMarkerAfterSwap )
 8000ae6:	69fa      	ldr	r2, [r7, #28]
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d1d7      	bne.n	8000a9e <prvUpdatePrioritiesEDF+0xa2>
				}
			#endif /* schedUSE_TCB_SORTED_LIST */
		}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	3720      	adds	r7, #32
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200003cc 	.word	0x200003cc
 8000afc:	200003d4 	.word	0x200003d4
 8000b00:	200003d0 	.word	0x200003d0

08000b04 <prvPeriodicTaskCode>:
#endif /* schedSCHEDULING_POLICY_EDF */

/* The whole function code that is executed by every periodic task.
 * This function wraps the task code specified by the user. */
static void prvPeriodicTaskCode( void *pvParameters )
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
SchedTCB_t *pxThisTask = ( SchedTCB_t * ) pvTaskGetThreadLocalStoragePointer( xTaskGetCurrentTaskHandle(), schedTHREAD_LOCAL_STORAGE_POINTER_INDEX );
 8000b0c:	f003 f89a 	bl	8003c44 <xTaskGetCurrentTaskHandle>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f002 ffad 	bl	8003a74 <pvTaskGetThreadLocalStoragePointer>
 8000b1a:	60f8      	str	r0, [r7, #12]
	configASSERT( NULL != pxThisTask );
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d10a      	bne.n	8000b38 <prvPeriodicTaskCode+0x34>
	__asm volatile
 8000b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b26:	f383 8811 	msr	BASEPRI, r3
 8000b2a:	f3bf 8f6f 	isb	sy
 8000b2e:	f3bf 8f4f 	dsb	sy
 8000b32:	60bb      	str	r3, [r7, #8]
}
 8000b34:	bf00      	nop
 8000b36:	e7fe      	b.n	8000b36 <prvPeriodicTaskCode+0x32>

	if( 0 != pxThisTask->xReleaseTime )
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d008      	beq.n	8000b52 <prvPeriodicTaskCode+0x4e>
	{
		vTaskDelayUntil( &pxThisTask->xLastWakeTime, pxThisTask->xReleaseTime );
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	f002 fbb1 	bl	80032b4 <vTaskDelayUntil>
	}

	#if( schedUSE_TIMING_ERROR_DETECTION_DEADLINE == 1 )
		pxThisTask->xExecutedOnce = pdTRUE;
	#endif /* schedUSE_TIMING_ERROR_DETECTION_DEADLINE */
	if( 0 == pxThisTask->xReleaseTime )
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	699b      	ldr	r3, [r3, #24]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d103      	bne.n	8000b62 <prvPeriodicTaskCode+0x5e>
	{
		pxThisTask->xLastWakeTime = xSystemStartTime;
 8000b5a:	4b14      	ldr	r3, [pc, #80]	; (8000bac <prvPeriodicTaskCode+0xa8>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	629a      	str	r2, [r3, #40]	; 0x28
	for( ; ; )
	{
		#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
			#if( schedEDF_NAIVE == 1 )
				/* Wake up the scheduler task to update priorities of all periodic tasks. */
				prvWakeScheduler();
 8000b62:	f000 fa1d 	bl	8000fa0 <prvWakeScheduler>
			#endif /* schedEDF_NAIVE */
		#endif /* schedSCHEDULING_POLICY_EDF */
		pxThisTask->xWorkIsDone = pdFALSE;
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	635a      	str	r2, [r3, #52]	; 0x34
		printf( "tickcount %d Task %s Abs deadline %d lastWakeTime %d prio %d Handle %x\r\n", xTaskGetTickCount(), pxThisTask->pcName, pxThisTask->xAbsoluteDeadline, pxThisTask->xLastWakeTime, uxTaskPriorityGet( NULL ), *pxThisTask->pxTaskHandle );
		taskEXIT_CRITICAL();
		*/

		/* Execute the task function specified by the user. */
		pxThisTask->pvTaskCode( pvParameters );
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	4798      	blx	r3

		pxThisTask->xWorkIsDone = pdTRUE;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2201      	movs	r2, #1
 8000b78:	635a      	str	r2, [r3, #52]	; 0x34
		taskENTER_CRITICAL();
		printf( "execution time %d Task %s\r\n", pxThisTask->xExecTime, pxThisTask->pcName );
		taskEXIT_CRITICAL();
		*/

		pxThisTask->xExecTime = 0;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	631a      	str	r2, [r3, #48]	; 0x30

		#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
			pxThisTask->xAbsoluteDeadline = pxThisTask->xLastWakeTime + pxThisTask->xPeriod + pxThisTask->xRelativeDeadline;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b88:	441a      	add	r2, r3
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	69db      	ldr	r3, [r3, #28]
 8000b8e:	441a      	add	r2, r3
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	621a      	str	r2, [r3, #32]
				listSET_LIST_ITEM_VALUE( &pxThisTask->xTCBListItem, pxThisTask->xAbsoluteDeadline );
			#endif /* schedEDF_EFFICIENT */

			#if( schedEDF_NAIVE == 1 )
				/* Wake up the scheduler task to update priorities of all periodic tasks. */
				prvWakeScheduler();
 8000b94:	f000 fa04 	bl	8000fa0 <prvWakeScheduler>
			#endif /* schedEDF_NAIVE */
		#endif /* schedSCHEDULING_POLICY_EDF */

		vTaskDelayUntil( &pxThisTask->xLastWakeTime, pxThisTask->xPeriod );
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4610      	mov	r0, r2
 8000ba6:	f002 fb85 	bl	80032b4 <vTaskDelayUntil>
				prvWakeScheduler();
 8000baa:	e7da      	b.n	8000b62 <prvPeriodicTaskCode+0x5e>
 8000bac:	2000038c 	.word	0x2000038c

08000bb0 <vSchedulerPeriodicTaskCreate>:
}

/* Creates a periodic task. */
void vSchedulerPeriodicTaskCreate( TaskFunction_t pvTaskCode, const char *pcName, UBaseType_t uxStackDepth, void *pvParameters, UBaseType_t uxPriority,
		TaskHandle_t *pxCreatedTask, TickType_t xPhaseTick, TickType_t xPeriodTick, TickType_t xMaxExecTimeTick, TickType_t xDeadlineTick )
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b09a      	sub	sp, #104	; 0x68
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
 8000bbc:	603b      	str	r3, [r7, #0]
	taskENTER_CRITICAL();
 8000bbe:	f003 fac1 	bl	8004144 <vPortEnterCritical>
		BaseType_t xIndex = prvFindEmptyElementIndexTCB();
		configASSERT( xTaskCounter < schedMAX_NUMBER_OF_PERIODIC_TASKS );
		configASSERT( xIndex != -1 );
		pxNewTCB = &xTCBArray[ xIndex ];
	#else
		pxNewTCB = pvPortMalloc( sizeof( SchedTCB_t ) );
 8000bc2:	2050      	movs	r0, #80	; 0x50
 8000bc4:	f003 fbe0 	bl	8004388 <pvPortMalloc>
 8000bc8:	6678      	str	r0, [r7, #100]	; 0x64
	#endif /* schedUSE_TCB_ARRAY */


	/* Intialize item. */
	*pxNewTCB = ( SchedTCB_t ) { .pvTaskCode = pvTaskCode, .pcName = pcName, .uxStackDepth = uxStackDepth, .pvParameters = pvParameters,
 8000bca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bcc:	4618      	mov	r0, r3
 8000bce:	2350      	movs	r3, #80	; 0x50
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	f003 fee5 	bl	80049a2 <memset>
 8000bd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000be0:	68ba      	ldr	r2, [r7, #8]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bec:	683a      	ldr	r2, [r7, #0]
 8000bee:	60da      	str	r2, [r3, #12]
 8000bf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bf2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000bf4:	611a      	str	r2, [r3, #16]
 8000bf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bf8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000bfa:	615a      	str	r2, [r3, #20]
 8000bfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000bfe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000c00:	619a      	str	r2, [r3, #24]
 8000c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c04:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000c08:	61da      	str	r2, [r3, #28]
 8000c0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c0c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8000c10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000c16:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	635a      	str	r2, [r3, #52]	; 0x34
	#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_RMS || schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_DMS )
		pxNewTCB->xPriorityIsSet = pdFALSE;
	#elif( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_MANUAL )
		pxNewTCB->xPriorityIsSet = pdTRUE;
	#elif( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
		pxNewTCB->xAbsoluteDeadline = pxNewTCB->xRelativeDeadline + pxNewTCB->xReleaseTime + xSystemStartTime;
 8000c1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c20:	69da      	ldr	r2, [r3, #28]
 8000c22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	441a      	add	r2, r3
 8000c28:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <vSchedulerPeriodicTaskCreate+0xa4>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	441a      	add	r2, r3
 8000c2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c30:	621a      	str	r2, [r3, #32]
		pxNewTCB->uxPriority = -1;
 8000c32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c38:	611a      	str	r2, [r3, #16]
	#if( schedUSE_TIMING_ERROR_DETECTION_EXECUTION_TIME == 1 )
		pxNewTCB->xSuspended = pdFALSE;
		pxNewTCB->xMaxExecTimeExceeded = pdFALSE;
	#endif /* schedUSE_TIMING_ERROR_DETECTION_EXECUTION_TIME */
	#if( schedUSE_POLLING_SERVER == 1)
		pxNewTCB->xIsPeriodicServer = pdFALSE;
 8000c3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	64da      	str	r2, [r3, #76]	; 0x4c
		xTaskCounter++;
	#elif( schedUSE_TCB_SORTED_LIST == 1 )
		#if( schedEDF_EFFICIENT == 1 )
			pxNewTCB->uxPriority = schedPRIORITY_NOT_RUNNING;
		#endif /* schedEDF_EFFICIENT */
		prvAddTCBToList( pxNewTCB );
 8000c40:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000c42:	f7ff fea7 	bl	8000994 <prvAddTCBToList>
	#endif /* schedUSE_TCB_SORTED_LIST */
	taskEXIT_CRITICAL();
 8000c46:	f003 faad 	bl	80041a4 <vPortExitCritical>
}
 8000c4a:	bf00      	nop
 8000c4c:	3768      	adds	r7, #104	; 0x68
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000038c 	.word	0x2000038c

08000c58 <prvCreateAllTasks>:
	vTaskDelete( xTaskHandle );
}

/* Creates all periodic tasks stored in TCB array, or TCB list. */
static void prvCreateAllTasks( void )
{
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b089      	sub	sp, #36	; 0x24
 8000c5c:	af02      	add	r7, sp, #8
			}
		
		}
	#elif( schedUSE_TCB_SORTED_LIST == 1 )
		#if( schedEDF_NAIVE ==1 )
			const ListItem_t *pxTCBListEndMarker = listGET_END_MARKER( pxTCBList );
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <prvCreateAllTasks+0x88>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	3308      	adds	r3, #8
 8000c64:	613b      	str	r3, [r7, #16]
			ListItem_t *pxTCBListItem = listGET_HEAD_ENTRY( pxTCBList );
 8000c66:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <prvCreateAllTasks+0x88>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	617b      	str	r3, [r7, #20]
		#elif( schedEDF_EFFICIENT == 1 )
			const ListItem_t *pxTCBListEndMarker = listGET_END_MARKER( pxTCBListAll );
			ListItem_t *pxTCBListItem = listGET_HEAD_ENTRY( pxTCBListAll );
		#endif /* schedEDF_EFFICIENT */

		while( pxTCBListItem != pxTCBListEndMarker )
 8000c6e:	e02e      	b.n	8000cce <prvCreateAllTasks+0x76>
		{
			pxTCB = listGET_LIST_ITEM_OWNER( pxTCBListItem );
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	60fb      	str	r3, [r7, #12]
			configASSERT( NULL != pxTCB );
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d10a      	bne.n	8000c92 <prvCreateAllTasks+0x3a>
	__asm volatile
 8000c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c80:	f383 8811 	msr	BASEPRI, r3
 8000c84:	f3bf 8f6f 	isb	sy
 8000c88:	f3bf 8f4f 	dsb	sy
 8000c8c:	607b      	str	r3, [r7, #4]
}
 8000c8e:	bf00      	nop
 8000c90:	e7fe      	b.n	8000c90 <prvCreateAllTasks+0x38>

			BaseType_t xReturnValue = xTaskCreate( prvPeriodicTaskCode, pxTCB->pcName, pxTCB->uxStackDepth, pxTCB->pvParameters, pxTCB->uxPriority, pxTCB->pxTaskHandle );
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	6859      	ldr	r1, [r3, #4]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	b298      	uxth	r0, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	68dc      	ldr	r4, [r3, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	691b      	ldr	r3, [r3, #16]
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	6952      	ldr	r2, [r2, #20]
 8000ca8:	9201      	str	r2, [sp, #4]
 8000caa:	9300      	str	r3, [sp, #0]
 8000cac:	4623      	mov	r3, r4
 8000cae:	4602      	mov	r2, r0
 8000cb0:	480c      	ldr	r0, [pc, #48]	; (8000ce4 <prvCreateAllTasks+0x8c>)
 8000cb2:	f002 f9a2 	bl	8002ffa <xTaskCreate>
 8000cb6:	60b8      	str	r0, [r7, #8]
			}
			else
			{
				/* if task creation failed */
			}
			vTaskSetThreadLocalStoragePointer( *pxTCB->pxTaskHandle, schedTHREAD_LOCAL_STORAGE_POINTER_INDEX, pxTCB );
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	695b      	ldr	r3, [r3, #20]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f002 fea8 	bl	8003a18 <vTaskSetThreadLocalStoragePointer>
			pxTCBListItem = listGET_NEXT( pxTCBListItem );
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	617b      	str	r3, [r7, #20]
		while( pxTCBListItem != pxTCBListEndMarker )
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d1cc      	bne.n	8000c70 <prvCreateAllTasks+0x18>
		}	
	#endif /* schedUSE_TCB_ARRAY */
}
 8000cd6:	bf00      	nop
 8000cd8:	bf00      	nop
 8000cda:	371c      	adds	r7, #28
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd90      	pop	{r4, r7, pc}
 8000ce0:	200003cc 	.word	0x200003cc
 8000ce4:	08000b05 	.word	0x08000b05

08000ce8 <prvInitEDF>:
	}
}
#elif( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
	/* Initializes priorities of all periodic tasks with respect to EDF policy. */
	static void prvInitEDF( void )
	{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
	SchedTCB_t *pxTCB;

		#if( schedEDF_NAIVE == 1 )
			#if( schedUSE_SCHEDULER_TASK == 1 )
				UBaseType_t uxHighestPriority = schedSCHEDULER_PRIORITY - 1;
 8000cee:	2305      	movs	r3, #5
 8000cf0:	60fb      	str	r3, [r7, #12]
			#else
				UBaseType_t uxHighestPriority = configMAX_PRIORITIES - 1;
			#endif /* schedUSE_SCHEDULER_TASK */

			const ListItem_t *pxTCBListEndMarker = listGET_END_MARKER( pxTCBList );
 8000cf2:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <prvInitEDF+0x4c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	3308      	adds	r3, #8
 8000cf8:	607b      	str	r3, [r7, #4]
			ListItem_t *pxTCBListItem = listGET_HEAD_ENTRY( pxTCBList );
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <prvInitEDF+0x4c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	60bb      	str	r3, [r7, #8]

			while( pxTCBListItem != pxTCBListEndMarker )
 8000d02:	e00b      	b.n	8000d1c <prvInitEDF+0x34>
			{
				pxTCB = listGET_LIST_ITEM_OWNER( pxTCBListItem );
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	603b      	str	r3, [r7, #0]

				pxTCB->uxPriority = uxHighestPriority;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
				uxHighestPriority--;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	60fb      	str	r3, [r7, #12]

				pxTCBListItem = listGET_NEXT( pxTCBListItem );
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	60bb      	str	r3, [r7, #8]
			while( pxTCBListItem != pxTCBListEndMarker )
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d1ef      	bne.n	8000d04 <prvInitEDF+0x1c>
		#elif( schedEDF_EFFICIENT == 1 )
			ListItem_t *pxTCBListItem = listGET_HEAD_ENTRY( pxTCBReadyList );
			pxCurrentTCB = listGET_LIST_ITEM_OWNER( pxTCBListItem );
			pxCurrentTCB->uxPriority = schedPRIORITY_RUNNING;
		#endif /* schedEDF_EFFICIENT */
	}
 8000d24:	bf00      	nop
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	200003cc 	.word	0x200003cc

08000d38 <prvSchedulerFunction>:
		return;
	}

	/* Function code for the scheduler task. */
	static void prvSchedulerFunction( void )
	{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
		for( ; ; )
		{
			#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
				#if( schedEDF_NAIVE == 1 )
					prvUpdatePrioritiesEDF();
 8000d3c:	f7ff fe5e 	bl	80009fc <prvUpdatePrioritiesEDF>
					}
				#endif /* schedUSE_TCB_SORTED_LIST */
			
			#endif /* schedUSE_TIMING_ERROR_DETECTION_DEADLINE || schedUSE_TIMING_ERROR_DETECTION_EXECUTION_TIME */

			ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8000d40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d44:	2001      	movs	r0, #1
 8000d46:	f002 ff8d 	bl	8003c64 <ulTaskNotifyTake>
					prvUpdatePrioritiesEDF();
 8000d4a:	e7f7      	b.n	8000d3c <prvSchedulerFunction+0x4>

08000d4c <prvCreateSchedulerTask>:
		}
	}

	/* Creates the scheduler task. */
	static void prvCreateSchedulerTask( void )
	{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af02      	add	r7, sp, #8
		xTaskCreate( (TaskFunction_t) prvSchedulerFunction, "Scheduler", schedSCHEDULER_TASK_STACK_SIZE, NULL, schedSCHEDULER_PRIORITY, &xSchedulerHandle );
 8000d52:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <prvCreateSchedulerTask+0x24>)
 8000d54:	9301      	str	r3, [sp, #4]
 8000d56:	2306      	movs	r3, #6
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d60:	4904      	ldr	r1, [pc, #16]	; (8000d74 <prvCreateSchedulerTask+0x28>)
 8000d62:	4805      	ldr	r0, [pc, #20]	; (8000d78 <prvCreateSchedulerTask+0x2c>)
 8000d64:	f002 f949 	bl	8002ffa <xTaskCreate>
	}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200003d8 	.word	0x200003d8
 8000d74:	080057e4 	.word	0x080057e4
 8000d78:	08000d39 	.word	0x08000d39

08000d7c <prvGetNextAperiodicJob>:

#if( schedUSE_APERIODIC_JOBS == 1 )
	/* Returns AJCB of first aperiodic job stored in FIFO. Returns NULL if
	 * the FIFO is empty. */
	static AJCB_t *prvGetNextAperiodicJob( void )
	{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
		/* If FIFO is empty. */
		if( 0 == uxAperiodicJobCounter)
 8000d82:	4b1f      	ldr	r3, [pc, #124]	; (8000e00 <prvGetNextAperiodicJob+0x84>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d101      	bne.n	8000d8e <prvGetNextAperiodicJob+0x12>
		{
			return NULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	e034      	b.n	8000df8 <prvGetNextAperiodicJob+0x7c>
		}

		AJCB_t *pxReturnValue = &xAJCBFifo[ xAJCBFifoHead ];
 8000d8e:	4b1d      	ldr	r3, [pc, #116]	; (8000e04 <prvGetNextAperiodicJob+0x88>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4613      	mov	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	4413      	add	r3, r2
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <prvGetNextAperiodicJob+0x8c>)
 8000d9c:	4413      	add	r3, r2
 8000d9e:	607b      	str	r3, [r7, #4]

		/* Move FIFO head to next element in the queue. */
		xAJCBFifoHead++;
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <prvGetNextAperiodicJob+0x88>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	4a17      	ldr	r2, [pc, #92]	; (8000e04 <prvGetNextAperiodicJob+0x88>)
 8000da8:	6013      	str	r3, [r2, #0]
		if( schedMAX_NUMBER_OF_APERIODIC_JOBS == xAJCBFifoHead )
 8000daa:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <prvGetNextAperiodicJob+0x88>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2b04      	cmp	r3, #4
 8000db0:	d102      	bne.n	8000db8 <prvGetNextAperiodicJob+0x3c>
		{
			xAJCBFifoHead = 0;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <prvGetNextAperiodicJob+0x88>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
		}
		
		#if( schedUSE_SPORADIC_JOBS == 1)
			/* Update maximum response time which is needed for acceptance test
			 * for sporadic jobs. */
			if( schedPOLLING_SERVER_MAX_EXECUTION_TIME >= pxReturnValue->xMaxExecTime )
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	2b64      	cmp	r3, #100	; 0x64
 8000dbe:	d807      	bhi.n	8000dd0 <prvGetNextAperiodicJob+0x54>
			{
				xAbsolutePreviousMaxResponseTime = xTaskGetTickCount() + schedPOLLING_SERVER_PERIOD * 2;
 8000dc0:	f002 fce8 	bl	8003794 <xTaskGetTickCount>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8000dca:	4a10      	ldr	r2, [pc, #64]	; (8000e0c <prvGetNextAperiodicJob+0x90>)
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	e012      	b.n	8000df6 <prvGetNextAperiodicJob+0x7a>
			}
			else
			{

				xAbsolutePreviousMaxResponseTime = xTaskGetTickCount() + schedPOLLING_SERVER_PERIOD +
 8000dd0:	f002 fce0 	bl	8003794 <xTaskGetTickCount>
 8000dd4:	4602      	mov	r2, r0
						( pxReturnValue->xMaxExecTime / schedPOLLING_SERVER_MAX_EXECUTION_TIME + 1 ) * schedPOLLING_SERVER_PERIOD;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	490d      	ldr	r1, [pc, #52]	; (8000e10 <prvGetNextAperiodicJob+0x94>)
 8000ddc:	fba1 1303 	umull	r1, r3, r1, r3
 8000de0:	095b      	lsrs	r3, r3, #5
 8000de2:	3301      	adds	r3, #1
 8000de4:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000de8:	fb01 f303 	mul.w	r3, r1, r3
				xAbsolutePreviousMaxResponseTime = xTaskGetTickCount() + schedPOLLING_SERVER_PERIOD +
 8000dec:	4413      	add	r3, r2
 8000dee:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8000df2:	4a06      	ldr	r2, [pc, #24]	; (8000e0c <prvGetNextAperiodicJob+0x90>)
 8000df4:	6013      	str	r3, [r2, #0]
			}
		#endif /* schedUSE_SPORADIC_JOBS */

		return pxReturnValue;
 8000df6:	687b      	ldr	r3, [r7, #4]
	}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000430 	.word	0x20000430
 8000e04:	2000042c 	.word	0x2000042c
 8000e08:	200003dc 	.word	0x200003dc
 8000e0c:	2000049c 	.word	0x2000049c
 8000e10:	51eb851f 	.word	0x51eb851f

08000e14 <prvGetNextSporadicJob>:

#if( schedUSE_SPORADIC_JOBS == 1 )
	/* Returns SJCB of first sporadic job stored in FIFO. Returns NULL if
	 * the FIFO is empty. */
	static SJCB_t *prvGetNextSporadicJob( void )
	{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
		/* If FIFO is empty. */
		if( 0 == uxSporadicJobCounter)
 8000e1a:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <prvGetNextSporadicJob+0x4c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d101      	bne.n	8000e26 <prvGetNextSporadicJob+0x12>
		{
			return NULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	e015      	b.n	8000e52 <prvGetNextSporadicJob+0x3e>
		}

		SJCB_t *pxReturnValue = &xSJCBFifo[ xSJCBFifoHead ];
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <prvGetNextSporadicJob+0x50>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	4613      	mov	r3, r2
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	4413      	add	r3, r2
 8000e30:	00db      	lsls	r3, r3, #3
 8000e32:	4a0d      	ldr	r2, [pc, #52]	; (8000e68 <prvGetNextSporadicJob+0x54>)
 8000e34:	4413      	add	r3, r2
 8000e36:	607b      	str	r3, [r7, #4]

		/* Move FIFO head to next element in the queue. */
		xSJCBFifoHead++;
 8000e38:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <prvGetNextSporadicJob+0x50>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	4a09      	ldr	r2, [pc, #36]	; (8000e64 <prvGetNextSporadicJob+0x50>)
 8000e40:	6013      	str	r3, [r2, #0]
		if( schedMAX_NUMBER_OF_SPORADIC_JOBS == xSJCBFifoHead )
 8000e42:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <prvGetNextSporadicJob+0x50>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b04      	cmp	r3, #4
 8000e48:	d102      	bne.n	8000e50 <prvGetNextSporadicJob+0x3c>
		{
			xSJCBFifoHead = 0;
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <prvGetNextSporadicJob+0x50>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
		}
		
		return pxReturnValue;
 8000e50:	687b      	ldr	r3, [r7, #4]
	}
 8000e52:	4618      	mov	r0, r3
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000498 	.word	0x20000498
 8000e64:	20000494 	.word	0x20000494
 8000e68:	20000434 	.word	0x20000434

08000e6c <prvPollingServerFunction>:
#endif /* schedUSE_SPORADIC_JOBS */

#if( schedUSE_POLLING_SERVER == 1 )
	/* Function code for the Polling Server. */
	static void prvPollingServerFunction( void )
	{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
		for( ; ; )
		{
			#if( schedUSE_SPORADIC_JOBS == 1 )
				pxCurrentSporadicJob = prvGetNextSporadicJob();
 8000e72:	f7ff ffcf 	bl	8000e14 <prvGetNextSporadicJob>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a21      	ldr	r2, [pc, #132]	; (8000f00 <prvPollingServerFunction+0x94>)
 8000e7a:	6013      	str	r3, [r2, #0]
				if( NULL == pxCurrentSporadicJob )
 8000e7c:	4b20      	ldr	r3, [pc, #128]	; (8000f00 <prvPollingServerFunction+0x94>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d01c      	beq.n	8000ebe <prvPollingServerFunction+0x52>
					#endif /* schedUSE_APERIODIC_JOBS */
				}
				else
				{
					/* Run sporadic job */
					pxCurrentSporadicJob->pvTaskCode( pxCurrentSporadicJob->pvParameters );
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <prvPollingServerFunction+0x94>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a1d      	ldr	r2, [pc, #116]	; (8000f00 <prvPollingServerFunction+0x94>)
 8000e8c:	6812      	ldr	r2, [r2, #0]
 8000e8e:	6892      	ldr	r2, [r2, #8]
 8000e90:	4610      	mov	r0, r2
 8000e92:	4798      	blx	r3

					SchedTCB_t *pxThisTask = ( SchedTCB_t * ) pvTaskGetThreadLocalStoragePointer( xTaskGetCurrentTaskHandle(), schedTHREAD_LOCAL_STORAGE_POINTER_INDEX );
 8000e94:	f002 fed6 	bl	8003c44 <xTaskGetCurrentTaskHandle>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f002 fde9 	bl	8003a74 <pvTaskGetThreadLocalStoragePointer>
 8000ea2:	6078      	str	r0, [r7, #4]
					/* printf( "PS finished sporadic job tick %d abs deadline %d\r\n", xTaskGetTickCount(), pxThisTask->xAbsoluteDeadline, ); */
					uxSporadicJobCounter--;
 8000ea4:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <prvPollingServerFunction+0x98>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	4a16      	ldr	r2, [pc, #88]	; (8000f04 <prvPollingServerFunction+0x98>)
 8000eac:	6013      	str	r3, [r2, #0]
					if( 0 == uxSporadicJobCounter )
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <prvPollingServerFunction+0x98>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d11d      	bne.n	8000ef2 <prvPollingServerFunction+0x86>
					{
						xAbsolutePreviousMaxResponseTime = 0;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <prvPollingServerFunction+0x9c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
					}
					continue;
 8000ebc:	e019      	b.n	8000ef2 <prvPollingServerFunction+0x86>
				}
			#endif /* schedUSE_SPORADIC_JOBS */

			#if( schedUSE_APERIODIC_JOBS == 1 )
				pxCurrentAperiodicJob = prvGetNextAperiodicJob();
 8000ebe:	f7ff ff5d 	bl	8000d7c <prvGetNextAperiodicJob>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4a11      	ldr	r2, [pc, #68]	; (8000f0c <prvPollingServerFunction+0xa0>)
 8000ec6:	6013      	str	r3, [r2, #0]
				if( NULL == pxCurrentAperiodicJob )
 8000ec8:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <prvPollingServerFunction+0xa0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d012      	beq.n	8000ef6 <prvPollingServerFunction+0x8a>
					return;
				}
				else
				{
					/* Run aperiodic job */
					pxCurrentAperiodicJob->pvTaskCode( pxCurrentAperiodicJob->pvParameters );
 8000ed0:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <prvPollingServerFunction+0xa0>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a0d      	ldr	r2, [pc, #52]	; (8000f0c <prvPollingServerFunction+0xa0>)
 8000ed8:	6812      	ldr	r2, [r2, #0]
 8000eda:	6892      	ldr	r2, [r2, #8]
 8000edc:	4610      	mov	r0, r2
 8000ede:	4798      	blx	r3
					uxAperiodicJobCounter--;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <prvPollingServerFunction+0xa4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	; (8000f10 <prvPollingServerFunction+0xa4>)
 8000ee8:	6013      	str	r3, [r2, #0]
					#if (schedUSE_SPORADIC_JOBS == 1 )
						xAbsolutePreviousMaxResponseTime = 0;
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <prvPollingServerFunction+0x9c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e7bf      	b.n	8000e72 <prvPollingServerFunction+0x6>
					continue;
 8000ef2:	bf00      	nop
				pxCurrentSporadicJob = prvGetNextSporadicJob();
 8000ef4:	e7bd      	b.n	8000e72 <prvPollingServerFunction+0x6>
					return;
 8000ef6:	bf00      	nop
					#endif /* schedUSE_SPORADIC_JOBS */
				}
			#endif /* schedUSE_APERIODIC_JOBS */
		}
	}
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200004a8 	.word	0x200004a8
 8000f04:	20000498 	.word	0x20000498
 8000f08:	2000049c 	.word	0x2000049c
 8000f0c:	200004a4 	.word	0x200004a4
 8000f10:	20000430 	.word	0x20000430

08000f14 <prvPollingServerCreate>:

	/* Creates Polling Server as a periodic task. */
	void prvPollingServerCreate( void )
	{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b096      	sub	sp, #88	; 0x58
 8000f18:	af00      	add	r7, sp, #0
		taskENTER_CRITICAL();
 8000f1a:	f003 f913 	bl	8004144 <vPortEnterCritical>
			BaseType_t xIndex = prvFindEmptyElementIndexTCB();
			configASSERT( xTaskCounter < schedMAX_NUMBER_OF_PERIODIC_TASKS );
			configASSERT( xIndex != -1 );
			pxNewTCB = &xTCBArray[ xIndex ];
		#elif( schedUSE_TCB_SORTED_LIST == 1 )
			pxNewTCB = pvPortMalloc( sizeof( SchedTCB_t ) );
 8000f1e:	2050      	movs	r0, #80	; 0x50
 8000f20:	f003 fa32 	bl	8004388 <pvPortMalloc>
 8000f24:	6578      	str	r0, [r7, #84]	; 0x54
		#endif /* schedUSE_TCB_ARRAY */

		/* Initialize item. */
		*pxNewTCB = ( SchedTCB_t ) { .pvTaskCode = (TaskFunction_t) prvPollingServerFunction, .pcName = "PS", .uxStackDepth = schedPOLLING_SERVER_STACK_SIZE, .pvParameters = NULL,
 8000f26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f28:	4618      	mov	r0, r3
 8000f2a:	2350      	movs	r3, #80	; 0x50
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	f003 fd37 	bl	80049a2 <memset>
 8000f34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f36:	4a16      	ldr	r2, [pc, #88]	; (8000f90 <prvPollingServerCreate+0x7c>)
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f3c:	4a15      	ldr	r2, [pc, #84]	; (8000f94 <prvPollingServerCreate+0x80>)
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f42:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f4a:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <prvPollingServerCreate+0x84>)
 8000f4c:	615a      	str	r2, [r3, #20]
 8000f4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f50:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f54:	61da      	str	r2, [r3, #28]
 8000f56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f58:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f5c:	625a      	str	r2, [r3, #36]	; 0x24
 8000f5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f60:	2264      	movs	r2, #100	; 0x64
 8000f62:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f66:	2201      	movs	r2, #1
 8000f68:	635a      	str	r2, [r3, #52]	; 0x34
 8000f6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	64da      	str	r2, [r3, #76]	; 0x4c
			.pxTaskHandle = &xPollingServerHandle, .xReleaseTime = 0, .xPeriod = schedPOLLING_SERVER_PERIOD, .xMaxExecTime = schedPOLLING_SERVER_MAX_EXECUTION_TIME,
			.xRelativeDeadline = schedPOLLING_SERVER_DEADLINE, .xWorkIsDone = pdTRUE, .xExecTime = 0, .xIsPeriodicServer = pdTRUE };
		#if( schedUSE_TCB_ARRAY == 1 )
			pxNewTCB->xInUse = pdTRUE;
		#elif( schedUSE_TCB_SORTED_LIST == 1 )
			pxNewTCB->xAbsoluteDeadline = pxNewTCB->xRelativeDeadline + xSystemStartTime;
 8000f70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f72:	69da      	ldr	r2, [r3, #28]
 8000f74:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <prvPollingServerCreate+0x88>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	441a      	add	r2, r3
 8000f7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f7c:	621a      	str	r2, [r3, #32]
			xTaskCounter++;
		#elif( schedUSE_TCB_SORTED_LIST == 1 )
			#if( schedEDF_EFFICIENT == 1 )
				pxNewTCB->uxPriority = schedPRIORITY_NOT_RUNNING;
			#endif /* schedEDF_EFFICIENT */
			prvAddTCBToList( pxNewTCB );
 8000f7e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000f80:	f7ff fd08 	bl	8000994 <prvAddTCBToList>
		#endif /* schedUSE_TCB_SORTED_LIST */
			taskEXIT_CRITICAL();
 8000f84:	f003 f90e 	bl	80041a4 <vPortExitCritical>
	}
 8000f88:	bf00      	nop
 8000f8a:	3758      	adds	r7, #88	; 0x58
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	08000e6d 	.word	0x08000e6d
 8000f94:	080057f0 	.word	0x080057f0
 8000f98:	200004a0 	.word	0x200004a0
 8000f9c:	2000038c 	.word	0x2000038c

08000fa0 <prvWakeScheduler>:
#endif /* schedUSE_POLLING_SERVER */

#if( schedUSE_SCHEDULER_TASK == 1 )
	/* Wakes up (context switches to) the scheduler task. */
	static void prvWakeScheduler( void )
	{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken;
		vTaskNotifyGiveFromISR( xSchedulerHandle, &xHigherPriorityTaskWoken );
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <prvWakeScheduler+0x34>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	1d3a      	adds	r2, r7, #4
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f002 fea4 	bl	8003cfc <vTaskNotifyGiveFromISR>
		schedYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d007      	beq.n	8000fca <prvWakeScheduler+0x2a>
 8000fba:	4b07      	ldr	r3, [pc, #28]	; (8000fd8 <prvWakeScheduler+0x38>)
 8000fbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	f3bf 8f4f 	dsb	sy
 8000fc6:	f3bf 8f6f 	isb	sy
	}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200003d8 	.word	0x200003d8
 8000fd8:	e000ed04 	.word	0xe000ed04

08000fdc <vSchedulerInit>:
	}
#endif /* schedUSE_SCHEDULER_TASK */

/* This function must be called before any other function call from this module. */
void vSchedulerInit( void )
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	#if( schedUSE_TCB_ARRAY == 1 )
		prvInitTCBArray();
	#elif( schedUSE_TCB_SORTED_LIST == 1 )
		#if( schedEDF_NAIVE == 1 )
			vListInitialise( &xTCBList );
 8000fe0:	4809      	ldr	r0, [pc, #36]	; (8001008 <vSchedulerInit+0x2c>)
 8000fe2:	f001 fef9 	bl	8002dd8 <vListInitialise>
			vListInitialise( &xTCBTempList );
 8000fe6:	4809      	ldr	r0, [pc, #36]	; (800100c <vSchedulerInit+0x30>)
 8000fe8:	f001 fef6 	bl	8002dd8 <vListInitialise>
			vListInitialise( &xTCBOverflowedList );
 8000fec:	4808      	ldr	r0, [pc, #32]	; (8001010 <vSchedulerInit+0x34>)
 8000fee:	f001 fef3 	bl	8002dd8 <vListInitialise>
			pxTCBList = &xTCBList;
 8000ff2:	4b08      	ldr	r3, [pc, #32]	; (8001014 <vSchedulerInit+0x38>)
 8000ff4:	4a04      	ldr	r2, [pc, #16]	; (8001008 <vSchedulerInit+0x2c>)
 8000ff6:	601a      	str	r2, [r3, #0]
			pxTCBTempList = &xTCBTempList;
 8000ff8:	4b07      	ldr	r3, [pc, #28]	; (8001018 <vSchedulerInit+0x3c>)
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <vSchedulerInit+0x30>)
 8000ffc:	601a      	str	r2, [r3, #0]
			pxTCBOverflowedList = &xTCBOverflowedList;
 8000ffe:	4b07      	ldr	r3, [pc, #28]	; (800101c <vSchedulerInit+0x40>)
 8001000:	4a03      	ldr	r2, [pc, #12]	; (8001010 <vSchedulerInit+0x34>)
 8001002:	601a      	str	r2, [r3, #0]
			pxTCBBlockedList = &xTCBBlockedList;
			pxTCBReadyList = &xTCBReadyList;
			pxTCBOverflowedReadyList = &xTCBOverflowedReadyList;
		#endif /* schedEDF_NAIVE */
	#endif /* schedUSE_TCB_ARRAY */
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000390 	.word	0x20000390
 800100c:	200003a4 	.word	0x200003a4
 8001010:	200003b8 	.word	0x200003b8
 8001014:	200003cc 	.word	0x200003cc
 8001018:	200003d0 	.word	0x200003d0
 800101c:	200003d4 	.word	0x200003d4

08001020 <vSchedulerStart>:

/* Starts scheduling tasks. All periodic tasks (including polling server) must
 * have been created with API function before calling this function. */
void vSchedulerStart( void )
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	#if( schedUSE_POLLING_SERVER == 1 )
		prvPollingServerCreate();
 8001024:	f7ff ff76 	bl	8000f14 <prvPollingServerCreate>
	#endif /* schedUSE_POLLING_SERVER */

	#if( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_RMS || schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_DMS )
		prvSetFixedPriorities();
	#elif( schedSCHEDULING_POLICY == schedSCHEDULING_POLICY_EDF )
		prvInitEDF();
 8001028:	f7ff fe5e 	bl	8000ce8 <prvInitEDF>
	#endif /* schedSCHEDULING_POLICY */

	#if( schedUSE_SCHEDULER_TASK == 1 )
		prvCreateSchedulerTask();
 800102c:	f7ff fe8e 	bl	8000d4c <prvCreateSchedulerTask>
	#endif /* schedUSE_SCHEDULER_TASK */

	prvCreateAllTasks();
 8001030:	f7ff fe12 	bl	8000c58 <prvCreateAllTasks>

	xSystemStartTime = xTaskGetTickCount();
 8001034:	f002 fbae 	bl	8003794 <xTaskGetTickCount>
 8001038:	4603      	mov	r3, r0
 800103a:	4a03      	ldr	r2, [pc, #12]	; (8001048 <vSchedulerStart+0x28>)
 800103c:	6013      	str	r3, [r2, #0]
	vTaskStartScheduler();
 800103e:	f002 fa95 	bl	800356c <vTaskStartScheduler>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000038c 	.word	0x2000038c

0800104c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <HAL_MspInit+0x54>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105a:	4a11      	ldr	r2, [pc, #68]	; (80010a0 <HAL_MspInit+0x54>)
 800105c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001060:	6453      	str	r3, [r2, #68]	; 0x44
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <HAL_MspInit+0x54>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001066:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	603b      	str	r3, [r7, #0]
 8001072:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <HAL_MspInit+0x54>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <HAL_MspInit+0x54>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800107c:	6413      	str	r3, [r2, #64]	; 0x40
 800107e:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <HAL_MspInit+0x54>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	210f      	movs	r1, #15
 800108e:	f06f 0001 	mvn.w	r0, #1
 8001092:	f000 fa9f 	bl	80015d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800

080010a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	; 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a19      	ldr	r2, [pc, #100]	; (8001128 <HAL_UART_MspInit+0x84>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d12b      	bne.n	800111e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	4b18      	ldr	r3, [pc, #96]	; (800112c <HAL_UART_MspInit+0x88>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	4a17      	ldr	r2, [pc, #92]	; (800112c <HAL_UART_MspInit+0x88>)
 80010d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d4:	6413      	str	r3, [r2, #64]	; 0x40
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <HAL_UART_MspInit+0x88>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	4b11      	ldr	r3, [pc, #68]	; (800112c <HAL_UART_MspInit+0x88>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a10      	ldr	r2, [pc, #64]	; (800112c <HAL_UART_MspInit+0x88>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <HAL_UART_MspInit+0x88>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010fe:	230c      	movs	r3, #12
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800110e:	2307      	movs	r3, #7
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	; (8001130 <HAL_UART_MspInit+0x8c>)
 800111a:	f000 fa85 	bl	8001628 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800111e:	bf00      	nop
 8001120:	3728      	adds	r7, #40	; 0x28
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40004400 	.word	0x40004400
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000

08001134 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08c      	sub	sp, #48	; 0x30
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800113c:	2300      	movs	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001140:	2300      	movs	r3, #0
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	4b2e      	ldr	r3, [pc, #184]	; (8001204 <HAL_InitTick+0xd0>)
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	4a2d      	ldr	r2, [pc, #180]	; (8001204 <HAL_InitTick+0xd0>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6453      	str	r3, [r2, #68]	; 0x44
 8001154:	4b2b      	ldr	r3, [pc, #172]	; (8001204 <HAL_InitTick+0xd0>)
 8001156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001160:	f107 020c 	add.w	r2, r7, #12
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	4611      	mov	r1, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f001 f8ac 	bl	80022c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001170:	f001 f896 	bl	80022a0 <HAL_RCC_GetPCLK2Freq>
 8001174:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001178:	4a23      	ldr	r2, [pc, #140]	; (8001208 <HAL_InitTick+0xd4>)
 800117a:	fba2 2303 	umull	r2, r3, r2, r3
 800117e:	0c9b      	lsrs	r3, r3, #18
 8001180:	3b01      	subs	r3, #1
 8001182:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001184:	4b21      	ldr	r3, [pc, #132]	; (800120c <HAL_InitTick+0xd8>)
 8001186:	4a22      	ldr	r2, [pc, #136]	; (8001210 <HAL_InitTick+0xdc>)
 8001188:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800118a:	4b20      	ldr	r3, [pc, #128]	; (800120c <HAL_InitTick+0xd8>)
 800118c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001190:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001192:	4a1e      	ldr	r2, [pc, #120]	; (800120c <HAL_InitTick+0xd8>)
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001198:	4b1c      	ldr	r3, [pc, #112]	; (800120c <HAL_InitTick+0xd8>)
 800119a:	2200      	movs	r2, #0
 800119c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119e:	4b1b      	ldr	r3, [pc, #108]	; (800120c <HAL_InitTick+0xd8>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <HAL_InitTick+0xd8>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80011aa:	4818      	ldr	r0, [pc, #96]	; (800120c <HAL_InitTick+0xd8>)
 80011ac:	f001 f8be 	bl	800232c <HAL_TIM_Base_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80011b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d11b      	bne.n	80011f6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011be:	4813      	ldr	r0, [pc, #76]	; (800120c <HAL_InitTick+0xd8>)
 80011c0:	f001 f90e 	bl	80023e0 <HAL_TIM_Base_Start_IT>
 80011c4:	4603      	mov	r3, r0
 80011c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80011ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d111      	bne.n	80011f6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80011d2:	2019      	movs	r0, #25
 80011d4:	f000 fa1a 	bl	800160c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b0f      	cmp	r3, #15
 80011dc:	d808      	bhi.n	80011f0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80011de:	2200      	movs	r2, #0
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	2019      	movs	r0, #25
 80011e4:	f000 f9f6 	bl	80015d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011e8:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <HAL_InitTick+0xe0>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
 80011ee:	e002      	b.n	80011f6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3730      	adds	r7, #48	; 0x30
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	431bde83 	.word	0x431bde83
 800120c:	200004ac 	.word	0x200004ac
 8001210:	40010000 	.word	0x40010000
 8001214:	20000004 	.word	0x20000004

08001218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800121c:	e7fe      	b.n	800121c <NMI_Handler+0x4>

0800121e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001222:	e7fe      	b.n	8001222 <HardFault_Handler+0x4>

08001224 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <MemManage_Handler+0x4>

0800122a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <BusFault_Handler+0x4>

08001230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001234:	e7fe      	b.n	8001234 <UsageFault_Handler+0x4>

08001236 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001248:	4802      	ldr	r0, [pc, #8]	; (8001254 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800124a:	f001 f92b 	bl	80024a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200004ac 	.word	0x200004ac

08001258 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	e00a      	b.n	8001280 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800126a:	f3af 8000 	nop.w
 800126e:	4601      	mov	r1, r0
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	60ba      	str	r2, [r7, #8]
 8001276:	b2ca      	uxtb	r2, r1
 8001278:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	3301      	adds	r3, #1
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	429a      	cmp	r2, r3
 8001286:	dbf0      	blt.n	800126a <_read+0x12>
	}

return len;
 8001288:	687b      	ldr	r3, [r7, #4]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
	return -1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012ba:	605a      	str	r2, [r3, #4]
	return 0;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <_isatty>:

int _isatty(int file)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
	return 1;
 80012d2:	2301      	movs	r3, #1
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
	return 0;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001304:	4a14      	ldr	r2, [pc, #80]	; (8001358 <_sbrk+0x5c>)
 8001306:	4b15      	ldr	r3, [pc, #84]	; (800135c <_sbrk+0x60>)
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d102      	bne.n	800131e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <_sbrk+0x64>)
 800131a:	4a12      	ldr	r2, [pc, #72]	; (8001364 <_sbrk+0x68>)
 800131c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	429a      	cmp	r2, r3
 800132a:	d207      	bcs.n	800133c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800132c:	f003 fa16 	bl	800475c <__errno>
 8001330:	4603      	mov	r3, r0
 8001332:	220c      	movs	r2, #12
 8001334:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133a:	e009      	b.n	8001350 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <_sbrk+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001342:	4b07      	ldr	r3, [pc, #28]	; (8001360 <_sbrk+0x64>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4413      	add	r3, r2
 800134a:	4a05      	ldr	r2, [pc, #20]	; (8001360 <_sbrk+0x64>)
 800134c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20018000 	.word	0x20018000
 800135c:	00000400 	.word	0x00000400
 8001360:	200004f4 	.word	0x200004f4
 8001364:	20004260 	.word	0x20004260

08001368 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <SystemInit+0x20>)
 800136e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001372:	4a05      	ldr	r2, [pc, #20]	; (8001388 <SystemInit+0x20>)
 8001374:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001378:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800138c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001390:	480d      	ldr	r0, [pc, #52]	; (80013c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001392:	490e      	ldr	r1, [pc, #56]	; (80013cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001394:	4a0e      	ldr	r2, [pc, #56]	; (80013d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001398:	e002      	b.n	80013a0 <LoopCopyDataInit>

0800139a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800139c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800139e:	3304      	adds	r3, #4

080013a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a4:	d3f9      	bcc.n	800139a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013a6:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013a8:	4c0b      	ldr	r4, [pc, #44]	; (80013d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013ac:	e001      	b.n	80013b2 <LoopFillZerobss>

080013ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b0:	3204      	adds	r2, #4

080013b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b4:	d3fb      	bcc.n	80013ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013b6:	f7ff ffd7 	bl	8001368 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ba:	f003 facb 	bl	8004954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013be:	f7ff f941 	bl	8000644 <main>
  bx  lr    
 80013c2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013cc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80013d0:	080058bc 	.word	0x080058bc
  ldr r2, =_sbss
 80013d4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80013d8:	20004260 	.word	0x20004260

080013dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC_IRQHandler>
	...

080013e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_Init+0x40>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a0d      	ldr	r2, [pc, #52]	; (8001420 <HAL_Init+0x40>)
 80013ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <HAL_Init+0x40>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <HAL_Init+0x40>)
 80013f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_Init+0x40>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <HAL_Init+0x40>)
 8001402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001408:	2003      	movs	r0, #3
 800140a:	f000 f8d8 	bl	80015be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800140e:	200f      	movs	r0, #15
 8001410:	f7ff fe90 	bl	8001134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001414:	f7ff fe1a 	bl	800104c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40023c00 	.word	0x40023c00

08001424 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_IncTick+0x20>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_IncTick+0x24>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4413      	add	r3, r2
 8001434:	4a04      	ldr	r2, [pc, #16]	; (8001448 <HAL_IncTick+0x24>)
 8001436:	6013      	str	r3, [r2, #0]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000008 	.word	0x20000008
 8001448:	200004f8 	.word	0x200004f8

0800144c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return uwTick;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <HAL_GetTick+0x14>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	200004f8 	.word	0x200004f8

08001464 <__NVIC_SetPriorityGrouping>:
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_GetPriorityGrouping>:
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <__NVIC_GetPriorityGrouping+0x18>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	f003 0307 	and.w	r3, r3, #7
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_EnableIRQ>:
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	db0b      	blt.n	80014f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	4907      	ldr	r1, [pc, #28]	; (8001500 <__NVIC_EnableIRQ+0x38>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	095b      	lsrs	r3, r3, #5
 80014e8:	2001      	movs	r0, #1
 80014ea:	fa00 f202 	lsl.w	r2, r0, r2
 80014ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000e100 	.word	0xe000e100

08001504 <__NVIC_SetPriority>:
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	6039      	str	r1, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	2b00      	cmp	r3, #0
 8001516:	db0a      	blt.n	800152e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	490c      	ldr	r1, [pc, #48]	; (8001550 <__NVIC_SetPriority+0x4c>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800152c:	e00a      	b.n	8001544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4908      	ldr	r1, [pc, #32]	; (8001554 <__NVIC_SetPriority+0x50>)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	3b04      	subs	r3, #4
 800153c:	0112      	lsls	r2, r2, #4
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	440b      	add	r3, r1
 8001542:	761a      	strb	r2, [r3, #24]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000e100 	.word	0xe000e100
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <NVIC_EncodePriority>:
{
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	; 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	2b04      	cmp	r3, #4
 8001574:	bf28      	it	cs
 8001576:	2304      	movcs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3304      	adds	r3, #4
 800157e:	2b06      	cmp	r3, #6
 8001580:	d902      	bls.n	8001588 <NVIC_EncodePriority+0x30>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3b03      	subs	r3, #3
 8001586:	e000      	b.n	800158a <NVIC_EncodePriority+0x32>
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43da      	mvns	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	401a      	ands	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	43d9      	mvns	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	4313      	orrs	r3, r2
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3724      	adds	r7, #36	; 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff4c 	bl	8001464 <__NVIC_SetPriorityGrouping>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015e6:	f7ff ff61 	bl	80014ac <__NVIC_GetPriorityGrouping>
 80015ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	68b9      	ldr	r1, [r7, #8]
 80015f0:	6978      	ldr	r0, [r7, #20]
 80015f2:	f7ff ffb1 	bl	8001558 <NVIC_EncodePriority>
 80015f6:	4602      	mov	r2, r0
 80015f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fc:	4611      	mov	r1, r2
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff80 	bl	8001504 <__NVIC_SetPriority>
}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff54 	bl	80014c8 <__NVIC_EnableIRQ>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	; 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	e159      	b.n	80018f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001644:	2201      	movs	r2, #1
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	4013      	ands	r3, r2
 8001656:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	429a      	cmp	r2, r3
 800165e:	f040 8148 	bne.w	80018f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 0303 	and.w	r3, r3, #3
 800166a:	2b01      	cmp	r3, #1
 800166c:	d005      	beq.n	800167a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001676:	2b02      	cmp	r3, #2
 8001678:	d130      	bne.n	80016dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	2203      	movs	r2, #3
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4013      	ands	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	68da      	ldr	r2, [r3, #12]
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016b0:	2201      	movs	r2, #1
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	091b      	lsrs	r3, r3, #4
 80016c6:	f003 0201 	and.w	r2, r3, #1
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d017      	beq.n	8001718 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2203      	movs	r2, #3
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d123      	bne.n	800176c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	08da      	lsrs	r2, r3, #3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3208      	adds	r2, #8
 800172c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001730:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	220f      	movs	r2, #15
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	08da      	lsrs	r2, r3, #3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3208      	adds	r2, #8
 8001766:	69b9      	ldr	r1, [r7, #24]
 8001768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	2203      	movs	r2, #3
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 0203 	and.w	r2, r3, #3
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80a2 	beq.w	80018f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b57      	ldr	r3, [pc, #348]	; (8001910 <HAL_GPIO_Init+0x2e8>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b6:	4a56      	ldr	r2, [pc, #344]	; (8001910 <HAL_GPIO_Init+0x2e8>)
 80017b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017bc:	6453      	str	r3, [r2, #68]	; 0x44
 80017be:	4b54      	ldr	r3, [pc, #336]	; (8001910 <HAL_GPIO_Init+0x2e8>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017ca:	4a52      	ldr	r2, [pc, #328]	; (8001914 <HAL_GPIO_Init+0x2ec>)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	3302      	adds	r3, #2
 80017d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f003 0303 	and.w	r3, r3, #3
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a49      	ldr	r2, [pc, #292]	; (8001918 <HAL_GPIO_Init+0x2f0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d019      	beq.n	800182a <HAL_GPIO_Init+0x202>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a48      	ldr	r2, [pc, #288]	; (800191c <HAL_GPIO_Init+0x2f4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_GPIO_Init+0x1fe>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a47      	ldr	r2, [pc, #284]	; (8001920 <HAL_GPIO_Init+0x2f8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00d      	beq.n	8001822 <HAL_GPIO_Init+0x1fa>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a46      	ldr	r2, [pc, #280]	; (8001924 <HAL_GPIO_Init+0x2fc>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d007      	beq.n	800181e <HAL_GPIO_Init+0x1f6>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a45      	ldr	r2, [pc, #276]	; (8001928 <HAL_GPIO_Init+0x300>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d101      	bne.n	800181a <HAL_GPIO_Init+0x1f2>
 8001816:	2304      	movs	r3, #4
 8001818:	e008      	b.n	800182c <HAL_GPIO_Init+0x204>
 800181a:	2307      	movs	r3, #7
 800181c:	e006      	b.n	800182c <HAL_GPIO_Init+0x204>
 800181e:	2303      	movs	r3, #3
 8001820:	e004      	b.n	800182c <HAL_GPIO_Init+0x204>
 8001822:	2302      	movs	r3, #2
 8001824:	e002      	b.n	800182c <HAL_GPIO_Init+0x204>
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <HAL_GPIO_Init+0x204>
 800182a:	2300      	movs	r3, #0
 800182c:	69fa      	ldr	r2, [r7, #28]
 800182e:	f002 0203 	and.w	r2, r2, #3
 8001832:	0092      	lsls	r2, r2, #2
 8001834:	4093      	lsls	r3, r2
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4313      	orrs	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800183c:	4935      	ldr	r1, [pc, #212]	; (8001914 <HAL_GPIO_Init+0x2ec>)
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	089b      	lsrs	r3, r3, #2
 8001842:	3302      	adds	r3, #2
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800184a:	4b38      	ldr	r3, [pc, #224]	; (800192c <HAL_GPIO_Init+0x304>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	43db      	mvns	r3, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4013      	ands	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	4313      	orrs	r3, r2
 800186c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800186e:	4a2f      	ldr	r2, [pc, #188]	; (800192c <HAL_GPIO_Init+0x304>)
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001874:	4b2d      	ldr	r3, [pc, #180]	; (800192c <HAL_GPIO_Init+0x304>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	43db      	mvns	r3, r3
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	4013      	ands	r3, r2
 8001882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001898:	4a24      	ldr	r2, [pc, #144]	; (800192c <HAL_GPIO_Init+0x304>)
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800189e:	4b23      	ldr	r3, [pc, #140]	; (800192c <HAL_GPIO_Init+0x304>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	43db      	mvns	r3, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4013      	ands	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d003      	beq.n	80018c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	4313      	orrs	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018c2:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_GPIO_Init+0x304>)
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018c8:	4b18      	ldr	r3, [pc, #96]	; (800192c <HAL_GPIO_Init+0x304>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	4013      	ands	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d003      	beq.n	80018ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018ec:	4a0f      	ldr	r2, [pc, #60]	; (800192c <HAL_GPIO_Init+0x304>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3301      	adds	r3, #1
 80018f6:	61fb      	str	r3, [r7, #28]
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	2b0f      	cmp	r3, #15
 80018fc:	f67f aea2 	bls.w	8001644 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001900:	bf00      	nop
 8001902:	bf00      	nop
 8001904:	3724      	adds	r7, #36	; 0x24
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40023800 	.word	0x40023800
 8001914:	40013800 	.word	0x40013800
 8001918:	40020000 	.word	0x40020000
 800191c:	40020400 	.word	0x40020400
 8001920:	40020800 	.word	0x40020800
 8001924:	40020c00 	.word	0x40020c00
 8001928:	40021000 	.word	0x40021000
 800192c:	40013c00 	.word	0x40013c00

08001930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	460b      	mov	r3, r1
 800193a:	807b      	strh	r3, [r7, #2]
 800193c:	4613      	mov	r3, r2
 800193e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001940:	787b      	ldrb	r3, [r7, #1]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001946:	887a      	ldrh	r2, [r7, #2]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800194c:	e003      	b.n	8001956 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800194e:	887b      	ldrh	r3, [r7, #2]
 8001950:	041a      	lsls	r2, r3, #16
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	619a      	str	r2, [r3, #24]
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001962:	b480      	push	{r7}
 8001964:	b085      	sub	sp, #20
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001974:	887a      	ldrh	r2, [r7, #2]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	4013      	ands	r3, r2
 800197a:	041a      	lsls	r2, r3, #16
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	43d9      	mvns	r1, r3
 8001980:	887b      	ldrh	r3, [r7, #2]
 8001982:	400b      	ands	r3, r1
 8001984:	431a      	orrs	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	619a      	str	r2, [r3, #24]
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e267      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d075      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019b6:	4b88      	ldr	r3, [pc, #544]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 030c 	and.w	r3, r3, #12
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d00c      	beq.n	80019dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c2:	4b85      	ldr	r3, [pc, #532]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019ca:	2b08      	cmp	r3, #8
 80019cc:	d112      	bne.n	80019f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ce:	4b82      	ldr	r3, [pc, #520]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019da:	d10b      	bne.n	80019f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	4b7e      	ldr	r3, [pc, #504]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d05b      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x108>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d157      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e242      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fc:	d106      	bne.n	8001a0c <HAL_RCC_OscConfig+0x74>
 80019fe:	4b76      	ldr	r3, [pc, #472]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a75      	ldr	r2, [pc, #468]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	e01d      	b.n	8001a48 <HAL_RCC_OscConfig+0xb0>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a14:	d10c      	bne.n	8001a30 <HAL_RCC_OscConfig+0x98>
 8001a16:	4b70      	ldr	r3, [pc, #448]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a6f      	ldr	r2, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	4b6d      	ldr	r3, [pc, #436]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a6c      	ldr	r2, [pc, #432]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e00b      	b.n	8001a48 <HAL_RCC_OscConfig+0xb0>
 8001a30:	4b69      	ldr	r3, [pc, #420]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a68      	ldr	r2, [pc, #416]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3a:	6013      	str	r3, [r2, #0]
 8001a3c:	4b66      	ldr	r3, [pc, #408]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a65      	ldr	r2, [pc, #404]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d013      	beq.n	8001a78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7ff fcfc 	bl	800144c <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a58:	f7ff fcf8 	bl	800144c <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b64      	cmp	r3, #100	; 0x64
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e207      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCC_OscConfig+0xc0>
 8001a76:	e014      	b.n	8001aa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a78:	f7ff fce8 	bl	800144c <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a80:	f7ff fce4 	bl	800144c <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b64      	cmp	r3, #100	; 0x64
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e1f3      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a92:	4b51      	ldr	r3, [pc, #324]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1f0      	bne.n	8001a80 <HAL_RCC_OscConfig+0xe8>
 8001a9e:	e000      	b.n	8001aa2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d063      	beq.n	8001b76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001aae:	4b4a      	ldr	r3, [pc, #296]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00b      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aba:	4b47      	ldr	r3, [pc, #284]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ac2:	2b08      	cmp	r3, #8
 8001ac4:	d11c      	bne.n	8001b00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ac6:	4b44      	ldr	r3, [pc, #272]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d116      	bne.n	8001b00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad2:	4b41      	ldr	r3, [pc, #260]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d005      	beq.n	8001aea <HAL_RCC_OscConfig+0x152>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d001      	beq.n	8001aea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e1c7      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aea:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	4937      	ldr	r1, [pc, #220]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afe:	e03a      	b.n	8001b76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d020      	beq.n	8001b4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b08:	4b34      	ldr	r3, [pc, #208]	; (8001bdc <HAL_RCC_OscConfig+0x244>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0e:	f7ff fc9d 	bl	800144c <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b16:	f7ff fc99 	bl	800144c <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e1a8      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b28:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b34:	4b28      	ldr	r3, [pc, #160]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	4925      	ldr	r1, [pc, #148]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	600b      	str	r3, [r1, #0]
 8001b48:	e015      	b.n	8001b76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b4a:	4b24      	ldr	r3, [pc, #144]	; (8001bdc <HAL_RCC_OscConfig+0x244>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b50:	f7ff fc7c 	bl	800144c <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b58:	f7ff fc78 	bl	800144c <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e187      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b6a:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d036      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d016      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <HAL_RCC_OscConfig+0x248>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b90:	f7ff fc5c 	bl	800144c <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b98:	f7ff fc58 	bl	800144c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e167      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <HAL_RCC_OscConfig+0x240>)
 8001bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d0f0      	beq.n	8001b98 <HAL_RCC_OscConfig+0x200>
 8001bb6:	e01b      	b.n	8001bf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bb8:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_RCC_OscConfig+0x248>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bbe:	f7ff fc45 	bl	800144c <HAL_GetTick>
 8001bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc4:	e00e      	b.n	8001be4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc6:	f7ff fc41 	bl	800144c <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d907      	bls.n	8001be4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	e150      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	42470000 	.word	0x42470000
 8001be0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be4:	4b88      	ldr	r3, [pc, #544]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1ea      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 8097 	beq.w	8001d2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c02:	4b81      	ldr	r3, [pc, #516]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10f      	bne.n	8001c2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	4b7d      	ldr	r3, [pc, #500]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	4a7c      	ldr	r2, [pc, #496]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1e:	4b7a      	ldr	r3, [pc, #488]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2e:	4b77      	ldr	r3, [pc, #476]	; (8001e0c <HAL_RCC_OscConfig+0x474>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d118      	bne.n	8001c6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c3a:	4b74      	ldr	r3, [pc, #464]	; (8001e0c <HAL_RCC_OscConfig+0x474>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a73      	ldr	r2, [pc, #460]	; (8001e0c <HAL_RCC_OscConfig+0x474>)
 8001c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c46:	f7ff fc01 	bl	800144c <HAL_GetTick>
 8001c4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c4c:	e008      	b.n	8001c60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c4e:	f7ff fbfd 	bl	800144c <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e10c      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c60:	4b6a      	ldr	r3, [pc, #424]	; (8001e0c <HAL_RCC_OscConfig+0x474>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d0f0      	beq.n	8001c4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d106      	bne.n	8001c82 <HAL_RCC_OscConfig+0x2ea>
 8001c74:	4b64      	ldr	r3, [pc, #400]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c78:	4a63      	ldr	r2, [pc, #396]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c80:	e01c      	b.n	8001cbc <HAL_RCC_OscConfig+0x324>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	2b05      	cmp	r3, #5
 8001c88:	d10c      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x30c>
 8001c8a:	4b5f      	ldr	r3, [pc, #380]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8e:	4a5e      	ldr	r2, [pc, #376]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c90:	f043 0304 	orr.w	r3, r3, #4
 8001c94:	6713      	str	r3, [r2, #112]	; 0x70
 8001c96:	4b5c      	ldr	r3, [pc, #368]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	4a5b      	ldr	r2, [pc, #364]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca2:	e00b      	b.n	8001cbc <HAL_RCC_OscConfig+0x324>
 8001ca4:	4b58      	ldr	r3, [pc, #352]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca8:	4a57      	ldr	r2, [pc, #348]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb0:	4b55      	ldr	r3, [pc, #340]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb4:	4a54      	ldr	r2, [pc, #336]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001cb6:	f023 0304 	bic.w	r3, r3, #4
 8001cba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d015      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc4:	f7ff fbc2 	bl	800144c <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cca:	e00a      	b.n	8001ce2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ccc:	f7ff fbbe 	bl	800144c <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e0cb      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce2:	4b49      	ldr	r3, [pc, #292]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0ee      	beq.n	8001ccc <HAL_RCC_OscConfig+0x334>
 8001cee:	e014      	b.n	8001d1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf0:	f7ff fbac 	bl	800144c <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf6:	e00a      	b.n	8001d0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf8:	f7ff fba8 	bl	800144c <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e0b5      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0e:	4b3e      	ldr	r3, [pc, #248]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1ee      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d105      	bne.n	8001d2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d20:	4b39      	ldr	r3, [pc, #228]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	4a38      	ldr	r2, [pc, #224]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80a1 	beq.w	8001e78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d36:	4b34      	ldr	r3, [pc, #208]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f003 030c 	and.w	r3, r3, #12
 8001d3e:	2b08      	cmp	r3, #8
 8001d40:	d05c      	beq.n	8001dfc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d141      	bne.n	8001dce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4a:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <HAL_RCC_OscConfig+0x478>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d50:	f7ff fb7c 	bl	800144c <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d58:	f7ff fb78 	bl	800144c <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e087      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d6a:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f0      	bne.n	8001d58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69da      	ldr	r2, [r3, #28]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	019b      	lsls	r3, r3, #6
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8c:	085b      	lsrs	r3, r3, #1
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	041b      	lsls	r3, r3, #16
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d98:	061b      	lsls	r3, r3, #24
 8001d9a:	491b      	ldr	r1, [pc, #108]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001da0:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <HAL_RCC_OscConfig+0x478>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da6:	f7ff fb51 	bl	800144c <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dae:	f7ff fb4d 	bl	800144c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e05c      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc0:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f0      	beq.n	8001dae <HAL_RCC_OscConfig+0x416>
 8001dcc:	e054      	b.n	8001e78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <HAL_RCC_OscConfig+0x478>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd4:	f7ff fb3a 	bl	800144c <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ddc:	f7ff fb36 	bl	800144c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e045      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_RCC_OscConfig+0x470>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0x444>
 8001dfa:	e03d      	b.n	8001e78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d107      	bne.n	8001e14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e038      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40007000 	.word	0x40007000
 8001e10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <HAL_RCC_OscConfig+0x4ec>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d028      	beq.n	8001e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d121      	bne.n	8001e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d11a      	bne.n	8001e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e44:	4013      	ands	r3, r2
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d111      	bne.n	8001e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5a:	085b      	lsrs	r3, r3, #1
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d107      	bne.n	8001e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d001      	beq.n	8001e78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e000      	b.n	8001e7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800

08001e88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e0cc      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e9c:	4b68      	ldr	r3, [pc, #416]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0307 	and.w	r3, r3, #7
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d90c      	bls.n	8001ec4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eaa:	4b65      	ldr	r3, [pc, #404]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	4b63      	ldr	r3, [pc, #396]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0b8      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d020      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001edc:	4b59      	ldr	r3, [pc, #356]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	4a58      	ldr	r2, [pc, #352]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ee6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0308 	and.w	r3, r3, #8
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ef4:	4b53      	ldr	r3, [pc, #332]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	4a52      	ldr	r2, [pc, #328]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001efa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001efe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f00:	4b50      	ldr	r3, [pc, #320]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	494d      	ldr	r1, [pc, #308]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d044      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d107      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	4b47      	ldr	r3, [pc, #284]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d119      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e07f      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d003      	beq.n	8001f46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d107      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f46:	4b3f      	ldr	r3, [pc, #252]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d109      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e06f      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f56:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e067      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f66:	4b37      	ldr	r3, [pc, #220]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f023 0203 	bic.w	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	4934      	ldr	r1, [pc, #208]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f78:	f7ff fa68 	bl	800144c <HAL_GetTick>
 8001f7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7e:	e00a      	b.n	8001f96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f80:	f7ff fa64 	bl	800144c <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e04f      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f96:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 020c 	and.w	r2, r3, #12
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d1eb      	bne.n	8001f80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fa8:	4b25      	ldr	r3, [pc, #148]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d20c      	bcs.n	8001fd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb6:	4b22      	ldr	r3, [pc, #136]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fbe:	4b20      	ldr	r3, [pc, #128]	; (8002040 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e032      	b.n	8002036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d008      	beq.n	8001fee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fdc:	4b19      	ldr	r3, [pc, #100]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4916      	ldr	r1, [pc, #88]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d009      	beq.n	800200e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ffa:	4b12      	ldr	r3, [pc, #72]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	490e      	ldr	r1, [pc, #56]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 800200a:	4313      	orrs	r3, r2
 800200c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800200e:	f000 f821 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8002012:	4602      	mov	r2, r0
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_RCC_ClockConfig+0x1bc>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	091b      	lsrs	r3, r3, #4
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	490a      	ldr	r1, [pc, #40]	; (8002048 <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	5ccb      	ldrb	r3, [r1, r3]
 8002022:	fa22 f303 	lsr.w	r3, r2, r3
 8002026:	4a09      	ldr	r2, [pc, #36]	; (800204c <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_RCC_ClockConfig+0x1c8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff f880 	bl	8001134 <HAL_InitTick>

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023c00 	.word	0x40023c00
 8002044:	40023800 	.word	0x40023800
 8002048:	080057fc 	.word	0x080057fc
 800204c:	20000000 	.word	0x20000000
 8002050:	20000004 	.word	0x20000004

08002054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002058:	b094      	sub	sp, #80	; 0x50
 800205a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800205c:	2300      	movs	r3, #0
 800205e:	647b      	str	r3, [r7, #68]	; 0x44
 8002060:	2300      	movs	r3, #0
 8002062:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002064:	2300      	movs	r3, #0
 8002066:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002068:	2300      	movs	r3, #0
 800206a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800206c:	4b79      	ldr	r3, [pc, #484]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 030c 	and.w	r3, r3, #12
 8002074:	2b08      	cmp	r3, #8
 8002076:	d00d      	beq.n	8002094 <HAL_RCC_GetSysClockFreq+0x40>
 8002078:	2b08      	cmp	r3, #8
 800207a:	f200 80e1 	bhi.w	8002240 <HAL_RCC_GetSysClockFreq+0x1ec>
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <HAL_RCC_GetSysClockFreq+0x34>
 8002082:	2b04      	cmp	r3, #4
 8002084:	d003      	beq.n	800208e <HAL_RCC_GetSysClockFreq+0x3a>
 8002086:	e0db      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002088:	4b73      	ldr	r3, [pc, #460]	; (8002258 <HAL_RCC_GetSysClockFreq+0x204>)
 800208a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800208c:	e0db      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800208e:	4b73      	ldr	r3, [pc, #460]	; (800225c <HAL_RCC_GetSysClockFreq+0x208>)
 8002090:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002092:	e0d8      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002094:	4b6f      	ldr	r3, [pc, #444]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800209c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800209e:	4b6d      	ldr	r3, [pc, #436]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d063      	beq.n	8002172 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020aa:	4b6a      	ldr	r3, [pc, #424]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	099b      	lsrs	r3, r3, #6
 80020b0:	2200      	movs	r2, #0
 80020b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80020b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80020b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020bc:	633b      	str	r3, [r7, #48]	; 0x30
 80020be:	2300      	movs	r3, #0
 80020c0:	637b      	str	r3, [r7, #52]	; 0x34
 80020c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80020c6:	4622      	mov	r2, r4
 80020c8:	462b      	mov	r3, r5
 80020ca:	f04f 0000 	mov.w	r0, #0
 80020ce:	f04f 0100 	mov.w	r1, #0
 80020d2:	0159      	lsls	r1, r3, #5
 80020d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020d8:	0150      	lsls	r0, r2, #5
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4621      	mov	r1, r4
 80020e0:	1a51      	subs	r1, r2, r1
 80020e2:	6139      	str	r1, [r7, #16]
 80020e4:	4629      	mov	r1, r5
 80020e6:	eb63 0301 	sbc.w	r3, r3, r1
 80020ea:	617b      	str	r3, [r7, #20]
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020f8:	4659      	mov	r1, fp
 80020fa:	018b      	lsls	r3, r1, #6
 80020fc:	4651      	mov	r1, sl
 80020fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002102:	4651      	mov	r1, sl
 8002104:	018a      	lsls	r2, r1, #6
 8002106:	4651      	mov	r1, sl
 8002108:	ebb2 0801 	subs.w	r8, r2, r1
 800210c:	4659      	mov	r1, fp
 800210e:	eb63 0901 	sbc.w	r9, r3, r1
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800211e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002126:	4690      	mov	r8, r2
 8002128:	4699      	mov	r9, r3
 800212a:	4623      	mov	r3, r4
 800212c:	eb18 0303 	adds.w	r3, r8, r3
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	462b      	mov	r3, r5
 8002134:	eb49 0303 	adc.w	r3, r9, r3
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	f04f 0300 	mov.w	r3, #0
 8002142:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002146:	4629      	mov	r1, r5
 8002148:	024b      	lsls	r3, r1, #9
 800214a:	4621      	mov	r1, r4
 800214c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002150:	4621      	mov	r1, r4
 8002152:	024a      	lsls	r2, r1, #9
 8002154:	4610      	mov	r0, r2
 8002156:	4619      	mov	r1, r3
 8002158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800215a:	2200      	movs	r2, #0
 800215c:	62bb      	str	r3, [r7, #40]	; 0x28
 800215e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002160:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002164:	f7fe f88c 	bl	8000280 <__aeabi_uldivmod>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4613      	mov	r3, r2
 800216e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002170:	e058      	b.n	8002224 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002172:	4b38      	ldr	r3, [pc, #224]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	099b      	lsrs	r3, r3, #6
 8002178:	2200      	movs	r2, #0
 800217a:	4618      	mov	r0, r3
 800217c:	4611      	mov	r1, r2
 800217e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002182:	623b      	str	r3, [r7, #32]
 8002184:	2300      	movs	r3, #0
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
 8002188:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800218c:	4642      	mov	r2, r8
 800218e:	464b      	mov	r3, r9
 8002190:	f04f 0000 	mov.w	r0, #0
 8002194:	f04f 0100 	mov.w	r1, #0
 8002198:	0159      	lsls	r1, r3, #5
 800219a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800219e:	0150      	lsls	r0, r2, #5
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4641      	mov	r1, r8
 80021a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80021aa:	4649      	mov	r1, r9
 80021ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021c4:	ebb2 040a 	subs.w	r4, r2, sl
 80021c8:	eb63 050b 	sbc.w	r5, r3, fp
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	00eb      	lsls	r3, r5, #3
 80021d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021da:	00e2      	lsls	r2, r4, #3
 80021dc:	4614      	mov	r4, r2
 80021de:	461d      	mov	r5, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	18e3      	adds	r3, r4, r3
 80021e4:	603b      	str	r3, [r7, #0]
 80021e6:	464b      	mov	r3, r9
 80021e8:	eb45 0303 	adc.w	r3, r5, r3
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021fa:	4629      	mov	r1, r5
 80021fc:	028b      	lsls	r3, r1, #10
 80021fe:	4621      	mov	r1, r4
 8002200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002204:	4621      	mov	r1, r4
 8002206:	028a      	lsls	r2, r1, #10
 8002208:	4610      	mov	r0, r2
 800220a:	4619      	mov	r1, r3
 800220c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800220e:	2200      	movs	r2, #0
 8002210:	61bb      	str	r3, [r7, #24]
 8002212:	61fa      	str	r2, [r7, #28]
 8002214:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002218:	f7fe f832 	bl	8000280 <__aeabi_uldivmod>
 800221c:	4602      	mov	r2, r0
 800221e:	460b      	mov	r3, r1
 8002220:	4613      	mov	r3, r2
 8002222:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002224:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <HAL_RCC_GetSysClockFreq+0x200>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	0c1b      	lsrs	r3, r3, #16
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	3301      	adds	r3, #1
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002234:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800223e:	e002      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HAL_RCC_GetSysClockFreq+0x204>)
 8002242:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002244:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002246:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002248:	4618      	mov	r0, r3
 800224a:	3750      	adds	r7, #80	; 0x50
 800224c:	46bd      	mov	sp, r7
 800224e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800
 8002258:	00f42400 	.word	0x00f42400
 800225c:	007a1200 	.word	0x007a1200

08002260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <HAL_RCC_GetHCLKFreq+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000000 	.word	0x20000000

08002278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800227c:	f7ff fff0 	bl	8002260 <HAL_RCC_GetHCLKFreq>
 8002280:	4602      	mov	r2, r0
 8002282:	4b05      	ldr	r3, [pc, #20]	; (8002298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	0a9b      	lsrs	r3, r3, #10
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	4903      	ldr	r1, [pc, #12]	; (800229c <HAL_RCC_GetPCLK1Freq+0x24>)
 800228e:	5ccb      	ldrb	r3, [r1, r3]
 8002290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40023800 	.word	0x40023800
 800229c:	0800580c 	.word	0x0800580c

080022a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022a4:	f7ff ffdc 	bl	8002260 <HAL_RCC_GetHCLKFreq>
 80022a8:	4602      	mov	r2, r0
 80022aa:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	0b5b      	lsrs	r3, r3, #13
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	4903      	ldr	r1, [pc, #12]	; (80022c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022b6:	5ccb      	ldrb	r3, [r1, r3]
 80022b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022bc:	4618      	mov	r0, r3
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40023800 	.word	0x40023800
 80022c4:	0800580c 	.word	0x0800580c

080022c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	220f      	movs	r2, #15
 80022d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022d8:	4b12      	ldr	r3, [pc, #72]	; (8002324 <HAL_RCC_GetClockConfig+0x5c>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 0203 	and.w	r2, r3, #3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022e4:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <HAL_RCC_GetClockConfig+0x5c>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <HAL_RCC_GetClockConfig+0x5c>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <HAL_RCC_GetClockConfig+0x5c>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	08db      	lsrs	r3, r3, #3
 8002302:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800230a:	4b07      	ldr	r3, [pc, #28]	; (8002328 <HAL_RCC_GetClockConfig+0x60>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0207 	and.w	r2, r3, #7
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	601a      	str	r2, [r3, #0]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	40023c00 	.word	0x40023c00

0800232c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e041      	b.n	80023c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d106      	bne.n	8002358 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f839 	bl	80023ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2202      	movs	r2, #2
 800235c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3304      	adds	r3, #4
 8002368:	4619      	mov	r1, r3
 800236a:	4610      	mov	r0, r2
 800236c:	f000 f9ca 	bl	8002704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d001      	beq.n	80023f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e044      	b.n	8002482 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2202      	movs	r2, #2
 80023fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a1e      	ldr	r2, [pc, #120]	; (8002490 <HAL_TIM_Base_Start_IT+0xb0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d018      	beq.n	800244c <HAL_TIM_Base_Start_IT+0x6c>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002422:	d013      	beq.n	800244c <HAL_TIM_Base_Start_IT+0x6c>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1a      	ldr	r2, [pc, #104]	; (8002494 <HAL_TIM_Base_Start_IT+0xb4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d00e      	beq.n	800244c <HAL_TIM_Base_Start_IT+0x6c>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a19      	ldr	r2, [pc, #100]	; (8002498 <HAL_TIM_Base_Start_IT+0xb8>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d009      	beq.n	800244c <HAL_TIM_Base_Start_IT+0x6c>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a17      	ldr	r2, [pc, #92]	; (800249c <HAL_TIM_Base_Start_IT+0xbc>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d004      	beq.n	800244c <HAL_TIM_Base_Start_IT+0x6c>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a16      	ldr	r2, [pc, #88]	; (80024a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d111      	bne.n	8002470 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b06      	cmp	r3, #6
 800245c:	d010      	beq.n	8002480 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f042 0201 	orr.w	r2, r2, #1
 800246c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800246e:	e007      	b.n	8002480 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 0201 	orr.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40010000 	.word	0x40010000
 8002494:	40000400 	.word	0x40000400
 8002498:	40000800 	.word	0x40000800
 800249c:	40000c00 	.word	0x40000c00
 80024a0:	40014000 	.word	0x40014000

080024a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d122      	bne.n	8002500 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d11b      	bne.n	8002500 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0202 	mvn.w	r2, #2
 80024d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f8ee 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 80024ec:	e005      	b.n	80024fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f8e0 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f8f1 	bl	80026dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	2b04      	cmp	r3, #4
 800250c:	d122      	bne.n	8002554 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b04      	cmp	r3, #4
 800251a:	d11b      	bne.n	8002554 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f06f 0204 	mvn.w	r2, #4
 8002524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2202      	movs	r2, #2
 800252a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f8c4 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8002540:	e005      	b.n	800254e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f8b6 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f8c7 	bl	80026dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	2b08      	cmp	r3, #8
 8002560:	d122      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	f003 0308 	and.w	r3, r3, #8
 800256c:	2b08      	cmp	r3, #8
 800256e:	d11b      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0208 	mvn.w	r2, #8
 8002578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2204      	movs	r2, #4
 800257e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 0303 	and.w	r3, r3, #3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f89a 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8002594:	e005      	b.n	80025a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f88c 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f89d 	bl	80026dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d122      	bne.n	80025fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	2b10      	cmp	r3, #16
 80025c2:	d11b      	bne.n	80025fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0210 	mvn.w	r2, #16
 80025cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2208      	movs	r2, #8
 80025d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f870 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 80025e8:	e005      	b.n	80025f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f862 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 f873 	bl	80026dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10e      	bne.n	8002628 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b01      	cmp	r3, #1
 8002616:	d107      	bne.n	8002628 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0201 	mvn.w	r2, #1
 8002620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7fe f99e 	bl	8000964 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002632:	2b80      	cmp	r3, #128	; 0x80
 8002634:	d10e      	bne.n	8002654 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002640:	2b80      	cmp	r3, #128	; 0x80
 8002642:	d107      	bne.n	8002654 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800264c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f8e2 	bl	8002818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265e:	2b40      	cmp	r3, #64	; 0x40
 8002660:	d10e      	bne.n	8002680 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800266c:	2b40      	cmp	r3, #64	; 0x40
 800266e:	d107      	bne.n	8002680 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f838 	bl	80026f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	f003 0320 	and.w	r3, r3, #32
 800268a:	2b20      	cmp	r3, #32
 800268c:	d10e      	bne.n	80026ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	f003 0320 	and.w	r3, r3, #32
 8002698:	2b20      	cmp	r3, #32
 800269a:	d107      	bne.n	80026ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f06f 0220 	mvn.w	r2, #32
 80026a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8ac 	bl	8002804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026ac:	bf00      	nop
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a34      	ldr	r2, [pc, #208]	; (80027e8 <TIM_Base_SetConfig+0xe4>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d00f      	beq.n	800273c <TIM_Base_SetConfig+0x38>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002722:	d00b      	beq.n	800273c <TIM_Base_SetConfig+0x38>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a31      	ldr	r2, [pc, #196]	; (80027ec <TIM_Base_SetConfig+0xe8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d007      	beq.n	800273c <TIM_Base_SetConfig+0x38>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a30      	ldr	r2, [pc, #192]	; (80027f0 <TIM_Base_SetConfig+0xec>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d003      	beq.n	800273c <TIM_Base_SetConfig+0x38>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a2f      	ldr	r2, [pc, #188]	; (80027f4 <TIM_Base_SetConfig+0xf0>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d108      	bne.n	800274e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a25      	ldr	r2, [pc, #148]	; (80027e8 <TIM_Base_SetConfig+0xe4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d01b      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275c:	d017      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a22      	ldr	r2, [pc, #136]	; (80027ec <TIM_Base_SetConfig+0xe8>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d013      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a21      	ldr	r2, [pc, #132]	; (80027f0 <TIM_Base_SetConfig+0xec>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d00f      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a20      	ldr	r2, [pc, #128]	; (80027f4 <TIM_Base_SetConfig+0xf0>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00b      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a1f      	ldr	r2, [pc, #124]	; (80027f8 <TIM_Base_SetConfig+0xf4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a1e      	ldr	r2, [pc, #120]	; (80027fc <TIM_Base_SetConfig+0xf8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0x8a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a1d      	ldr	r2, [pc, #116]	; (8002800 <TIM_Base_SetConfig+0xfc>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d108      	bne.n	80027a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <TIM_Base_SetConfig+0xe4>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d103      	bne.n	80027d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	615a      	str	r2, [r3, #20]
}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40010000 	.word	0x40010000
 80027ec:	40000400 	.word	0x40000400
 80027f0:	40000800 	.word	0x40000800
 80027f4:	40000c00 	.word	0x40000c00
 80027f8:	40014000 	.word	0x40014000
 80027fc:	40014400 	.word	0x40014400
 8002800:	40014800 	.word	0x40014800

08002804 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e03f      	b.n	80028be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fc26 	bl	80010a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2224      	movs	r2, #36	; 0x24
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800286e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f829 	bl	80028c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002884:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	695a      	ldr	r2, [r3, #20]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002894:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
	...

080028c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028cc:	b0c0      	sub	sp, #256	; 0x100
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80028e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028e4:	68d9      	ldr	r1, [r3, #12]
 80028e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	ea40 0301 	orr.w	r3, r0, r1
 80028f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	431a      	orrs	r2, r3
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	431a      	orrs	r2, r3
 8002908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002920:	f021 010c 	bic.w	r1, r1, #12
 8002924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800292e:	430b      	orrs	r3, r1
 8002930:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800293e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002942:	6999      	ldr	r1, [r3, #24]
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	ea40 0301 	orr.w	r3, r0, r1
 800294e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	4b8f      	ldr	r3, [pc, #572]	; (8002b94 <UART_SetConfig+0x2cc>)
 8002958:	429a      	cmp	r2, r3
 800295a:	d005      	beq.n	8002968 <UART_SetConfig+0xa0>
 800295c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4b8d      	ldr	r3, [pc, #564]	; (8002b98 <UART_SetConfig+0x2d0>)
 8002964:	429a      	cmp	r2, r3
 8002966:	d104      	bne.n	8002972 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002968:	f7ff fc9a 	bl	80022a0 <HAL_RCC_GetPCLK2Freq>
 800296c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002970:	e003      	b.n	800297a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002972:	f7ff fc81 	bl	8002278 <HAL_RCC_GetPCLK1Freq>
 8002976:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800297a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002984:	f040 810c 	bne.w	8002ba0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002988:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800298c:	2200      	movs	r2, #0
 800298e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002992:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002996:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800299a:	4622      	mov	r2, r4
 800299c:	462b      	mov	r3, r5
 800299e:	1891      	adds	r1, r2, r2
 80029a0:	65b9      	str	r1, [r7, #88]	; 0x58
 80029a2:	415b      	adcs	r3, r3
 80029a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80029aa:	4621      	mov	r1, r4
 80029ac:	eb12 0801 	adds.w	r8, r2, r1
 80029b0:	4629      	mov	r1, r5
 80029b2:	eb43 0901 	adc.w	r9, r3, r1
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029ca:	4690      	mov	r8, r2
 80029cc:	4699      	mov	r9, r3
 80029ce:	4623      	mov	r3, r4
 80029d0:	eb18 0303 	adds.w	r3, r8, r3
 80029d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80029d8:	462b      	mov	r3, r5
 80029da:	eb49 0303 	adc.w	r3, r9, r3
 80029de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80029e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80029ee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80029f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80029f6:	460b      	mov	r3, r1
 80029f8:	18db      	adds	r3, r3, r3
 80029fa:	653b      	str	r3, [r7, #80]	; 0x50
 80029fc:	4613      	mov	r3, r2
 80029fe:	eb42 0303 	adc.w	r3, r2, r3
 8002a02:	657b      	str	r3, [r7, #84]	; 0x54
 8002a04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a0c:	f7fd fc38 	bl	8000280 <__aeabi_uldivmod>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4b61      	ldr	r3, [pc, #388]	; (8002b9c <UART_SetConfig+0x2d4>)
 8002a16:	fba3 2302 	umull	r2, r3, r3, r2
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	011c      	lsls	r4, r3, #4
 8002a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a22:	2200      	movs	r2, #0
 8002a24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a28:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002a2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002a30:	4642      	mov	r2, r8
 8002a32:	464b      	mov	r3, r9
 8002a34:	1891      	adds	r1, r2, r2
 8002a36:	64b9      	str	r1, [r7, #72]	; 0x48
 8002a38:	415b      	adcs	r3, r3
 8002a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002a40:	4641      	mov	r1, r8
 8002a42:	eb12 0a01 	adds.w	sl, r2, r1
 8002a46:	4649      	mov	r1, r9
 8002a48:	eb43 0b01 	adc.w	fp, r3, r1
 8002a4c:	f04f 0200 	mov.w	r2, #0
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a60:	4692      	mov	sl, r2
 8002a62:	469b      	mov	fp, r3
 8002a64:	4643      	mov	r3, r8
 8002a66:	eb1a 0303 	adds.w	r3, sl, r3
 8002a6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a6e:	464b      	mov	r3, r9
 8002a70:	eb4b 0303 	adc.w	r3, fp, r3
 8002a74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a84:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002a88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	18db      	adds	r3, r3, r3
 8002a90:	643b      	str	r3, [r7, #64]	; 0x40
 8002a92:	4613      	mov	r3, r2
 8002a94:	eb42 0303 	adc.w	r3, r2, r3
 8002a98:	647b      	str	r3, [r7, #68]	; 0x44
 8002a9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002aa2:	f7fd fbed 	bl	8000280 <__aeabi_uldivmod>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4b3b      	ldr	r3, [pc, #236]	; (8002b9c <UART_SetConfig+0x2d4>)
 8002aae:	fba3 2301 	umull	r2, r3, r3, r1
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	2264      	movs	r2, #100	; 0x64
 8002ab6:	fb02 f303 	mul.w	r3, r2, r3
 8002aba:	1acb      	subs	r3, r1, r3
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002ac2:	4b36      	ldr	r3, [pc, #216]	; (8002b9c <UART_SetConfig+0x2d4>)
 8002ac4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ac8:	095b      	lsrs	r3, r3, #5
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ad0:	441c      	add	r4, r3
 8002ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002adc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ae0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ae4:	4642      	mov	r2, r8
 8002ae6:	464b      	mov	r3, r9
 8002ae8:	1891      	adds	r1, r2, r2
 8002aea:	63b9      	str	r1, [r7, #56]	; 0x38
 8002aec:	415b      	adcs	r3, r3
 8002aee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002af0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002af4:	4641      	mov	r1, r8
 8002af6:	1851      	adds	r1, r2, r1
 8002af8:	6339      	str	r1, [r7, #48]	; 0x30
 8002afa:	4649      	mov	r1, r9
 8002afc:	414b      	adcs	r3, r1
 8002afe:	637b      	str	r3, [r7, #52]	; 0x34
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	f04f 0300 	mov.w	r3, #0
 8002b08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b0c:	4659      	mov	r1, fp
 8002b0e:	00cb      	lsls	r3, r1, #3
 8002b10:	4651      	mov	r1, sl
 8002b12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b16:	4651      	mov	r1, sl
 8002b18:	00ca      	lsls	r2, r1, #3
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4603      	mov	r3, r0
 8002b20:	4642      	mov	r2, r8
 8002b22:	189b      	adds	r3, r3, r2
 8002b24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b28:	464b      	mov	r3, r9
 8002b2a:	460a      	mov	r2, r1
 8002b2c:	eb42 0303 	adc.w	r3, r2, r3
 8002b30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b40:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002b48:	460b      	mov	r3, r1
 8002b4a:	18db      	adds	r3, r3, r3
 8002b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4e:	4613      	mov	r3, r2
 8002b50:	eb42 0303 	adc.w	r3, r2, r3
 8002b54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b5e:	f7fd fb8f 	bl	8000280 <__aeabi_uldivmod>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4b0d      	ldr	r3, [pc, #52]	; (8002b9c <UART_SetConfig+0x2d4>)
 8002b68:	fba3 1302 	umull	r1, r3, r3, r2
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	2164      	movs	r1, #100	; 0x64
 8002b70:	fb01 f303 	mul.w	r3, r1, r3
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	3332      	adds	r3, #50	; 0x32
 8002b7a:	4a08      	ldr	r2, [pc, #32]	; (8002b9c <UART_SetConfig+0x2d4>)
 8002b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b80:	095b      	lsrs	r3, r3, #5
 8002b82:	f003 0207 	and.w	r2, r3, #7
 8002b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4422      	add	r2, r4
 8002b8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b90:	e105      	b.n	8002d9e <UART_SetConfig+0x4d6>
 8002b92:	bf00      	nop
 8002b94:	40011000 	.word	0x40011000
 8002b98:	40011400 	.word	0x40011400
 8002b9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002baa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002bae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002bb2:	4642      	mov	r2, r8
 8002bb4:	464b      	mov	r3, r9
 8002bb6:	1891      	adds	r1, r2, r2
 8002bb8:	6239      	str	r1, [r7, #32]
 8002bba:	415b      	adcs	r3, r3
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002bc2:	4641      	mov	r1, r8
 8002bc4:	1854      	adds	r4, r2, r1
 8002bc6:	4649      	mov	r1, r9
 8002bc8:	eb43 0501 	adc.w	r5, r3, r1
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	00eb      	lsls	r3, r5, #3
 8002bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bda:	00e2      	lsls	r2, r4, #3
 8002bdc:	4614      	mov	r4, r2
 8002bde:	461d      	mov	r5, r3
 8002be0:	4643      	mov	r3, r8
 8002be2:	18e3      	adds	r3, r4, r3
 8002be4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002be8:	464b      	mov	r3, r9
 8002bea:	eb45 0303 	adc.w	r3, r5, r3
 8002bee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002bfe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c0e:	4629      	mov	r1, r5
 8002c10:	008b      	lsls	r3, r1, #2
 8002c12:	4621      	mov	r1, r4
 8002c14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c18:	4621      	mov	r1, r4
 8002c1a:	008a      	lsls	r2, r1, #2
 8002c1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c20:	f7fd fb2e 	bl	8000280 <__aeabi_uldivmod>
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4b60      	ldr	r3, [pc, #384]	; (8002dac <UART_SetConfig+0x4e4>)
 8002c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	011c      	lsls	r4, r3, #4
 8002c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c36:	2200      	movs	r2, #0
 8002c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002c44:	4642      	mov	r2, r8
 8002c46:	464b      	mov	r3, r9
 8002c48:	1891      	adds	r1, r2, r2
 8002c4a:	61b9      	str	r1, [r7, #24]
 8002c4c:	415b      	adcs	r3, r3
 8002c4e:	61fb      	str	r3, [r7, #28]
 8002c50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c54:	4641      	mov	r1, r8
 8002c56:	1851      	adds	r1, r2, r1
 8002c58:	6139      	str	r1, [r7, #16]
 8002c5a:	4649      	mov	r1, r9
 8002c5c:	414b      	adcs	r3, r1
 8002c5e:	617b      	str	r3, [r7, #20]
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	f04f 0300 	mov.w	r3, #0
 8002c68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c6c:	4659      	mov	r1, fp
 8002c6e:	00cb      	lsls	r3, r1, #3
 8002c70:	4651      	mov	r1, sl
 8002c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c76:	4651      	mov	r1, sl
 8002c78:	00ca      	lsls	r2, r1, #3
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4603      	mov	r3, r0
 8002c80:	4642      	mov	r2, r8
 8002c82:	189b      	adds	r3, r3, r2
 8002c84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002c88:	464b      	mov	r3, r9
 8002c8a:	460a      	mov	r2, r1
 8002c8c:	eb42 0303 	adc.w	r3, r2, r3
 8002c90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c9e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002cac:	4649      	mov	r1, r9
 8002cae:	008b      	lsls	r3, r1, #2
 8002cb0:	4641      	mov	r1, r8
 8002cb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	008a      	lsls	r2, r1, #2
 8002cba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002cbe:	f7fd fadf 	bl	8000280 <__aeabi_uldivmod>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	4b39      	ldr	r3, [pc, #228]	; (8002dac <UART_SetConfig+0x4e4>)
 8002cc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002ccc:	095b      	lsrs	r3, r3, #5
 8002cce:	2164      	movs	r1, #100	; 0x64
 8002cd0:	fb01 f303 	mul.w	r3, r1, r3
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	3332      	adds	r3, #50	; 0x32
 8002cda:	4a34      	ldr	r2, [pc, #208]	; (8002dac <UART_SetConfig+0x4e4>)
 8002cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ce6:	441c      	add	r4, r3
 8002ce8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cec:	2200      	movs	r2, #0
 8002cee:	673b      	str	r3, [r7, #112]	; 0x70
 8002cf0:	677a      	str	r2, [r7, #116]	; 0x74
 8002cf2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002cf6:	4642      	mov	r2, r8
 8002cf8:	464b      	mov	r3, r9
 8002cfa:	1891      	adds	r1, r2, r2
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	415b      	adcs	r3, r3
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d06:	4641      	mov	r1, r8
 8002d08:	1851      	adds	r1, r2, r1
 8002d0a:	6039      	str	r1, [r7, #0]
 8002d0c:	4649      	mov	r1, r9
 8002d0e:	414b      	adcs	r3, r1
 8002d10:	607b      	str	r3, [r7, #4]
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	f04f 0300 	mov.w	r3, #0
 8002d1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d1e:	4659      	mov	r1, fp
 8002d20:	00cb      	lsls	r3, r1, #3
 8002d22:	4651      	mov	r1, sl
 8002d24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d28:	4651      	mov	r1, sl
 8002d2a:	00ca      	lsls	r2, r1, #3
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4603      	mov	r3, r0
 8002d32:	4642      	mov	r2, r8
 8002d34:	189b      	adds	r3, r3, r2
 8002d36:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d38:	464b      	mov	r3, r9
 8002d3a:	460a      	mov	r2, r1
 8002d3c:	eb42 0303 	adc.w	r3, r2, r3
 8002d40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	663b      	str	r3, [r7, #96]	; 0x60
 8002d4c:	667a      	str	r2, [r7, #100]	; 0x64
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	008b      	lsls	r3, r1, #2
 8002d5e:	4641      	mov	r1, r8
 8002d60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d64:	4641      	mov	r1, r8
 8002d66:	008a      	lsls	r2, r1, #2
 8002d68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002d6c:	f7fd fa88 	bl	8000280 <__aeabi_uldivmod>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <UART_SetConfig+0x4e4>)
 8002d76:	fba3 1302 	umull	r1, r3, r3, r2
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2164      	movs	r1, #100	; 0x64
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	3332      	adds	r3, #50	; 0x32
 8002d88:	4a08      	ldr	r2, [pc, #32]	; (8002dac <UART_SetConfig+0x4e4>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	f003 020f 	and.w	r2, r3, #15
 8002d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4422      	add	r2, r4
 8002d9c:	609a      	str	r2, [r3, #8]
}
 8002d9e:	bf00      	nop
 8002da0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002da4:	46bd      	mov	sp, r7
 8002da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002daa:	bf00      	nop
 8002dac:	51eb851f 	.word	0x51eb851f

08002db0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <osDelay+0x16>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	e000      	b.n	8002dc8 <osDelay+0x18>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 faf1 	bl	80033b0 <vTaskDelay>
  
  return osOK;
 8002dce:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f103 0208 	add.w	r2, r3, #8
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002df0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f103 0208 	add.w	r2, r3, #8
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f103 0208 	add.w	r2, r3, #8
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e32:	b480      	push	{r7}
 8002e34:	b085      	sub	sp, #20
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	1c5a      	adds	r2, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]
}
 8002e6e:	bf00      	nop
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b085      	sub	sp, #20
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e90:	d103      	bne.n	8002e9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	e00c      	b.n	8002eb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	e002      	b.n	8002ea8 <vListInsert+0x2e>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d2f6      	bcs.n	8002ea2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	601a      	str	r2, [r3, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6892      	ldr	r2, [r2, #8]
 8002f02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6852      	ldr	r2, [r2, #4]
 8002f0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d103      	bne.n	8002f20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	1e5a      	subs	r2, r3, #1
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08e      	sub	sp, #56	; 0x38
 8002f44:	af04      	add	r7, sp, #16
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10a      	bne.n	8002f6a <xTaskCreateStatic+0x2a>
	__asm volatile
 8002f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f58:	f383 8811 	msr	BASEPRI, r3
 8002f5c:	f3bf 8f6f 	isb	sy
 8002f60:	f3bf 8f4f 	dsb	sy
 8002f64:	623b      	str	r3, [r7, #32]
}
 8002f66:	bf00      	nop
 8002f68:	e7fe      	b.n	8002f68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10a      	bne.n	8002f86 <xTaskCreateStatic+0x46>
	__asm volatile
 8002f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f74:	f383 8811 	msr	BASEPRI, r3
 8002f78:	f3bf 8f6f 	isb	sy
 8002f7c:	f3bf 8f4f 	dsb	sy
 8002f80:	61fb      	str	r3, [r7, #28]
}
 8002f82:	bf00      	nop
 8002f84:	e7fe      	b.n	8002f84 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002f86:	23b8      	movs	r3, #184	; 0xb8
 8002f88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2bb8      	cmp	r3, #184	; 0xb8
 8002f8e:	d00a      	beq.n	8002fa6 <xTaskCreateStatic+0x66>
	__asm volatile
 8002f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f94:	f383 8811 	msr	BASEPRI, r3
 8002f98:	f3bf 8f6f 	isb	sy
 8002f9c:	f3bf 8f4f 	dsb	sy
 8002fa0:	61bb      	str	r3, [r7, #24]
}
 8002fa2:	bf00      	nop
 8002fa4:	e7fe      	b.n	8002fa4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002fa6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d01e      	beq.n	8002fec <xTaskCreateStatic+0xac>
 8002fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01b      	beq.n	8002fec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fbc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	9303      	str	r3, [sp, #12]
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	9302      	str	r3, [sp, #8]
 8002fce:	f107 0314 	add.w	r3, r7, #20
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	68b9      	ldr	r1, [r7, #8]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f850 	bl	8003084 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002fe4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fe6:	f000 f8fb 	bl	80031e0 <prvAddNewTaskToReadyList>
 8002fea:	e001      	b.n	8002ff0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ff0:	697b      	ldr	r3, [r7, #20]
	}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3728      	adds	r7, #40	; 0x28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b08c      	sub	sp, #48	; 0x30
 8002ffe:	af04      	add	r7, sp, #16
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	603b      	str	r3, [r7, #0]
 8003006:	4613      	mov	r3, r2
 8003008:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800300a:	88fb      	ldrh	r3, [r7, #6]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f9ba 	bl	8004388 <pvPortMalloc>
 8003014:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00e      	beq.n	800303a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800301c:	20b8      	movs	r0, #184	; 0xb8
 800301e:	f001 f9b3 	bl	8004388 <pvPortMalloc>
 8003022:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	631a      	str	r2, [r3, #48]	; 0x30
 8003030:	e005      	b.n	800303e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003032:	6978      	ldr	r0, [r7, #20]
 8003034:	f001 fa74 	bl	8004520 <vPortFree>
 8003038:	e001      	b.n	800303e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d017      	beq.n	8003074 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800304c:	88fa      	ldrh	r2, [r7, #6]
 800304e:	2300      	movs	r3, #0
 8003050:	9303      	str	r3, [sp, #12]
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	9302      	str	r3, [sp, #8]
 8003056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 f80e 	bl	8003084 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003068:	69f8      	ldr	r0, [r7, #28]
 800306a:	f000 f8b9 	bl	80031e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800306e:	2301      	movs	r3, #1
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	e002      	b.n	800307a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003078:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800307a:	69bb      	ldr	r3, [r7, #24]
	}
 800307c:	4618      	mov	r0, r3
 800307e:	3720      	adds	r7, #32
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800309c:	3b01      	subs	r3, #1
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	f023 0307 	bic.w	r3, r3, #7
 80030aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <prvInitialiseNewTask+0x48>
	__asm volatile
 80030b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ba:	f383 8811 	msr	BASEPRI, r3
 80030be:	f3bf 8f6f 	isb	sy
 80030c2:	f3bf 8f4f 	dsb	sy
 80030c6:	617b      	str	r3, [r7, #20]
}
 80030c8:	bf00      	nop
 80030ca:	e7fe      	b.n	80030ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d01f      	beq.n	8003112 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030d2:	2300      	movs	r3, #0
 80030d4:	61fb      	str	r3, [r7, #28]
 80030d6:	e012      	b.n	80030fe <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	4413      	add	r3, r2
 80030de:	7819      	ldrb	r1, [r3, #0]
 80030e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	4413      	add	r3, r2
 80030e6:	3334      	adds	r3, #52	; 0x34
 80030e8:	460a      	mov	r2, r1
 80030ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	4413      	add	r3, r2
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d006      	beq.n	8003106 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3301      	adds	r3, #1
 80030fc:	61fb      	str	r3, [r7, #28]
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	2b0f      	cmp	r3, #15
 8003102:	d9e9      	bls.n	80030d8 <prvInitialiseNewTask+0x54>
 8003104:	e000      	b.n	8003108 <prvInitialiseNewTask+0x84>
			{
				break;
 8003106:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003110:	e003      	b.n	800311a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800311a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311c:	2b06      	cmp	r3, #6
 800311e:	d901      	bls.n	8003124 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003120:	2306      	movs	r3, #6
 8003122:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003126:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003128:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800312a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800312e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003132:	2200      	movs	r2, #0
 8003134:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003138:	3304      	adds	r3, #4
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff fe6c 	bl	8002e18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003142:	3318      	adds	r3, #24
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fe67 	bl	8002e18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800314e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003152:	f1c3 0207 	rsb	r2, r3, #7
 8003156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003158:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800315a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800315e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	e009      	b.n	800317a <prvInitialiseNewTask+0xf6>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 8003166:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	3312      	adds	r3, #18
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	2200      	movs	r2, #0
 8003172:	605a      	str	r2, [r3, #4]
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	3301      	adds	r3, #1
 8003178:	61fb      	str	r3, [r7, #28]
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0f2      	beq.n	8003166 <prvInitialiseNewTask+0xe2>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003182:	2200      	movs	r2, #0
 8003184:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318a:	2200      	movs	r2, #0
 800318c:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003192:	3350      	adds	r3, #80	; 0x50
 8003194:	2260      	movs	r2, #96	; 0x60
 8003196:	2100      	movs	r1, #0
 8003198:	4618      	mov	r0, r3
 800319a:	f001 fc02 	bl	80049a2 <memset>
 800319e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a0:	4a0c      	ldr	r2, [pc, #48]	; (80031d4 <prvInitialiseNewTask+0x150>)
 80031a2:	655a      	str	r2, [r3, #84]	; 0x54
 80031a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a6:	4a0c      	ldr	r2, [pc, #48]	; (80031d8 <prvInitialiseNewTask+0x154>)
 80031a8:	659a      	str	r2, [r3, #88]	; 0x58
 80031aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ac:	4a0b      	ldr	r2, [pc, #44]	; (80031dc <prvInitialiseNewTask+0x158>)
 80031ae:	65da      	str	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	68f9      	ldr	r1, [r7, #12]
 80031b4:	69b8      	ldr	r0, [r7, #24]
 80031b6:	f000 fe9b 	bl	8003ef0 <pxPortInitialiseStack>
 80031ba:	4602      	mov	r2, r0
 80031bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031be:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80031c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d002      	beq.n	80031cc <prvInitialiseNewTask+0x148>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80031cc:	bf00      	nop
 80031ce:	3720      	adds	r7, #32
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	08005834 	.word	0x08005834
 80031d8:	08005854 	.word	0x08005854
 80031dc:	08005814 	.word	0x08005814

080031e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80031e8:	f000 ffac 	bl	8004144 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80031ec:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <prvAddNewTaskToReadyList+0xb8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	3301      	adds	r3, #1
 80031f2:	4a29      	ldr	r2, [pc, #164]	; (8003298 <prvAddNewTaskToReadyList+0xb8>)
 80031f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80031f6:	4b29      	ldr	r3, [pc, #164]	; (800329c <prvAddNewTaskToReadyList+0xbc>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80031fe:	4a27      	ldr	r2, [pc, #156]	; (800329c <prvAddNewTaskToReadyList+0xbc>)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003204:	4b24      	ldr	r3, [pc, #144]	; (8003298 <prvAddNewTaskToReadyList+0xb8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d110      	bne.n	800322e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800320c:	f000 fc58 	bl	8003ac0 <prvInitialiseTaskLists>
 8003210:	e00d      	b.n	800322e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003212:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <prvAddNewTaskToReadyList+0xc0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d109      	bne.n	800322e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800321a:	4b20      	ldr	r3, [pc, #128]	; (800329c <prvAddNewTaskToReadyList+0xbc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	429a      	cmp	r2, r3
 8003226:	d802      	bhi.n	800322e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003228:	4a1c      	ldr	r2, [pc, #112]	; (800329c <prvAddNewTaskToReadyList+0xbc>)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800322e:	4b1d      	ldr	r3, [pc, #116]	; (80032a4 <prvAddNewTaskToReadyList+0xc4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3301      	adds	r3, #1
 8003234:	4a1b      	ldr	r2, [pc, #108]	; (80032a4 <prvAddNewTaskToReadyList+0xc4>)
 8003236:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323c:	2201      	movs	r2, #1
 800323e:	409a      	lsls	r2, r3
 8003240:	4b19      	ldr	r3, [pc, #100]	; (80032a8 <prvAddNewTaskToReadyList+0xc8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4313      	orrs	r3, r2
 8003246:	4a18      	ldr	r2, [pc, #96]	; (80032a8 <prvAddNewTaskToReadyList+0xc8>)
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800324e:	4613      	mov	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4a15      	ldr	r2, [pc, #84]	; (80032ac <prvAddNewTaskToReadyList+0xcc>)
 8003258:	441a      	add	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	4619      	mov	r1, r3
 8003260:	4610      	mov	r0, r2
 8003262:	f7ff fde6 	bl	8002e32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003266:	f000 ff9d 	bl	80041a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800326a:	4b0d      	ldr	r3, [pc, #52]	; (80032a0 <prvAddNewTaskToReadyList+0xc0>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00e      	beq.n	8003290 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <prvAddNewTaskToReadyList+0xbc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	429a      	cmp	r2, r3
 800327e:	d207      	bcs.n	8003290 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003280:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <prvAddNewTaskToReadyList+0xd0>)
 8003282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003290:	bf00      	nop
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	200005fc 	.word	0x200005fc
 800329c:	200004fc 	.word	0x200004fc
 80032a0:	20000608 	.word	0x20000608
 80032a4:	20000618 	.word	0x20000618
 80032a8:	20000604 	.word	0x20000604
 80032ac:	20000500 	.word	0x20000500
 80032b0:	e000ed04 	.word	0xe000ed04

080032b4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08a      	sub	sp, #40	; 0x28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80032be:	2300      	movs	r3, #0
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10a      	bne.n	80032de <vTaskDelayUntil+0x2a>
	__asm volatile
 80032c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032cc:	f383 8811 	msr	BASEPRI, r3
 80032d0:	f3bf 8f6f 	isb	sy
 80032d4:	f3bf 8f4f 	dsb	sy
 80032d8:	617b      	str	r3, [r7, #20]
}
 80032da:	bf00      	nop
 80032dc:	e7fe      	b.n	80032dc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10a      	bne.n	80032fa <vTaskDelayUntil+0x46>
	__asm volatile
 80032e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e8:	f383 8811 	msr	BASEPRI, r3
 80032ec:	f3bf 8f6f 	isb	sy
 80032f0:	f3bf 8f4f 	dsb	sy
 80032f4:	613b      	str	r3, [r7, #16]
}
 80032f6:	bf00      	nop
 80032f8:	e7fe      	b.n	80032f8 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80032fa:	4b2a      	ldr	r3, [pc, #168]	; (80033a4 <vTaskDelayUntil+0xf0>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00a      	beq.n	8003318 <vTaskDelayUntil+0x64>
	__asm volatile
 8003302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003306:	f383 8811 	msr	BASEPRI, r3
 800330a:	f3bf 8f6f 	isb	sy
 800330e:	f3bf 8f4f 	dsb	sy
 8003312:	60fb      	str	r3, [r7, #12]
}
 8003314:	bf00      	nop
 8003316:	e7fe      	b.n	8003316 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8003318:	f000 f992 	bl	8003640 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800331c:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <vTaskDelayUntil+0xf4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	4413      	add	r3, r2
 800332a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6a3a      	ldr	r2, [r7, #32]
 8003332:	429a      	cmp	r2, r3
 8003334:	d20b      	bcs.n	800334e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	69fa      	ldr	r2, [r7, #28]
 800333c:	429a      	cmp	r2, r3
 800333e:	d211      	bcs.n	8003364 <vTaskDelayUntil+0xb0>
 8003340:	69fa      	ldr	r2, [r7, #28]
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	429a      	cmp	r2, r3
 8003346:	d90d      	bls.n	8003364 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8003348:	2301      	movs	r3, #1
 800334a:	627b      	str	r3, [r7, #36]	; 0x24
 800334c:	e00a      	b.n	8003364 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	429a      	cmp	r2, r3
 8003356:	d303      	bcc.n	8003360 <vTaskDelayUntil+0xac>
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	429a      	cmp	r2, r3
 800335e:	d901      	bls.n	8003364 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8003360:	2301      	movs	r3, #1
 8003362:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800336a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336c:	2b00      	cmp	r3, #0
 800336e:	d006      	beq.n	800337e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8003370:	69fa      	ldr	r2, [r7, #28]
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2100      	movs	r1, #0
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fd53 	bl	8003e24 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800337e:	f000 f96d 	bl	800365c <xTaskResumeAll>
 8003382:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d107      	bne.n	800339a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800338a:	4b08      	ldr	r3, [pc, #32]	; (80033ac <vTaskDelayUntil+0xf8>)
 800338c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	f3bf 8f4f 	dsb	sy
 8003396:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800339a:	bf00      	nop
 800339c:	3728      	adds	r7, #40	; 0x28
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000624 	.word	0x20000624
 80033a8:	20000600 	.word	0x20000600
 80033ac:	e000ed04 	.word	0xe000ed04

080033b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d017      	beq.n	80033f2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80033c2:	4b13      	ldr	r3, [pc, #76]	; (8003410 <vTaskDelay+0x60>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <vTaskDelay+0x30>
	__asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	60bb      	str	r3, [r7, #8]
}
 80033dc:	bf00      	nop
 80033de:	e7fe      	b.n	80033de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80033e0:	f000 f92e 	bl	8003640 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80033e4:	2100      	movs	r1, #0
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fd1c 	bl	8003e24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80033ec:	f000 f936 	bl	800365c <xTaskResumeAll>
 80033f0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d107      	bne.n	8003408 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <vTaskDelay+0x64>)
 80033fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003408:	bf00      	nop
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20000624 	.word	0x20000624
 8003414:	e000ed04 	.word	0xe000ed04

08003418 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8003422:	2300      	movs	r3, #0
 8003424:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b06      	cmp	r3, #6
 800342a:	d90a      	bls.n	8003442 <vTaskPrioritySet+0x2a>
	__asm volatile
 800342c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003430:	f383 8811 	msr	BASEPRI, r3
 8003434:	f3bf 8f6f 	isb	sy
 8003438:	f3bf 8f4f 	dsb	sy
 800343c:	60fb      	str	r3, [r7, #12]
}
 800343e:	bf00      	nop
 8003440:	e7fe      	b.n	8003440 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	2b06      	cmp	r3, #6
 8003446:	d901      	bls.n	800344c <vTaskPrioritySet+0x34>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003448:	2306      	movs	r3, #6
 800344a:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800344c:	f000 fe7a 	bl	8004144 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d102      	bne.n	800345c <vTaskPrioritySet+0x44>
 8003456:	4b41      	ldr	r3, [pc, #260]	; (800355c <vTaskPrioritySet+0x144>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	e000      	b.n	800345e <vTaskPrioritySet+0x46>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d06f      	beq.n	800354e <vTaskPrioritySet+0x136>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	429a      	cmp	r2, r3
 8003474:	d90d      	bls.n	8003492 <vTaskPrioritySet+0x7a>
				{
					if( pxTCB != pxCurrentTCB )
 8003476:	4b39      	ldr	r3, [pc, #228]	; (800355c <vTaskPrioritySet+0x144>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	429a      	cmp	r2, r3
 800347e:	d00f      	beq.n	80034a0 <vTaskPrioritySet+0x88>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8003480:	4b36      	ldr	r3, [pc, #216]	; (800355c <vTaskPrioritySet+0x144>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d309      	bcc.n	80034a0 <vTaskPrioritySet+0x88>
						{
							xYieldRequired = pdTRUE;
 800348c:	2301      	movs	r3, #1
 800348e:	61fb      	str	r3, [r7, #28]
 8003490:	e006      	b.n	80034a0 <vTaskPrioritySet+0x88>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8003492:	4b32      	ldr	r3, [pc, #200]	; (800355c <vTaskPrioritySet+0x144>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	429a      	cmp	r2, r3
 800349a:	d101      	bne.n	80034a0 <vTaskPrioritySet+0x88>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800349c:	2301      	movs	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d102      	bne.n	80034b8 <vTaskPrioritySet+0xa0>
					{
						pxTCB->uxPriority = uxNewPriority;
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	db04      	blt.n	80034d0 <vTaskPrioritySet+0xb8>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	f1c3 0207 	rsb	r2, r3, #7
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	6959      	ldr	r1, [r3, #20]
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4613      	mov	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4413      	add	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4a20      	ldr	r2, [pc, #128]	; (8003560 <vTaskPrioritySet+0x148>)
 80034e0:	4413      	add	r3, r2
 80034e2:	4299      	cmp	r1, r3
 80034e4:	d128      	bne.n	8003538 <vTaskPrioritySet+0x120>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	3304      	adds	r3, #4
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff fcfe 	bl	8002eec <uxListRemove>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d109      	bne.n	800350a <vTaskPrioritySet+0xf2>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 80034f6:	2201      	movs	r2, #1
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43da      	mvns	r2, r3
 8003500:	4b18      	ldr	r3, [pc, #96]	; (8003564 <vTaskPrioritySet+0x14c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4013      	ands	r3, r2
 8003506:	4a17      	ldr	r2, [pc, #92]	; (8003564 <vTaskPrioritySet+0x14c>)
 8003508:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	2201      	movs	r2, #1
 8003510:	409a      	lsls	r2, r3
 8003512:	4b14      	ldr	r3, [pc, #80]	; (8003564 <vTaskPrioritySet+0x14c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4313      	orrs	r3, r2
 8003518:	4a12      	ldr	r2, [pc, #72]	; (8003564 <vTaskPrioritySet+0x14c>)
 800351a:	6013      	str	r3, [r2, #0]
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4a0d      	ldr	r2, [pc, #52]	; (8003560 <vTaskPrioritySet+0x148>)
 800352a:	441a      	add	r2, r3
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	3304      	adds	r3, #4
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f7ff fc7d 	bl	8002e32 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <vTaskPrioritySet+0x136>
				{
					taskYIELD_IF_USING_PREEMPTION();
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <vTaskPrioritySet+0x150>)
 8003540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 800354e:	f000 fe29 	bl	80041a4 <vPortExitCritical>
	}
 8003552:	bf00      	nop
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	200004fc 	.word	0x200004fc
 8003560:	20000500 	.word	0x20000500
 8003564:	20000604 	.word	0x20000604
 8003568:	e000ed04 	.word	0xe000ed04

0800356c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b08a      	sub	sp, #40	; 0x28
 8003570:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003572:	2300      	movs	r3, #0
 8003574:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003576:	2300      	movs	r3, #0
 8003578:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800357a:	463a      	mov	r2, r7
 800357c:	1d39      	adds	r1, r7, #4
 800357e:	f107 0308 	add.w	r3, r7, #8
 8003582:	4618      	mov	r0, r3
 8003584:	f7fc fffe 	bl	8000584 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003588:	6839      	ldr	r1, [r7, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	9202      	str	r2, [sp, #8]
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	2300      	movs	r3, #0
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	2300      	movs	r3, #0
 8003598:	460a      	mov	r2, r1
 800359a:	4921      	ldr	r1, [pc, #132]	; (8003620 <vTaskStartScheduler+0xb4>)
 800359c:	4821      	ldr	r0, [pc, #132]	; (8003624 <vTaskStartScheduler+0xb8>)
 800359e:	f7ff fccf 	bl	8002f40 <xTaskCreateStatic>
 80035a2:	4603      	mov	r3, r0
 80035a4:	4a20      	ldr	r2, [pc, #128]	; (8003628 <vTaskStartScheduler+0xbc>)
 80035a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80035a8:	4b1f      	ldr	r3, [pc, #124]	; (8003628 <vTaskStartScheduler+0xbc>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80035b0:	2301      	movs	r3, #1
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	e001      	b.n	80035ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d11b      	bne.n	80035f8 <vTaskStartScheduler+0x8c>
	__asm volatile
 80035c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c4:	f383 8811 	msr	BASEPRI, r3
 80035c8:	f3bf 8f6f 	isb	sy
 80035cc:	f3bf 8f4f 	dsb	sy
 80035d0:	613b      	str	r3, [r7, #16]
}
 80035d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80035d4:	4b15      	ldr	r3, [pc, #84]	; (800362c <vTaskStartScheduler+0xc0>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	3350      	adds	r3, #80	; 0x50
 80035da:	4a15      	ldr	r2, [pc, #84]	; (8003630 <vTaskStartScheduler+0xc4>)
 80035dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80035de:	4b15      	ldr	r3, [pc, #84]	; (8003634 <vTaskStartScheduler+0xc8>)
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80035e6:	4b14      	ldr	r3, [pc, #80]	; (8003638 <vTaskStartScheduler+0xcc>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80035ec:	4b13      	ldr	r3, [pc, #76]	; (800363c <vTaskStartScheduler+0xd0>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80035f2:	f000 fd05 	bl	8004000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80035f6:	e00e      	b.n	8003616 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035fe:	d10a      	bne.n	8003616 <vTaskStartScheduler+0xaa>
	__asm volatile
 8003600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003604:	f383 8811 	msr	BASEPRI, r3
 8003608:	f3bf 8f6f 	isb	sy
 800360c:	f3bf 8f4f 	dsb	sy
 8003610:	60fb      	str	r3, [r7, #12]
}
 8003612:	bf00      	nop
 8003614:	e7fe      	b.n	8003614 <vTaskStartScheduler+0xa8>
}
 8003616:	bf00      	nop
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	080057f4 	.word	0x080057f4
 8003624:	080039e9 	.word	0x080039e9
 8003628:	20000620 	.word	0x20000620
 800362c:	200004fc 	.word	0x200004fc
 8003630:	20000010 	.word	0x20000010
 8003634:	2000061c 	.word	0x2000061c
 8003638:	20000608 	.word	0x20000608
 800363c:	20000600 	.word	0x20000600

08003640 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003644:	4b04      	ldr	r3, [pc, #16]	; (8003658 <vTaskSuspendAll+0x18>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	3301      	adds	r3, #1
 800364a:	4a03      	ldr	r2, [pc, #12]	; (8003658 <vTaskSuspendAll+0x18>)
 800364c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800364e:	bf00      	nop
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	20000624 	.word	0x20000624

0800365c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003662:	2300      	movs	r3, #0
 8003664:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003666:	2300      	movs	r3, #0
 8003668:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800366a:	4b41      	ldr	r3, [pc, #260]	; (8003770 <xTaskResumeAll+0x114>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10a      	bne.n	8003688 <xTaskResumeAll+0x2c>
	__asm volatile
 8003672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003676:	f383 8811 	msr	BASEPRI, r3
 800367a:	f3bf 8f6f 	isb	sy
 800367e:	f3bf 8f4f 	dsb	sy
 8003682:	603b      	str	r3, [r7, #0]
}
 8003684:	bf00      	nop
 8003686:	e7fe      	b.n	8003686 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003688:	f000 fd5c 	bl	8004144 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800368c:	4b38      	ldr	r3, [pc, #224]	; (8003770 <xTaskResumeAll+0x114>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3b01      	subs	r3, #1
 8003692:	4a37      	ldr	r2, [pc, #220]	; (8003770 <xTaskResumeAll+0x114>)
 8003694:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003696:	4b36      	ldr	r3, [pc, #216]	; (8003770 <xTaskResumeAll+0x114>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d161      	bne.n	8003762 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800369e:	4b35      	ldr	r3, [pc, #212]	; (8003774 <xTaskResumeAll+0x118>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d05d      	beq.n	8003762 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036a6:	e02e      	b.n	8003706 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036a8:	4b33      	ldr	r3, [pc, #204]	; (8003778 <xTaskResumeAll+0x11c>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	3318      	adds	r3, #24
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fc19 	bl	8002eec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	3304      	adds	r3, #4
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fc14 	bl	8002eec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c8:	2201      	movs	r2, #1
 80036ca:	409a      	lsls	r2, r3
 80036cc:	4b2b      	ldr	r3, [pc, #172]	; (800377c <xTaskResumeAll+0x120>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	4a2a      	ldr	r2, [pc, #168]	; (800377c <xTaskResumeAll+0x120>)
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4a27      	ldr	r2, [pc, #156]	; (8003780 <xTaskResumeAll+0x124>)
 80036e4:	441a      	add	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	3304      	adds	r3, #4
 80036ea:	4619      	mov	r1, r3
 80036ec:	4610      	mov	r0, r2
 80036ee:	f7ff fba0 	bl	8002e32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036f6:	4b23      	ldr	r3, [pc, #140]	; (8003784 <xTaskResumeAll+0x128>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d302      	bcc.n	8003706 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003700:	4b21      	ldr	r3, [pc, #132]	; (8003788 <xTaskResumeAll+0x12c>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003706:	4b1c      	ldr	r3, [pc, #112]	; (8003778 <xTaskResumeAll+0x11c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1cc      	bne.n	80036a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003714:	f000 fa76 	bl	8003c04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003718:	4b1c      	ldr	r3, [pc, #112]	; (800378c <xTaskResumeAll+0x130>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d010      	beq.n	8003746 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003724:	f000 f846 	bl	80037b4 <xTaskIncrementTick>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800372e:	4b16      	ldr	r3, [pc, #88]	; (8003788 <xTaskResumeAll+0x12c>)
 8003730:	2201      	movs	r2, #1
 8003732:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3b01      	subs	r3, #1
 8003738:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1f1      	bne.n	8003724 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003740:	4b12      	ldr	r3, [pc, #72]	; (800378c <xTaskResumeAll+0x130>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003746:	4b10      	ldr	r3, [pc, #64]	; (8003788 <xTaskResumeAll+0x12c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d009      	beq.n	8003762 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800374e:	2301      	movs	r3, #1
 8003750:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003752:	4b0f      	ldr	r3, [pc, #60]	; (8003790 <xTaskResumeAll+0x134>)
 8003754:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003762:	f000 fd1f 	bl	80041a4 <vPortExitCritical>

	return xAlreadyYielded;
 8003766:	68bb      	ldr	r3, [r7, #8]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20000624 	.word	0x20000624
 8003774:	200005fc 	.word	0x200005fc
 8003778:	200005bc 	.word	0x200005bc
 800377c:	20000604 	.word	0x20000604
 8003780:	20000500 	.word	0x20000500
 8003784:	200004fc 	.word	0x200004fc
 8003788:	20000610 	.word	0x20000610
 800378c:	2000060c 	.word	0x2000060c
 8003790:	e000ed04 	.word	0xe000ed04

08003794 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800379a:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <xTaskGetTickCount+0x1c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80037a0:	687b      	ldr	r3, [r7, #4]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	20000600 	.word	0x20000600

080037b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037be:	4b4e      	ldr	r3, [pc, #312]	; (80038f8 <xTaskIncrementTick+0x144>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f040 808e 	bne.w	80038e4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80037c8:	4b4c      	ldr	r3, [pc, #304]	; (80038fc <xTaskIncrementTick+0x148>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	3301      	adds	r3, #1
 80037ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80037d0:	4a4a      	ldr	r2, [pc, #296]	; (80038fc <xTaskIncrementTick+0x148>)
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d120      	bne.n	800381e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80037dc:	4b48      	ldr	r3, [pc, #288]	; (8003900 <xTaskIncrementTick+0x14c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <xTaskIncrementTick+0x48>
	__asm volatile
 80037e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ea:	f383 8811 	msr	BASEPRI, r3
 80037ee:	f3bf 8f6f 	isb	sy
 80037f2:	f3bf 8f4f 	dsb	sy
 80037f6:	603b      	str	r3, [r7, #0]
}
 80037f8:	bf00      	nop
 80037fa:	e7fe      	b.n	80037fa <xTaskIncrementTick+0x46>
 80037fc:	4b40      	ldr	r3, [pc, #256]	; (8003900 <xTaskIncrementTick+0x14c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	4b40      	ldr	r3, [pc, #256]	; (8003904 <xTaskIncrementTick+0x150>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a3e      	ldr	r2, [pc, #248]	; (8003900 <xTaskIncrementTick+0x14c>)
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	4a3e      	ldr	r2, [pc, #248]	; (8003904 <xTaskIncrementTick+0x150>)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	4b3d      	ldr	r3, [pc, #244]	; (8003908 <xTaskIncrementTick+0x154>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	3301      	adds	r3, #1
 8003816:	4a3c      	ldr	r2, [pc, #240]	; (8003908 <xTaskIncrementTick+0x154>)
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	f000 f9f3 	bl	8003c04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800381e:	4b3b      	ldr	r3, [pc, #236]	; (800390c <xTaskIncrementTick+0x158>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	429a      	cmp	r2, r3
 8003826:	d348      	bcc.n	80038ba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003828:	4b35      	ldr	r3, [pc, #212]	; (8003900 <xTaskIncrementTick+0x14c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d104      	bne.n	800383c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003832:	4b36      	ldr	r3, [pc, #216]	; (800390c <xTaskIncrementTick+0x158>)
 8003834:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003838:	601a      	str	r2, [r3, #0]
					break;
 800383a:	e03e      	b.n	80038ba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800383c:	4b30      	ldr	r3, [pc, #192]	; (8003900 <xTaskIncrementTick+0x14c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	429a      	cmp	r2, r3
 8003852:	d203      	bcs.n	800385c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003854:	4a2d      	ldr	r2, [pc, #180]	; (800390c <xTaskIncrementTick+0x158>)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800385a:	e02e      	b.n	80038ba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	3304      	adds	r3, #4
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff fb43 	bl	8002eec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	3318      	adds	r3, #24
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fb3a 	bl	8002eec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387c:	2201      	movs	r2, #1
 800387e:	409a      	lsls	r2, r3
 8003880:	4b23      	ldr	r3, [pc, #140]	; (8003910 <xTaskIncrementTick+0x15c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4313      	orrs	r3, r2
 8003886:	4a22      	ldr	r2, [pc, #136]	; (8003910 <xTaskIncrementTick+0x15c>)
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	4a1f      	ldr	r2, [pc, #124]	; (8003914 <xTaskIncrementTick+0x160>)
 8003898:	441a      	add	r2, r3
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	3304      	adds	r3, #4
 800389e:	4619      	mov	r1, r3
 80038a0:	4610      	mov	r0, r2
 80038a2:	f7ff fac6 	bl	8002e32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038aa:	4b1b      	ldr	r3, [pc, #108]	; (8003918 <xTaskIncrementTick+0x164>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d3b9      	bcc.n	8003828 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80038b4:	2301      	movs	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038b8:	e7b6      	b.n	8003828 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80038ba:	4b17      	ldr	r3, [pc, #92]	; (8003918 <xTaskIncrementTick+0x164>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038c0:	4914      	ldr	r1, [pc, #80]	; (8003914 <xTaskIncrementTick+0x160>)
 80038c2:	4613      	mov	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4413      	add	r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	440b      	add	r3, r1
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d901      	bls.n	80038d6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80038d2:	2301      	movs	r3, #1
 80038d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80038d6:	4b11      	ldr	r3, [pc, #68]	; (800391c <xTaskIncrementTick+0x168>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80038de:	2301      	movs	r3, #1
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	e004      	b.n	80038ee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80038e4:	4b0e      	ldr	r3, [pc, #56]	; (8003920 <xTaskIncrementTick+0x16c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	3301      	adds	r3, #1
 80038ea:	4a0d      	ldr	r2, [pc, #52]	; (8003920 <xTaskIncrementTick+0x16c>)
 80038ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80038ee:	697b      	ldr	r3, [r7, #20]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3718      	adds	r7, #24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000624 	.word	0x20000624
 80038fc:	20000600 	.word	0x20000600
 8003900:	200005b4 	.word	0x200005b4
 8003904:	200005b8 	.word	0x200005b8
 8003908:	20000614 	.word	0x20000614
 800390c:	2000061c 	.word	0x2000061c
 8003910:	20000604 	.word	0x20000604
 8003914:	20000500 	.word	0x20000500
 8003918:	200004fc 	.word	0x200004fc
 800391c:	20000610 	.word	0x20000610
 8003920:	2000060c 	.word	0x2000060c

08003924 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800392a:	4b29      	ldr	r3, [pc, #164]	; (80039d0 <vTaskSwitchContext+0xac>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003932:	4b28      	ldr	r3, [pc, #160]	; (80039d4 <vTaskSwitchContext+0xb0>)
 8003934:	2201      	movs	r2, #1
 8003936:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003938:	e044      	b.n	80039c4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800393a:	4b26      	ldr	r3, [pc, #152]	; (80039d4 <vTaskSwitchContext+0xb0>)
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003940:	4b25      	ldr	r3, [pc, #148]	; (80039d8 <vTaskSwitchContext+0xb4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	fab3 f383 	clz	r3, r3
 800394c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800394e:	7afb      	ldrb	r3, [r7, #11]
 8003950:	f1c3 031f 	rsb	r3, r3, #31
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	4921      	ldr	r1, [pc, #132]	; (80039dc <vTaskSwitchContext+0xb8>)
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	4613      	mov	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10a      	bne.n	8003980 <vTaskSwitchContext+0x5c>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	607b      	str	r3, [r7, #4]
}
 800397c:	bf00      	nop
 800397e:	e7fe      	b.n	800397e <vTaskSwitchContext+0x5a>
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	4613      	mov	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	4413      	add	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4a14      	ldr	r2, [pc, #80]	; (80039dc <vTaskSwitchContext+0xb8>)
 800398c:	4413      	add	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	605a      	str	r2, [r3, #4]
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	3308      	adds	r3, #8
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d104      	bne.n	80039b0 <vTaskSwitchContext+0x8c>
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	605a      	str	r2, [r3, #4]
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	4a0a      	ldr	r2, [pc, #40]	; (80039e0 <vTaskSwitchContext+0xbc>)
 80039b8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80039ba:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <vTaskSwitchContext+0xbc>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3350      	adds	r3, #80	; 0x50
 80039c0:	4a08      	ldr	r2, [pc, #32]	; (80039e4 <vTaskSwitchContext+0xc0>)
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	371c      	adds	r7, #28
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	20000624 	.word	0x20000624
 80039d4:	20000610 	.word	0x20000610
 80039d8:	20000604 	.word	0x20000604
 80039dc:	20000500 	.word	0x20000500
 80039e0:	200004fc 	.word	0x200004fc
 80039e4:	20000010 	.word	0x20000010

080039e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80039f0:	f000 f8a6 	bl	8003b40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <prvIdleTask+0x28>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d9f9      	bls.n	80039f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <prvIdleTask+0x2c>)
 80039fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	f3bf 8f4f 	dsb	sy
 8003a08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003a0c:	e7f0      	b.n	80039f0 <prvIdleTask+0x8>
 8003a0e:	bf00      	nop
 8003a10:	20000500 	.word	0x20000500
 8003a14:	e000ed04 	.word	0xe000ed04

08003a18 <vTaskSetThreadLocalStoragePointer>:
/*-----------------------------------------------------------*/

#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )

	void vTaskSetThreadLocalStoragePointer( TaskHandle_t xTaskToSet, BaseType_t xIndex, void *pvValue )
	{
 8003a18:	b480      	push	{r7}
 8003a1a:	b087      	sub	sp, #28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
	TCB_t *pxTCB;

		if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	dc1c      	bgt.n	8003a64 <vTaskSetThreadLocalStoragePointer+0x4c>
		{
			pxTCB = prvGetTCBFromHandle( xTaskToSet );
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d102      	bne.n	8003a36 <vTaskSetThreadLocalStoragePointer+0x1e>
 8003a30:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <vTaskSetThreadLocalStoragePointer+0x58>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	e000      	b.n	8003a38 <vTaskSetThreadLocalStoragePointer+0x20>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	617b      	str	r3, [r7, #20]
			configASSERT( pxTCB != NULL );
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10a      	bne.n	8003a56 <vTaskSetThreadLocalStoragePointer+0x3e>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	613b      	str	r3, [r7, #16]
}
 8003a52:	bf00      	nop
 8003a54:	e7fe      	b.n	8003a54 <vTaskSetThreadLocalStoragePointer+0x3c>
			pxTCB->pvThreadLocalStoragePointers[ xIndex ] = pvValue;
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	3312      	adds	r3, #18
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	605a      	str	r2, [r3, #4]
		}
	}
 8003a64:	bf00      	nop
 8003a66:	371c      	adds	r7, #28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	200004fc 	.word	0x200004fc

08003a74 <pvTaskGetThreadLocalStoragePointer>:
/*-----------------------------------------------------------*/

#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )

	void *pvTaskGetThreadLocalStoragePointer( TaskHandle_t xTaskToQuery, BaseType_t xIndex )
	{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
	void *pvReturn = NULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60fb      	str	r3, [r7, #12]
	TCB_t *pxTCB;

		if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	dc0f      	bgt.n	8003aa8 <pvTaskGetThreadLocalStoragePointer+0x34>
		{
			pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d102      	bne.n	8003a94 <pvTaskGetThreadLocalStoragePointer+0x20>
 8003a8e:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <pvTaskGetThreadLocalStoragePointer+0x48>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	e000      	b.n	8003a96 <pvTaskGetThreadLocalStoragePointer+0x22>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	60bb      	str	r3, [r7, #8]
			pvReturn = pxTCB->pvThreadLocalStoragePointers[ xIndex ];
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	3312      	adds	r3, #18
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	e001      	b.n	8003aac <pvTaskGetThreadLocalStoragePointer+0x38>
		}
		else
		{
			pvReturn = NULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]
		}

		return pvReturn;
 8003aac:	68fb      	ldr	r3, [r7, #12]
	}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	200004fc 	.word	0x200004fc

08003ac0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	607b      	str	r3, [r7, #4]
 8003aca:	e00c      	b.n	8003ae6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4a12      	ldr	r2, [pc, #72]	; (8003b20 <prvInitialiseTaskLists+0x60>)
 8003ad8:	4413      	add	r3, r2
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff f97c 	bl	8002dd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	607b      	str	r3, [r7, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b06      	cmp	r3, #6
 8003aea:	d9ef      	bls.n	8003acc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003aec:	480d      	ldr	r0, [pc, #52]	; (8003b24 <prvInitialiseTaskLists+0x64>)
 8003aee:	f7ff f973 	bl	8002dd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003af2:	480d      	ldr	r0, [pc, #52]	; (8003b28 <prvInitialiseTaskLists+0x68>)
 8003af4:	f7ff f970 	bl	8002dd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003af8:	480c      	ldr	r0, [pc, #48]	; (8003b2c <prvInitialiseTaskLists+0x6c>)
 8003afa:	f7ff f96d 	bl	8002dd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003afe:	480c      	ldr	r0, [pc, #48]	; (8003b30 <prvInitialiseTaskLists+0x70>)
 8003b00:	f7ff f96a 	bl	8002dd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003b04:	480b      	ldr	r0, [pc, #44]	; (8003b34 <prvInitialiseTaskLists+0x74>)
 8003b06:	f7ff f967 	bl	8002dd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <prvInitialiseTaskLists+0x78>)
 8003b0c:	4a05      	ldr	r2, [pc, #20]	; (8003b24 <prvInitialiseTaskLists+0x64>)
 8003b0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b10:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <prvInitialiseTaskLists+0x7c>)
 8003b12:	4a05      	ldr	r2, [pc, #20]	; (8003b28 <prvInitialiseTaskLists+0x68>)
 8003b14:	601a      	str	r2, [r3, #0]
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000500 	.word	0x20000500
 8003b24:	2000058c 	.word	0x2000058c
 8003b28:	200005a0 	.word	0x200005a0
 8003b2c:	200005bc 	.word	0x200005bc
 8003b30:	200005d0 	.word	0x200005d0
 8003b34:	200005e8 	.word	0x200005e8
 8003b38:	200005b4 	.word	0x200005b4
 8003b3c:	200005b8 	.word	0x200005b8

08003b40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b46:	e019      	b.n	8003b7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003b48:	f000 fafc 	bl	8004144 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b4c:	4b10      	ldr	r3, [pc, #64]	; (8003b90 <prvCheckTasksWaitingTermination+0x50>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3304      	adds	r3, #4
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff f9c7 	bl	8002eec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003b5e:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <prvCheckTasksWaitingTermination+0x54>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3b01      	subs	r3, #1
 8003b64:	4a0b      	ldr	r2, [pc, #44]	; (8003b94 <prvCheckTasksWaitingTermination+0x54>)
 8003b66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003b68:	4b0b      	ldr	r3, [pc, #44]	; (8003b98 <prvCheckTasksWaitingTermination+0x58>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	4a0a      	ldr	r2, [pc, #40]	; (8003b98 <prvCheckTasksWaitingTermination+0x58>)
 8003b70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003b72:	f000 fb17 	bl	80041a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f810 	bl	8003b9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b7c:	4b06      	ldr	r3, [pc, #24]	; (8003b98 <prvCheckTasksWaitingTermination+0x58>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1e1      	bne.n	8003b48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	200005d0 	.word	0x200005d0
 8003b94:	200005fc 	.word	0x200005fc
 8003b98:	200005e4 	.word	0x200005e4

08003b9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3350      	adds	r3, #80	; 0x50
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 ffbd 	bl	8004b28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d108      	bne.n	8003bca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fcaf 	bl	8004520 <vPortFree>
				vPortFree( pxTCB );
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 fcac 	bl	8004520 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003bc8:	e018      	b.n	8003bfc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d103      	bne.n	8003bdc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 fca3 	bl	8004520 <vPortFree>
	}
 8003bda:	e00f      	b.n	8003bfc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d00a      	beq.n	8003bfc <prvDeleteTCB+0x60>
	__asm volatile
 8003be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bea:	f383 8811 	msr	BASEPRI, r3
 8003bee:	f3bf 8f6f 	isb	sy
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	60fb      	str	r3, [r7, #12]
}
 8003bf8:	bf00      	nop
 8003bfa:	e7fe      	b.n	8003bfa <prvDeleteTCB+0x5e>
	}
 8003bfc:	bf00      	nop
 8003bfe:	3710      	adds	r7, #16
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c0a:	4b0c      	ldr	r3, [pc, #48]	; (8003c3c <prvResetNextTaskUnblockTime+0x38>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d104      	bne.n	8003c1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <prvResetNextTaskUnblockTime+0x3c>)
 8003c16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003c1c:	e008      	b.n	8003c30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c1e:	4b07      	ldr	r3, [pc, #28]	; (8003c3c <prvResetNextTaskUnblockTime+0x38>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	4a04      	ldr	r2, [pc, #16]	; (8003c40 <prvResetNextTaskUnblockTime+0x3c>)
 8003c2e:	6013      	str	r3, [r2, #0]
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	200005b4 	.word	0x200005b4
 8003c40:	2000061c 	.word	0x2000061c

08003c44 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8003c4a:	4b05      	ldr	r3, [pc, #20]	; (8003c60 <xTaskGetCurrentTaskHandle+0x1c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8003c50:	687b      	ldr	r3, [r7, #4]
	}
 8003c52:	4618      	mov	r0, r3
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	200004fc 	.word	0x200004fc

08003c64 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8003c6e:	f000 fa69 	bl	8004144 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8003c72:	4b20      	ldr	r3, [pc, #128]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d113      	bne.n	8003ca6 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8003c7e:	4b1d      	ldr	r3, [pc, #116]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

				if( xTicksToWait > ( TickType_t ) 0 )
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00b      	beq.n	8003ca6 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c8e:	2101      	movs	r1, #1
 8003c90:	6838      	ldr	r0, [r7, #0]
 8003c92:	f000 f8c7 	bl	8003e24 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8003c96:	4b18      	ldr	r3, [pc, #96]	; (8003cf8 <ulTaskNotifyTake+0x94>)
 8003c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	f3bf 8f4f 	dsb	sy
 8003ca2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8003ca6:	f000 fa7d 	bl	80041a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8003caa:	f000 fa4b 	bl	8004144 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8003cae:	4b11      	ldr	r3, [pc, #68]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003cb6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00e      	beq.n	8003cdc <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8003cc4:	4b0b      	ldr	r3, [pc, #44]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003cce:	e005      	b.n	8003cdc <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8003cd0:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	3a01      	subs	r2, #1
 8003cd8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cdc:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <ulTaskNotifyTake+0x90>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
		}
		taskEXIT_CRITICAL();
 8003ce6:	f000 fa5d 	bl	80041a4 <vPortExitCritical>

		return ulReturn;
 8003cea:	68fb      	ldr	r3, [r7, #12]
	}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	200004fc 	.word	0x200004fc
 8003cf8:	e000ed04 	.word	0xe000ed04

08003cfc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	; 0x28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10a      	bne.n	8003d22 <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 8003d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d10:	f383 8811 	msr	BASEPRI, r3
 8003d14:	f3bf 8f6f 	isb	sy
 8003d18:	f3bf 8f4f 	dsb	sy
 8003d1c:	61bb      	str	r3, [r7, #24]
}
 8003d1e:	bf00      	nop
 8003d20:	e7fe      	b.n	8003d20 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003d22:	f000 faf1 	bl	8004308 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003d2a:	f3ef 8211 	mrs	r2, BASEPRI
 8003d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d32:	f383 8811 	msr	BASEPRI, r3
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	f3bf 8f4f 	dsb	sy
 8003d3e:	617a      	str	r2, [r7, #20]
 8003d40:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003d42:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003d44:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8003d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d48:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8003d4c:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d5c:	1c5a      	adds	r2, r3, #1
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d60:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003d64:	7ffb      	ldrb	r3, [r7, #31]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d145      	bne.n	8003df6 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00a      	beq.n	8003d88 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8003d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d76:	f383 8811 	msr	BASEPRI, r3
 8003d7a:	f3bf 8f6f 	isb	sy
 8003d7e:	f3bf 8f4f 	dsb	sy
 8003d82:	60fb      	str	r3, [r7, #12]
}
 8003d84:	bf00      	nop
 8003d86:	e7fe      	b.n	8003d86 <vTaskNotifyGiveFromISR+0x8a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d88:	4b20      	ldr	r3, [pc, #128]	; (8003e0c <vTaskNotifyGiveFromISR+0x110>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d11c      	bne.n	8003dca <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	3304      	adds	r3, #4
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff f8a9 	bl	8002eec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9e:	2201      	movs	r2, #1
 8003da0:	409a      	lsls	r2, r3
 8003da2:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <vTaskNotifyGiveFromISR+0x114>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	4a19      	ldr	r2, [pc, #100]	; (8003e10 <vTaskNotifyGiveFromISR+0x114>)
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db0:	4613      	mov	r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4a16      	ldr	r2, [pc, #88]	; (8003e14 <vTaskNotifyGiveFromISR+0x118>)
 8003dba:	441a      	add	r2, r3
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4610      	mov	r0, r2
 8003dc4:	f7ff f835 	bl	8002e32 <vListInsertEnd>
 8003dc8:	e005      	b.n	8003dd6 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	3318      	adds	r3, #24
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4811      	ldr	r0, [pc, #68]	; (8003e18 <vTaskNotifyGiveFromISR+0x11c>)
 8003dd2:	f7ff f82e 	bl	8002e32 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dda:	4b10      	ldr	r3, [pc, #64]	; (8003e1c <vTaskNotifyGiveFromISR+0x120>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d908      	bls.n	8003df6 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2201      	movs	r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <vTaskNotifyGiveFromISR+0x124>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	6a3b      	ldr	r3, [r7, #32]
 8003df8:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e00:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8003e02:	bf00      	nop
 8003e04:	3728      	adds	r7, #40	; 0x28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	20000624 	.word	0x20000624
 8003e10:	20000604 	.word	0x20000604
 8003e14:	20000500 	.word	0x20000500
 8003e18:	200005bc 	.word	0x200005bc
 8003e1c:	200004fc 	.word	0x200004fc
 8003e20:	20000610 	.word	0x20000610

08003e24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003e2e:	4b29      	ldr	r3, [pc, #164]	; (8003ed4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e34:	4b28      	ldr	r3, [pc, #160]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7ff f856 	bl	8002eec <uxListRemove>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10b      	bne.n	8003e5e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003e46:	4b24      	ldr	r3, [pc, #144]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43da      	mvns	r2, r3
 8003e54:	4b21      	ldr	r3, [pc, #132]	; (8003edc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	4a20      	ldr	r2, [pc, #128]	; (8003edc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003e5c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e64:	d10a      	bne.n	8003e7c <prvAddCurrentTaskToDelayedList+0x58>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d007      	beq.n	8003e7c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	3304      	adds	r3, #4
 8003e72:	4619      	mov	r1, r3
 8003e74:	481a      	ldr	r0, [pc, #104]	; (8003ee0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003e76:	f7fe ffdc 	bl	8002e32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003e7a:	e026      	b.n	8003eca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4413      	add	r3, r2
 8003e82:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003e84:	4b14      	ldr	r3, [pc, #80]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003e8c:	68ba      	ldr	r2, [r7, #8]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d209      	bcs.n	8003ea8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e94:	4b13      	ldr	r3, [pc, #76]	; (8003ee4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	f7fe ffea 	bl	8002e7a <vListInsert>
}
 8003ea6:	e010      	b.n	8003eca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ea8:	4b0f      	ldr	r3, [pc, #60]	; (8003ee8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	4b0a      	ldr	r3, [pc, #40]	; (8003ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3304      	adds	r3, #4
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	4610      	mov	r0, r2
 8003eb6:	f7fe ffe0 	bl	8002e7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003eba:	4b0c      	ldr	r3, [pc, #48]	; (8003eec <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d202      	bcs.n	8003eca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003ec4:	4a09      	ldr	r2, [pc, #36]	; (8003eec <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	6013      	str	r3, [r2, #0]
}
 8003eca:	bf00      	nop
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	20000600 	.word	0x20000600
 8003ed8:	200004fc 	.word	0x200004fc
 8003edc:	20000604 	.word	0x20000604
 8003ee0:	200005e8 	.word	0x200005e8
 8003ee4:	200005b8 	.word	0x200005b8
 8003ee8:	200005b4 	.word	0x200005b4
 8003eec:	2000061c 	.word	0x2000061c

08003ef0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	3b04      	subs	r3, #4
 8003f00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3b04      	subs	r3, #4
 8003f0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f023 0201 	bic.w	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	3b04      	subs	r3, #4
 8003f1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f20:	4a0c      	ldr	r2, [pc, #48]	; (8003f54 <pxPortInitialiseStack+0x64>)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3b14      	subs	r3, #20
 8003f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	3b04      	subs	r3, #4
 8003f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f06f 0202 	mvn.w	r2, #2
 8003f3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	3b20      	subs	r3, #32
 8003f44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003f46:	68fb      	ldr	r3, [r7, #12]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	08003f59 	.word	0x08003f59

08003f58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003f62:	4b12      	ldr	r3, [pc, #72]	; (8003fac <prvTaskExitError+0x54>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f6a:	d00a      	beq.n	8003f82 <prvTaskExitError+0x2a>
	__asm volatile
 8003f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f70:	f383 8811 	msr	BASEPRI, r3
 8003f74:	f3bf 8f6f 	isb	sy
 8003f78:	f3bf 8f4f 	dsb	sy
 8003f7c:	60fb      	str	r3, [r7, #12]
}
 8003f7e:	bf00      	nop
 8003f80:	e7fe      	b.n	8003f80 <prvTaskExitError+0x28>
	__asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	60bb      	str	r3, [r7, #8]
}
 8003f94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003f96:	bf00      	nop
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0fc      	beq.n	8003f98 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	2000000c 	.word	0x2000000c

08003fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <pxCurrentTCBConst2>)
 8003fb2:	6819      	ldr	r1, [r3, #0]
 8003fb4:	6808      	ldr	r0, [r1, #0]
 8003fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fba:	f380 8809 	msr	PSP, r0
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f04f 0000 	mov.w	r0, #0
 8003fc6:	f380 8811 	msr	BASEPRI, r0
 8003fca:	4770      	bx	lr
 8003fcc:	f3af 8000 	nop.w

08003fd0 <pxCurrentTCBConst2>:
 8003fd0:	200004fc 	.word	0x200004fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop

08003fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003fd8:	4808      	ldr	r0, [pc, #32]	; (8003ffc <prvPortStartFirstTask+0x24>)
 8003fda:	6800      	ldr	r0, [r0, #0]
 8003fdc:	6800      	ldr	r0, [r0, #0]
 8003fde:	f380 8808 	msr	MSP, r0
 8003fe2:	f04f 0000 	mov.w	r0, #0
 8003fe6:	f380 8814 	msr	CONTROL, r0
 8003fea:	b662      	cpsie	i
 8003fec:	b661      	cpsie	f
 8003fee:	f3bf 8f4f 	dsb	sy
 8003ff2:	f3bf 8f6f 	isb	sy
 8003ff6:	df00      	svc	0
 8003ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003ffa:	bf00      	nop
 8003ffc:	e000ed08 	.word	0xe000ed08

08004000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004006:	4b46      	ldr	r3, [pc, #280]	; (8004120 <xPortStartScheduler+0x120>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a46      	ldr	r2, [pc, #280]	; (8004124 <xPortStartScheduler+0x124>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d10a      	bne.n	8004026 <xPortStartScheduler+0x26>
	__asm volatile
 8004010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004014:	f383 8811 	msr	BASEPRI, r3
 8004018:	f3bf 8f6f 	isb	sy
 800401c:	f3bf 8f4f 	dsb	sy
 8004020:	613b      	str	r3, [r7, #16]
}
 8004022:	bf00      	nop
 8004024:	e7fe      	b.n	8004024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004026:	4b3e      	ldr	r3, [pc, #248]	; (8004120 <xPortStartScheduler+0x120>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a3f      	ldr	r2, [pc, #252]	; (8004128 <xPortStartScheduler+0x128>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d10a      	bne.n	8004046 <xPortStartScheduler+0x46>
	__asm volatile
 8004030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004034:	f383 8811 	msr	BASEPRI, r3
 8004038:	f3bf 8f6f 	isb	sy
 800403c:	f3bf 8f4f 	dsb	sy
 8004040:	60fb      	str	r3, [r7, #12]
}
 8004042:	bf00      	nop
 8004044:	e7fe      	b.n	8004044 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004046:	4b39      	ldr	r3, [pc, #228]	; (800412c <xPortStartScheduler+0x12c>)
 8004048:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	22ff      	movs	r2, #255	; 0xff
 8004056:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	b2db      	uxtb	r3, r3
 800405e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004060:	78fb      	ldrb	r3, [r7, #3]
 8004062:	b2db      	uxtb	r3, r3
 8004064:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004068:	b2da      	uxtb	r2, r3
 800406a:	4b31      	ldr	r3, [pc, #196]	; (8004130 <xPortStartScheduler+0x130>)
 800406c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800406e:	4b31      	ldr	r3, [pc, #196]	; (8004134 <xPortStartScheduler+0x134>)
 8004070:	2207      	movs	r2, #7
 8004072:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004074:	e009      	b.n	800408a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004076:	4b2f      	ldr	r3, [pc, #188]	; (8004134 <xPortStartScheduler+0x134>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	3b01      	subs	r3, #1
 800407c:	4a2d      	ldr	r2, [pc, #180]	; (8004134 <xPortStartScheduler+0x134>)
 800407e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	b2db      	uxtb	r3, r3
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	b2db      	uxtb	r3, r3
 8004088:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800408a:	78fb      	ldrb	r3, [r7, #3]
 800408c:	b2db      	uxtb	r3, r3
 800408e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004092:	2b80      	cmp	r3, #128	; 0x80
 8004094:	d0ef      	beq.n	8004076 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004096:	4b27      	ldr	r3, [pc, #156]	; (8004134 <xPortStartScheduler+0x134>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f1c3 0307 	rsb	r3, r3, #7
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d00a      	beq.n	80040b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80040a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a6:	f383 8811 	msr	BASEPRI, r3
 80040aa:	f3bf 8f6f 	isb	sy
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	60bb      	str	r3, [r7, #8]
}
 80040b4:	bf00      	nop
 80040b6:	e7fe      	b.n	80040b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80040b8:	4b1e      	ldr	r3, [pc, #120]	; (8004134 <xPortStartScheduler+0x134>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	021b      	lsls	r3, r3, #8
 80040be:	4a1d      	ldr	r2, [pc, #116]	; (8004134 <xPortStartScheduler+0x134>)
 80040c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80040c2:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <xPortStartScheduler+0x134>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80040ca:	4a1a      	ldr	r2, [pc, #104]	; (8004134 <xPortStartScheduler+0x134>)
 80040cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80040d6:	4b18      	ldr	r3, [pc, #96]	; (8004138 <xPortStartScheduler+0x138>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a17      	ldr	r2, [pc, #92]	; (8004138 <xPortStartScheduler+0x138>)
 80040dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80040e2:	4b15      	ldr	r3, [pc, #84]	; (8004138 <xPortStartScheduler+0x138>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a14      	ldr	r2, [pc, #80]	; (8004138 <xPortStartScheduler+0x138>)
 80040e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80040ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80040ee:	f000 f8dd 	bl	80042ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80040f2:	4b12      	ldr	r3, [pc, #72]	; (800413c <xPortStartScheduler+0x13c>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80040f8:	f000 f8fc 	bl	80042f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80040fc:	4b10      	ldr	r3, [pc, #64]	; (8004140 <xPortStartScheduler+0x140>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a0f      	ldr	r2, [pc, #60]	; (8004140 <xPortStartScheduler+0x140>)
 8004102:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004106:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004108:	f7ff ff66 	bl	8003fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800410c:	f7ff fc0a 	bl	8003924 <vTaskSwitchContext>
	prvTaskExitError();
 8004110:	f7ff ff22 	bl	8003f58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	e000ed00 	.word	0xe000ed00
 8004124:	410fc271 	.word	0x410fc271
 8004128:	410fc270 	.word	0x410fc270
 800412c:	e000e400 	.word	0xe000e400
 8004130:	20000628 	.word	0x20000628
 8004134:	2000062c 	.word	0x2000062c
 8004138:	e000ed20 	.word	0xe000ed20
 800413c:	2000000c 	.word	0x2000000c
 8004140:	e000ef34 	.word	0xe000ef34

08004144 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	607b      	str	r3, [r7, #4]
}
 800415c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800415e:	4b0f      	ldr	r3, [pc, #60]	; (800419c <vPortEnterCritical+0x58>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	3301      	adds	r3, #1
 8004164:	4a0d      	ldr	r2, [pc, #52]	; (800419c <vPortEnterCritical+0x58>)
 8004166:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004168:	4b0c      	ldr	r3, [pc, #48]	; (800419c <vPortEnterCritical+0x58>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d10f      	bne.n	8004190 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004170:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <vPortEnterCritical+0x5c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <vPortEnterCritical+0x4c>
	__asm volatile
 800417a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417e:	f383 8811 	msr	BASEPRI, r3
 8004182:	f3bf 8f6f 	isb	sy
 8004186:	f3bf 8f4f 	dsb	sy
 800418a:	603b      	str	r3, [r7, #0]
}
 800418c:	bf00      	nop
 800418e:	e7fe      	b.n	800418e <vPortEnterCritical+0x4a>
	}
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	2000000c 	.word	0x2000000c
 80041a0:	e000ed04 	.word	0xe000ed04

080041a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80041aa:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <vPortExitCritical+0x50>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10a      	bne.n	80041c8 <vPortExitCritical+0x24>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	607b      	str	r3, [r7, #4]
}
 80041c4:	bf00      	nop
 80041c6:	e7fe      	b.n	80041c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80041c8:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <vPortExitCritical+0x50>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3b01      	subs	r3, #1
 80041ce:	4a09      	ldr	r2, [pc, #36]	; (80041f4 <vPortExitCritical+0x50>)
 80041d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <vPortExitCritical+0x50>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d105      	bne.n	80041e6 <vPortExitCritical+0x42>
 80041da:	2300      	movs	r3, #0
 80041dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	f383 8811 	msr	BASEPRI, r3
}
 80041e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	2000000c 	.word	0x2000000c
	...

08004200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004200:	f3ef 8009 	mrs	r0, PSP
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	4b15      	ldr	r3, [pc, #84]	; (8004260 <pxCurrentTCBConst>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	f01e 0f10 	tst.w	lr, #16
 8004210:	bf08      	it	eq
 8004212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421a:	6010      	str	r0, [r2, #0]
 800421c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004220:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004224:	f380 8811 	msr	BASEPRI, r0
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f7ff fb78 	bl	8003924 <vTaskSwitchContext>
 8004234:	f04f 0000 	mov.w	r0, #0
 8004238:	f380 8811 	msr	BASEPRI, r0
 800423c:	bc09      	pop	{r0, r3}
 800423e:	6819      	ldr	r1, [r3, #0]
 8004240:	6808      	ldr	r0, [r1, #0]
 8004242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004246:	f01e 0f10 	tst.w	lr, #16
 800424a:	bf08      	it	eq
 800424c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004250:	f380 8809 	msr	PSP, r0
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	f3af 8000 	nop.w

08004260 <pxCurrentTCBConst>:
 8004260:	200004fc 	.word	0x200004fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop

08004268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
	__asm volatile
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	607b      	str	r3, [r7, #4]
}
 8004280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004282:	f7ff fa97 	bl	80037b4 <xTaskIncrementTick>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800428c:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <SysTick_Handler+0x40>)
 800428e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	2300      	movs	r3, #0
 8004296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	f383 8811 	msr	BASEPRI, r3
}
 800429e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80042a0:	bf00      	nop
 80042a2:	3708      	adds	r7, #8
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	e000ed04 	.word	0xe000ed04

080042ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80042b0:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <vPortSetupTimerInterrupt+0x34>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042b6:	4b0b      	ldr	r3, [pc, #44]	; (80042e4 <vPortSetupTimerInterrupt+0x38>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042bc:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <vPortSetupTimerInterrupt+0x3c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a0a      	ldr	r2, [pc, #40]	; (80042ec <vPortSetupTimerInterrupt+0x40>)
 80042c2:	fba2 2303 	umull	r2, r3, r2, r3
 80042c6:	099b      	lsrs	r3, r3, #6
 80042c8:	4a09      	ldr	r2, [pc, #36]	; (80042f0 <vPortSetupTimerInterrupt+0x44>)
 80042ca:	3b01      	subs	r3, #1
 80042cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80042ce:	4b04      	ldr	r3, [pc, #16]	; (80042e0 <vPortSetupTimerInterrupt+0x34>)
 80042d0:	2207      	movs	r2, #7
 80042d2:	601a      	str	r2, [r3, #0]
}
 80042d4:	bf00      	nop
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	e000e010 	.word	0xe000e010
 80042e4:	e000e018 	.word	0xe000e018
 80042e8:	20000000 	.word	0x20000000
 80042ec:	10624dd3 	.word	0x10624dd3
 80042f0:	e000e014 	.word	0xe000e014

080042f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80042f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004304 <vPortEnableVFP+0x10>
 80042f8:	6801      	ldr	r1, [r0, #0]
 80042fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80042fe:	6001      	str	r1, [r0, #0]
 8004300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004302:	bf00      	nop
 8004304:	e000ed88 	.word	0xe000ed88

08004308 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800430e:	f3ef 8305 	mrs	r3, IPSR
 8004312:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b0f      	cmp	r3, #15
 8004318:	d914      	bls.n	8004344 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800431a:	4a17      	ldr	r2, [pc, #92]	; (8004378 <vPortValidateInterruptPriority+0x70>)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4413      	add	r3, r2
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004324:	4b15      	ldr	r3, [pc, #84]	; (800437c <vPortValidateInterruptPriority+0x74>)
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	7afa      	ldrb	r2, [r7, #11]
 800432a:	429a      	cmp	r2, r3
 800432c:	d20a      	bcs.n	8004344 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	607b      	str	r3, [r7, #4]
}
 8004340:	bf00      	nop
 8004342:	e7fe      	b.n	8004342 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004344:	4b0e      	ldr	r3, [pc, #56]	; (8004380 <vPortValidateInterruptPriority+0x78>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800434c:	4b0d      	ldr	r3, [pc, #52]	; (8004384 <vPortValidateInterruptPriority+0x7c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	429a      	cmp	r2, r3
 8004352:	d90a      	bls.n	800436a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004358:	f383 8811 	msr	BASEPRI, r3
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	603b      	str	r3, [r7, #0]
}
 8004366:	bf00      	nop
 8004368:	e7fe      	b.n	8004368 <vPortValidateInterruptPriority+0x60>
	}
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	e000e3f0 	.word	0xe000e3f0
 800437c:	20000628 	.word	0x20000628
 8004380:	e000ed0c 	.word	0xe000ed0c
 8004384:	2000062c 	.word	0x2000062c

08004388 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004390:	2300      	movs	r3, #0
 8004392:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004394:	f7ff f954 	bl	8003640 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004398:	4b5b      	ldr	r3, [pc, #364]	; (8004508 <pvPortMalloc+0x180>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80043a0:	f000 f920 	bl	80045e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043a4:	4b59      	ldr	r3, [pc, #356]	; (800450c <pvPortMalloc+0x184>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f040 8093 	bne.w	80044d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01d      	beq.n	80043f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80043b8:	2208      	movs	r2, #8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4413      	add	r3, r2
 80043be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d014      	beq.n	80043f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f023 0307 	bic.w	r3, r3, #7
 80043d0:	3308      	adds	r3, #8
 80043d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00a      	beq.n	80043f4 <pvPortMalloc+0x6c>
	__asm volatile
 80043de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e2:	f383 8811 	msr	BASEPRI, r3
 80043e6:	f3bf 8f6f 	isb	sy
 80043ea:	f3bf 8f4f 	dsb	sy
 80043ee:	617b      	str	r3, [r7, #20]
}
 80043f0:	bf00      	nop
 80043f2:	e7fe      	b.n	80043f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d06e      	beq.n	80044d8 <pvPortMalloc+0x150>
 80043fa:	4b45      	ldr	r3, [pc, #276]	; (8004510 <pvPortMalloc+0x188>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	429a      	cmp	r2, r3
 8004402:	d869      	bhi.n	80044d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004404:	4b43      	ldr	r3, [pc, #268]	; (8004514 <pvPortMalloc+0x18c>)
 8004406:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004408:	4b42      	ldr	r3, [pc, #264]	; (8004514 <pvPortMalloc+0x18c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800440e:	e004      	b.n	800441a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	429a      	cmp	r2, r3
 8004422:	d903      	bls.n	800442c <pvPortMalloc+0xa4>
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1f1      	bne.n	8004410 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800442c:	4b36      	ldr	r3, [pc, #216]	; (8004508 <pvPortMalloc+0x180>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004432:	429a      	cmp	r2, r3
 8004434:	d050      	beq.n	80044d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2208      	movs	r2, #8
 800443c:	4413      	add	r3, r2
 800443e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	1ad2      	subs	r2, r2, r3
 8004450:	2308      	movs	r3, #8
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	429a      	cmp	r2, r3
 8004456:	d91f      	bls.n	8004498 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4413      	add	r3, r2
 800445e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <pvPortMalloc+0xf8>
	__asm volatile
 800446a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800446e:	f383 8811 	msr	BASEPRI, r3
 8004472:	f3bf 8f6f 	isb	sy
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	613b      	str	r3, [r7, #16]
}
 800447c:	bf00      	nop
 800447e:	e7fe      	b.n	800447e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	1ad2      	subs	r2, r2, r3
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004492:	69b8      	ldr	r0, [r7, #24]
 8004494:	f000 f908 	bl	80046a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004498:	4b1d      	ldr	r3, [pc, #116]	; (8004510 <pvPortMalloc+0x188>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <pvPortMalloc+0x188>)
 80044a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044a6:	4b1a      	ldr	r3, [pc, #104]	; (8004510 <pvPortMalloc+0x188>)
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	4b1b      	ldr	r3, [pc, #108]	; (8004518 <pvPortMalloc+0x190>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d203      	bcs.n	80044ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044b2:	4b17      	ldr	r3, [pc, #92]	; (8004510 <pvPortMalloc+0x188>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a18      	ldr	r2, [pc, #96]	; (8004518 <pvPortMalloc+0x190>)
 80044b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	4b13      	ldr	r3, [pc, #76]	; (800450c <pvPortMalloc+0x184>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80044ce:	4b13      	ldr	r3, [pc, #76]	; (800451c <pvPortMalloc+0x194>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	3301      	adds	r3, #1
 80044d4:	4a11      	ldr	r2, [pc, #68]	; (800451c <pvPortMalloc+0x194>)
 80044d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80044d8:	f7ff f8c0 	bl	800365c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f003 0307 	and.w	r3, r3, #7
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <pvPortMalloc+0x174>
	__asm volatile
 80044e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ea:	f383 8811 	msr	BASEPRI, r3
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f3bf 8f4f 	dsb	sy
 80044f6:	60fb      	str	r3, [r7, #12]
}
 80044f8:	bf00      	nop
 80044fa:	e7fe      	b.n	80044fa <pvPortMalloc+0x172>
	return pvReturn;
 80044fc:	69fb      	ldr	r3, [r7, #28]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3728      	adds	r7, #40	; 0x28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20004238 	.word	0x20004238
 800450c:	2000424c 	.word	0x2000424c
 8004510:	2000423c 	.word	0x2000423c
 8004514:	20004230 	.word	0x20004230
 8004518:	20004240 	.word	0x20004240
 800451c:	20004244 	.word	0x20004244

08004520 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d04d      	beq.n	80045ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004532:	2308      	movs	r3, #8
 8004534:	425b      	negs	r3, r3
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	4413      	add	r3, r2
 800453a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	4b24      	ldr	r3, [pc, #144]	; (80045d8 <vPortFree+0xb8>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4013      	ands	r3, r2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10a      	bne.n	8004564 <vPortFree+0x44>
	__asm volatile
 800454e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004552:	f383 8811 	msr	BASEPRI, r3
 8004556:	f3bf 8f6f 	isb	sy
 800455a:	f3bf 8f4f 	dsb	sy
 800455e:	60fb      	str	r3, [r7, #12]
}
 8004560:	bf00      	nop
 8004562:	e7fe      	b.n	8004562 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00a      	beq.n	8004582 <vPortFree+0x62>
	__asm volatile
 800456c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004570:	f383 8811 	msr	BASEPRI, r3
 8004574:	f3bf 8f6f 	isb	sy
 8004578:	f3bf 8f4f 	dsb	sy
 800457c:	60bb      	str	r3, [r7, #8]
}
 800457e:	bf00      	nop
 8004580:	e7fe      	b.n	8004580 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	4b14      	ldr	r3, [pc, #80]	; (80045d8 <vPortFree+0xb8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4013      	ands	r3, r2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01e      	beq.n	80045ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d11a      	bne.n	80045ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	4b0e      	ldr	r3, [pc, #56]	; (80045d8 <vPortFree+0xb8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	43db      	mvns	r3, r3
 80045a2:	401a      	ands	r2, r3
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80045a8:	f7ff f84a 	bl	8003640 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <vPortFree+0xbc>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4413      	add	r3, r2
 80045b6:	4a09      	ldr	r2, [pc, #36]	; (80045dc <vPortFree+0xbc>)
 80045b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045ba:	6938      	ldr	r0, [r7, #16]
 80045bc:	f000 f874 	bl	80046a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80045c0:	4b07      	ldr	r3, [pc, #28]	; (80045e0 <vPortFree+0xc0>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	3301      	adds	r3, #1
 80045c6:	4a06      	ldr	r2, [pc, #24]	; (80045e0 <vPortFree+0xc0>)
 80045c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80045ca:	f7ff f847 	bl	800365c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045ce:	bf00      	nop
 80045d0:	3718      	adds	r7, #24
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	2000424c 	.word	0x2000424c
 80045dc:	2000423c 	.word	0x2000423c
 80045e0:	20004248 	.word	0x20004248

080045e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80045ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80045f0:	4b27      	ldr	r3, [pc, #156]	; (8004690 <prvHeapInit+0xac>)
 80045f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00c      	beq.n	8004618 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3307      	adds	r3, #7
 8004602:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0307 	bic.w	r3, r3, #7
 800460a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	4a1f      	ldr	r2, [pc, #124]	; (8004690 <prvHeapInit+0xac>)
 8004614:	4413      	add	r3, r2
 8004616:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800461c:	4a1d      	ldr	r2, [pc, #116]	; (8004694 <prvHeapInit+0xb0>)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004622:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <prvHeapInit+0xb0>)
 8004624:	2200      	movs	r2, #0
 8004626:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	4413      	add	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004630:	2208      	movs	r2, #8
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 0307 	bic.w	r3, r3, #7
 800463e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4a15      	ldr	r2, [pc, #84]	; (8004698 <prvHeapInit+0xb4>)
 8004644:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004646:	4b14      	ldr	r3, [pc, #80]	; (8004698 <prvHeapInit+0xb4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2200      	movs	r2, #0
 800464c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800464e:	4b12      	ldr	r3, [pc, #72]	; (8004698 <prvHeapInit+0xb4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	1ad2      	subs	r2, r2, r3
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004664:	4b0c      	ldr	r3, [pc, #48]	; (8004698 <prvHeapInit+0xb4>)
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	4a0a      	ldr	r2, [pc, #40]	; (800469c <prvHeapInit+0xb8>)
 8004672:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4a09      	ldr	r2, [pc, #36]	; (80046a0 <prvHeapInit+0xbc>)
 800467a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800467c:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <prvHeapInit+0xc0>)
 800467e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004682:	601a      	str	r2, [r3, #0]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	20000630 	.word	0x20000630
 8004694:	20004230 	.word	0x20004230
 8004698:	20004238 	.word	0x20004238
 800469c:	20004240 	.word	0x20004240
 80046a0:	2000423c 	.word	0x2000423c
 80046a4:	2000424c 	.word	0x2000424c

080046a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046b0:	4b28      	ldr	r3, [pc, #160]	; (8004754 <prvInsertBlockIntoFreeList+0xac>)
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	e002      	b.n	80046bc <prvInsertBlockIntoFreeList+0x14>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d8f7      	bhi.n	80046b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	4413      	add	r3, r2
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d108      	bne.n	80046ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	441a      	add	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	441a      	add	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d118      	bne.n	8004730 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b15      	ldr	r3, [pc, #84]	; (8004758 <prvInsertBlockIntoFreeList+0xb0>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d00d      	beq.n	8004726 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	441a      	add	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e008      	b.n	8004738 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004726:	4b0c      	ldr	r3, [pc, #48]	; (8004758 <prvInsertBlockIntoFreeList+0xb0>)
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	e003      	b.n	8004738 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	429a      	cmp	r2, r3
 800473e:	d002      	beq.n	8004746 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	20004230 	.word	0x20004230
 8004758:	20004238 	.word	0x20004238

0800475c <__errno>:
 800475c:	4b01      	ldr	r3, [pc, #4]	; (8004764 <__errno+0x8>)
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20000010 	.word	0x20000010

08004768 <std>:
 8004768:	2300      	movs	r3, #0
 800476a:	b510      	push	{r4, lr}
 800476c:	4604      	mov	r4, r0
 800476e:	e9c0 3300 	strd	r3, r3, [r0]
 8004772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004776:	6083      	str	r3, [r0, #8]
 8004778:	8181      	strh	r1, [r0, #12]
 800477a:	6643      	str	r3, [r0, #100]	; 0x64
 800477c:	81c2      	strh	r2, [r0, #14]
 800477e:	6183      	str	r3, [r0, #24]
 8004780:	4619      	mov	r1, r3
 8004782:	2208      	movs	r2, #8
 8004784:	305c      	adds	r0, #92	; 0x5c
 8004786:	f000 f90c 	bl	80049a2 <memset>
 800478a:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <std+0x38>)
 800478c:	6263      	str	r3, [r4, #36]	; 0x24
 800478e:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <std+0x3c>)
 8004790:	62a3      	str	r3, [r4, #40]	; 0x28
 8004792:	4b05      	ldr	r3, [pc, #20]	; (80047a8 <std+0x40>)
 8004794:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004796:	4b05      	ldr	r3, [pc, #20]	; (80047ac <std+0x44>)
 8004798:	6224      	str	r4, [r4, #32]
 800479a:	6323      	str	r3, [r4, #48]	; 0x30
 800479c:	bd10      	pop	{r4, pc}
 800479e:	bf00      	nop
 80047a0:	08004c01 	.word	0x08004c01
 80047a4:	08004c23 	.word	0x08004c23
 80047a8:	08004c5b 	.word	0x08004c5b
 80047ac:	08004c7f 	.word	0x08004c7f

080047b0 <_cleanup_r>:
 80047b0:	4901      	ldr	r1, [pc, #4]	; (80047b8 <_cleanup_r+0x8>)
 80047b2:	f000 b8af 	b.w	8004914 <_fwalk_reent>
 80047b6:	bf00      	nop
 80047b8:	08004dd9 	.word	0x08004dd9

080047bc <__sfmoreglue>:
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	2268      	movs	r2, #104	; 0x68
 80047c0:	1e4d      	subs	r5, r1, #1
 80047c2:	4355      	muls	r5, r2
 80047c4:	460e      	mov	r6, r1
 80047c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047ca:	f000 f913 	bl	80049f4 <_malloc_r>
 80047ce:	4604      	mov	r4, r0
 80047d0:	b140      	cbz	r0, 80047e4 <__sfmoreglue+0x28>
 80047d2:	2100      	movs	r1, #0
 80047d4:	e9c0 1600 	strd	r1, r6, [r0]
 80047d8:	300c      	adds	r0, #12
 80047da:	60a0      	str	r0, [r4, #8]
 80047dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047e0:	f000 f8df 	bl	80049a2 <memset>
 80047e4:	4620      	mov	r0, r4
 80047e6:	bd70      	pop	{r4, r5, r6, pc}

080047e8 <__sfp_lock_acquire>:
 80047e8:	4801      	ldr	r0, [pc, #4]	; (80047f0 <__sfp_lock_acquire+0x8>)
 80047ea:	f000 b8d8 	b.w	800499e <__retarget_lock_acquire_recursive>
 80047ee:	bf00      	nop
 80047f0:	20004251 	.word	0x20004251

080047f4 <__sfp_lock_release>:
 80047f4:	4801      	ldr	r0, [pc, #4]	; (80047fc <__sfp_lock_release+0x8>)
 80047f6:	f000 b8d3 	b.w	80049a0 <__retarget_lock_release_recursive>
 80047fa:	bf00      	nop
 80047fc:	20004251 	.word	0x20004251

08004800 <__sinit_lock_acquire>:
 8004800:	4801      	ldr	r0, [pc, #4]	; (8004808 <__sinit_lock_acquire+0x8>)
 8004802:	f000 b8cc 	b.w	800499e <__retarget_lock_acquire_recursive>
 8004806:	bf00      	nop
 8004808:	20004252 	.word	0x20004252

0800480c <__sinit_lock_release>:
 800480c:	4801      	ldr	r0, [pc, #4]	; (8004814 <__sinit_lock_release+0x8>)
 800480e:	f000 b8c7 	b.w	80049a0 <__retarget_lock_release_recursive>
 8004812:	bf00      	nop
 8004814:	20004252 	.word	0x20004252

08004818 <__sinit>:
 8004818:	b510      	push	{r4, lr}
 800481a:	4604      	mov	r4, r0
 800481c:	f7ff fff0 	bl	8004800 <__sinit_lock_acquire>
 8004820:	69a3      	ldr	r3, [r4, #24]
 8004822:	b11b      	cbz	r3, 800482c <__sinit+0x14>
 8004824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004828:	f7ff bff0 	b.w	800480c <__sinit_lock_release>
 800482c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004830:	6523      	str	r3, [r4, #80]	; 0x50
 8004832:	4b13      	ldr	r3, [pc, #76]	; (8004880 <__sinit+0x68>)
 8004834:	4a13      	ldr	r2, [pc, #76]	; (8004884 <__sinit+0x6c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	62a2      	str	r2, [r4, #40]	; 0x28
 800483a:	42a3      	cmp	r3, r4
 800483c:	bf04      	itt	eq
 800483e:	2301      	moveq	r3, #1
 8004840:	61a3      	streq	r3, [r4, #24]
 8004842:	4620      	mov	r0, r4
 8004844:	f000 f820 	bl	8004888 <__sfp>
 8004848:	6060      	str	r0, [r4, #4]
 800484a:	4620      	mov	r0, r4
 800484c:	f000 f81c 	bl	8004888 <__sfp>
 8004850:	60a0      	str	r0, [r4, #8]
 8004852:	4620      	mov	r0, r4
 8004854:	f000 f818 	bl	8004888 <__sfp>
 8004858:	2200      	movs	r2, #0
 800485a:	60e0      	str	r0, [r4, #12]
 800485c:	2104      	movs	r1, #4
 800485e:	6860      	ldr	r0, [r4, #4]
 8004860:	f7ff ff82 	bl	8004768 <std>
 8004864:	68a0      	ldr	r0, [r4, #8]
 8004866:	2201      	movs	r2, #1
 8004868:	2109      	movs	r1, #9
 800486a:	f7ff ff7d 	bl	8004768 <std>
 800486e:	68e0      	ldr	r0, [r4, #12]
 8004870:	2202      	movs	r2, #2
 8004872:	2112      	movs	r1, #18
 8004874:	f7ff ff78 	bl	8004768 <std>
 8004878:	2301      	movs	r3, #1
 800487a:	61a3      	str	r3, [r4, #24]
 800487c:	e7d2      	b.n	8004824 <__sinit+0xc>
 800487e:	bf00      	nop
 8004880:	08005874 	.word	0x08005874
 8004884:	080047b1 	.word	0x080047b1

08004888 <__sfp>:
 8004888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488a:	4607      	mov	r7, r0
 800488c:	f7ff ffac 	bl	80047e8 <__sfp_lock_acquire>
 8004890:	4b1e      	ldr	r3, [pc, #120]	; (800490c <__sfp+0x84>)
 8004892:	681e      	ldr	r6, [r3, #0]
 8004894:	69b3      	ldr	r3, [r6, #24]
 8004896:	b913      	cbnz	r3, 800489e <__sfp+0x16>
 8004898:	4630      	mov	r0, r6
 800489a:	f7ff ffbd 	bl	8004818 <__sinit>
 800489e:	3648      	adds	r6, #72	; 0x48
 80048a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	d503      	bpl.n	80048b0 <__sfp+0x28>
 80048a8:	6833      	ldr	r3, [r6, #0]
 80048aa:	b30b      	cbz	r3, 80048f0 <__sfp+0x68>
 80048ac:	6836      	ldr	r6, [r6, #0]
 80048ae:	e7f7      	b.n	80048a0 <__sfp+0x18>
 80048b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80048b4:	b9d5      	cbnz	r5, 80048ec <__sfp+0x64>
 80048b6:	4b16      	ldr	r3, [pc, #88]	; (8004910 <__sfp+0x88>)
 80048b8:	60e3      	str	r3, [r4, #12]
 80048ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80048be:	6665      	str	r5, [r4, #100]	; 0x64
 80048c0:	f000 f86c 	bl	800499c <__retarget_lock_init_recursive>
 80048c4:	f7ff ff96 	bl	80047f4 <__sfp_lock_release>
 80048c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80048cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80048d0:	6025      	str	r5, [r4, #0]
 80048d2:	61a5      	str	r5, [r4, #24]
 80048d4:	2208      	movs	r2, #8
 80048d6:	4629      	mov	r1, r5
 80048d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80048dc:	f000 f861 	bl	80049a2 <memset>
 80048e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80048e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80048e8:	4620      	mov	r0, r4
 80048ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048ec:	3468      	adds	r4, #104	; 0x68
 80048ee:	e7d9      	b.n	80048a4 <__sfp+0x1c>
 80048f0:	2104      	movs	r1, #4
 80048f2:	4638      	mov	r0, r7
 80048f4:	f7ff ff62 	bl	80047bc <__sfmoreglue>
 80048f8:	4604      	mov	r4, r0
 80048fa:	6030      	str	r0, [r6, #0]
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d1d5      	bne.n	80048ac <__sfp+0x24>
 8004900:	f7ff ff78 	bl	80047f4 <__sfp_lock_release>
 8004904:	230c      	movs	r3, #12
 8004906:	603b      	str	r3, [r7, #0]
 8004908:	e7ee      	b.n	80048e8 <__sfp+0x60>
 800490a:	bf00      	nop
 800490c:	08005874 	.word	0x08005874
 8004910:	ffff0001 	.word	0xffff0001

08004914 <_fwalk_reent>:
 8004914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004918:	4606      	mov	r6, r0
 800491a:	4688      	mov	r8, r1
 800491c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004920:	2700      	movs	r7, #0
 8004922:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004926:	f1b9 0901 	subs.w	r9, r9, #1
 800492a:	d505      	bpl.n	8004938 <_fwalk_reent+0x24>
 800492c:	6824      	ldr	r4, [r4, #0]
 800492e:	2c00      	cmp	r4, #0
 8004930:	d1f7      	bne.n	8004922 <_fwalk_reent+0xe>
 8004932:	4638      	mov	r0, r7
 8004934:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004938:	89ab      	ldrh	r3, [r5, #12]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d907      	bls.n	800494e <_fwalk_reent+0x3a>
 800493e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004942:	3301      	adds	r3, #1
 8004944:	d003      	beq.n	800494e <_fwalk_reent+0x3a>
 8004946:	4629      	mov	r1, r5
 8004948:	4630      	mov	r0, r6
 800494a:	47c0      	blx	r8
 800494c:	4307      	orrs	r7, r0
 800494e:	3568      	adds	r5, #104	; 0x68
 8004950:	e7e9      	b.n	8004926 <_fwalk_reent+0x12>
	...

08004954 <__libc_init_array>:
 8004954:	b570      	push	{r4, r5, r6, lr}
 8004956:	4d0d      	ldr	r5, [pc, #52]	; (800498c <__libc_init_array+0x38>)
 8004958:	4c0d      	ldr	r4, [pc, #52]	; (8004990 <__libc_init_array+0x3c>)
 800495a:	1b64      	subs	r4, r4, r5
 800495c:	10a4      	asrs	r4, r4, #2
 800495e:	2600      	movs	r6, #0
 8004960:	42a6      	cmp	r6, r4
 8004962:	d109      	bne.n	8004978 <__libc_init_array+0x24>
 8004964:	4d0b      	ldr	r5, [pc, #44]	; (8004994 <__libc_init_array+0x40>)
 8004966:	4c0c      	ldr	r4, [pc, #48]	; (8004998 <__libc_init_array+0x44>)
 8004968:	f000 ff24 	bl	80057b4 <_init>
 800496c:	1b64      	subs	r4, r4, r5
 800496e:	10a4      	asrs	r4, r4, #2
 8004970:	2600      	movs	r6, #0
 8004972:	42a6      	cmp	r6, r4
 8004974:	d105      	bne.n	8004982 <__libc_init_array+0x2e>
 8004976:	bd70      	pop	{r4, r5, r6, pc}
 8004978:	f855 3b04 	ldr.w	r3, [r5], #4
 800497c:	4798      	blx	r3
 800497e:	3601      	adds	r6, #1
 8004980:	e7ee      	b.n	8004960 <__libc_init_array+0xc>
 8004982:	f855 3b04 	ldr.w	r3, [r5], #4
 8004986:	4798      	blx	r3
 8004988:	3601      	adds	r6, #1
 800498a:	e7f2      	b.n	8004972 <__libc_init_array+0x1e>
 800498c:	080058b4 	.word	0x080058b4
 8004990:	080058b4 	.word	0x080058b4
 8004994:	080058b4 	.word	0x080058b4
 8004998:	080058b8 	.word	0x080058b8

0800499c <__retarget_lock_init_recursive>:
 800499c:	4770      	bx	lr

0800499e <__retarget_lock_acquire_recursive>:
 800499e:	4770      	bx	lr

080049a0 <__retarget_lock_release_recursive>:
 80049a0:	4770      	bx	lr

080049a2 <memset>:
 80049a2:	4402      	add	r2, r0
 80049a4:	4603      	mov	r3, r0
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d100      	bne.n	80049ac <memset+0xa>
 80049aa:	4770      	bx	lr
 80049ac:	f803 1b01 	strb.w	r1, [r3], #1
 80049b0:	e7f9      	b.n	80049a6 <memset+0x4>
	...

080049b4 <sbrk_aligned>:
 80049b4:	b570      	push	{r4, r5, r6, lr}
 80049b6:	4e0e      	ldr	r6, [pc, #56]	; (80049f0 <sbrk_aligned+0x3c>)
 80049b8:	460c      	mov	r4, r1
 80049ba:	6831      	ldr	r1, [r6, #0]
 80049bc:	4605      	mov	r5, r0
 80049be:	b911      	cbnz	r1, 80049c6 <sbrk_aligned+0x12>
 80049c0:	f000 f90e 	bl	8004be0 <_sbrk_r>
 80049c4:	6030      	str	r0, [r6, #0]
 80049c6:	4621      	mov	r1, r4
 80049c8:	4628      	mov	r0, r5
 80049ca:	f000 f909 	bl	8004be0 <_sbrk_r>
 80049ce:	1c43      	adds	r3, r0, #1
 80049d0:	d00a      	beq.n	80049e8 <sbrk_aligned+0x34>
 80049d2:	1cc4      	adds	r4, r0, #3
 80049d4:	f024 0403 	bic.w	r4, r4, #3
 80049d8:	42a0      	cmp	r0, r4
 80049da:	d007      	beq.n	80049ec <sbrk_aligned+0x38>
 80049dc:	1a21      	subs	r1, r4, r0
 80049de:	4628      	mov	r0, r5
 80049e0:	f000 f8fe 	bl	8004be0 <_sbrk_r>
 80049e4:	3001      	adds	r0, #1
 80049e6:	d101      	bne.n	80049ec <sbrk_aligned+0x38>
 80049e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80049ec:	4620      	mov	r0, r4
 80049ee:	bd70      	pop	{r4, r5, r6, pc}
 80049f0:	20004258 	.word	0x20004258

080049f4 <_malloc_r>:
 80049f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f8:	1ccd      	adds	r5, r1, #3
 80049fa:	f025 0503 	bic.w	r5, r5, #3
 80049fe:	3508      	adds	r5, #8
 8004a00:	2d0c      	cmp	r5, #12
 8004a02:	bf38      	it	cc
 8004a04:	250c      	movcc	r5, #12
 8004a06:	2d00      	cmp	r5, #0
 8004a08:	4607      	mov	r7, r0
 8004a0a:	db01      	blt.n	8004a10 <_malloc_r+0x1c>
 8004a0c:	42a9      	cmp	r1, r5
 8004a0e:	d905      	bls.n	8004a1c <_malloc_r+0x28>
 8004a10:	230c      	movs	r3, #12
 8004a12:	603b      	str	r3, [r7, #0]
 8004a14:	2600      	movs	r6, #0
 8004a16:	4630      	mov	r0, r6
 8004a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a1c:	4e2e      	ldr	r6, [pc, #184]	; (8004ad8 <_malloc_r+0xe4>)
 8004a1e:	f000 fa29 	bl	8004e74 <__malloc_lock>
 8004a22:	6833      	ldr	r3, [r6, #0]
 8004a24:	461c      	mov	r4, r3
 8004a26:	bb34      	cbnz	r4, 8004a76 <_malloc_r+0x82>
 8004a28:	4629      	mov	r1, r5
 8004a2a:	4638      	mov	r0, r7
 8004a2c:	f7ff ffc2 	bl	80049b4 <sbrk_aligned>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	4604      	mov	r4, r0
 8004a34:	d14d      	bne.n	8004ad2 <_malloc_r+0xde>
 8004a36:	6834      	ldr	r4, [r6, #0]
 8004a38:	4626      	mov	r6, r4
 8004a3a:	2e00      	cmp	r6, #0
 8004a3c:	d140      	bne.n	8004ac0 <_malloc_r+0xcc>
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	4631      	mov	r1, r6
 8004a42:	4638      	mov	r0, r7
 8004a44:	eb04 0803 	add.w	r8, r4, r3
 8004a48:	f000 f8ca 	bl	8004be0 <_sbrk_r>
 8004a4c:	4580      	cmp	r8, r0
 8004a4e:	d13a      	bne.n	8004ac6 <_malloc_r+0xd2>
 8004a50:	6821      	ldr	r1, [r4, #0]
 8004a52:	3503      	adds	r5, #3
 8004a54:	1a6d      	subs	r5, r5, r1
 8004a56:	f025 0503 	bic.w	r5, r5, #3
 8004a5a:	3508      	adds	r5, #8
 8004a5c:	2d0c      	cmp	r5, #12
 8004a5e:	bf38      	it	cc
 8004a60:	250c      	movcc	r5, #12
 8004a62:	4629      	mov	r1, r5
 8004a64:	4638      	mov	r0, r7
 8004a66:	f7ff ffa5 	bl	80049b4 <sbrk_aligned>
 8004a6a:	3001      	adds	r0, #1
 8004a6c:	d02b      	beq.n	8004ac6 <_malloc_r+0xd2>
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	442b      	add	r3, r5
 8004a72:	6023      	str	r3, [r4, #0]
 8004a74:	e00e      	b.n	8004a94 <_malloc_r+0xa0>
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	1b52      	subs	r2, r2, r5
 8004a7a:	d41e      	bmi.n	8004aba <_malloc_r+0xc6>
 8004a7c:	2a0b      	cmp	r2, #11
 8004a7e:	d916      	bls.n	8004aae <_malloc_r+0xba>
 8004a80:	1961      	adds	r1, r4, r5
 8004a82:	42a3      	cmp	r3, r4
 8004a84:	6025      	str	r5, [r4, #0]
 8004a86:	bf18      	it	ne
 8004a88:	6059      	strne	r1, [r3, #4]
 8004a8a:	6863      	ldr	r3, [r4, #4]
 8004a8c:	bf08      	it	eq
 8004a8e:	6031      	streq	r1, [r6, #0]
 8004a90:	5162      	str	r2, [r4, r5]
 8004a92:	604b      	str	r3, [r1, #4]
 8004a94:	4638      	mov	r0, r7
 8004a96:	f104 060b 	add.w	r6, r4, #11
 8004a9a:	f000 f9f1 	bl	8004e80 <__malloc_unlock>
 8004a9e:	f026 0607 	bic.w	r6, r6, #7
 8004aa2:	1d23      	adds	r3, r4, #4
 8004aa4:	1af2      	subs	r2, r6, r3
 8004aa6:	d0b6      	beq.n	8004a16 <_malloc_r+0x22>
 8004aa8:	1b9b      	subs	r3, r3, r6
 8004aaa:	50a3      	str	r3, [r4, r2]
 8004aac:	e7b3      	b.n	8004a16 <_malloc_r+0x22>
 8004aae:	6862      	ldr	r2, [r4, #4]
 8004ab0:	42a3      	cmp	r3, r4
 8004ab2:	bf0c      	ite	eq
 8004ab4:	6032      	streq	r2, [r6, #0]
 8004ab6:	605a      	strne	r2, [r3, #4]
 8004ab8:	e7ec      	b.n	8004a94 <_malloc_r+0xa0>
 8004aba:	4623      	mov	r3, r4
 8004abc:	6864      	ldr	r4, [r4, #4]
 8004abe:	e7b2      	b.n	8004a26 <_malloc_r+0x32>
 8004ac0:	4634      	mov	r4, r6
 8004ac2:	6876      	ldr	r6, [r6, #4]
 8004ac4:	e7b9      	b.n	8004a3a <_malloc_r+0x46>
 8004ac6:	230c      	movs	r3, #12
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	4638      	mov	r0, r7
 8004acc:	f000 f9d8 	bl	8004e80 <__malloc_unlock>
 8004ad0:	e7a1      	b.n	8004a16 <_malloc_r+0x22>
 8004ad2:	6025      	str	r5, [r4, #0]
 8004ad4:	e7de      	b.n	8004a94 <_malloc_r+0xa0>
 8004ad6:	bf00      	nop
 8004ad8:	20004254 	.word	0x20004254

08004adc <iprintf>:
 8004adc:	b40f      	push	{r0, r1, r2, r3}
 8004ade:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <iprintf+0x2c>)
 8004ae0:	b513      	push	{r0, r1, r4, lr}
 8004ae2:	681c      	ldr	r4, [r3, #0]
 8004ae4:	b124      	cbz	r4, 8004af0 <iprintf+0x14>
 8004ae6:	69a3      	ldr	r3, [r4, #24]
 8004ae8:	b913      	cbnz	r3, 8004af0 <iprintf+0x14>
 8004aea:	4620      	mov	r0, r4
 8004aec:	f7ff fe94 	bl	8004818 <__sinit>
 8004af0:	ab05      	add	r3, sp, #20
 8004af2:	9a04      	ldr	r2, [sp, #16]
 8004af4:	68a1      	ldr	r1, [r4, #8]
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	4620      	mov	r0, r4
 8004afa:	f000 fa3d 	bl	8004f78 <_vfiprintf_r>
 8004afe:	b002      	add	sp, #8
 8004b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b04:	b004      	add	sp, #16
 8004b06:	4770      	bx	lr
 8004b08:	20000010 	.word	0x20000010

08004b0c <cleanup_glue>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	460c      	mov	r4, r1
 8004b10:	6809      	ldr	r1, [r1, #0]
 8004b12:	4605      	mov	r5, r0
 8004b14:	b109      	cbz	r1, 8004b1a <cleanup_glue+0xe>
 8004b16:	f7ff fff9 	bl	8004b0c <cleanup_glue>
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b22:	f000 b9b3 	b.w	8004e8c <_free_r>
	...

08004b28 <_reclaim_reent>:
 8004b28:	4b2c      	ldr	r3, [pc, #176]	; (8004bdc <_reclaim_reent+0xb4>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4283      	cmp	r3, r0
 8004b2e:	b570      	push	{r4, r5, r6, lr}
 8004b30:	4604      	mov	r4, r0
 8004b32:	d051      	beq.n	8004bd8 <_reclaim_reent+0xb0>
 8004b34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b36:	b143      	cbz	r3, 8004b4a <_reclaim_reent+0x22>
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d14a      	bne.n	8004bd4 <_reclaim_reent+0xac>
 8004b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	b111      	cbz	r1, 8004b4a <_reclaim_reent+0x22>
 8004b44:	4620      	mov	r0, r4
 8004b46:	f000 f9a1 	bl	8004e8c <_free_r>
 8004b4a:	6961      	ldr	r1, [r4, #20]
 8004b4c:	b111      	cbz	r1, 8004b54 <_reclaim_reent+0x2c>
 8004b4e:	4620      	mov	r0, r4
 8004b50:	f000 f99c 	bl	8004e8c <_free_r>
 8004b54:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004b56:	b111      	cbz	r1, 8004b5e <_reclaim_reent+0x36>
 8004b58:	4620      	mov	r0, r4
 8004b5a:	f000 f997 	bl	8004e8c <_free_r>
 8004b5e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b60:	b111      	cbz	r1, 8004b68 <_reclaim_reent+0x40>
 8004b62:	4620      	mov	r0, r4
 8004b64:	f000 f992 	bl	8004e8c <_free_r>
 8004b68:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004b6a:	b111      	cbz	r1, 8004b72 <_reclaim_reent+0x4a>
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	f000 f98d 	bl	8004e8c <_free_r>
 8004b72:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004b74:	b111      	cbz	r1, 8004b7c <_reclaim_reent+0x54>
 8004b76:	4620      	mov	r0, r4
 8004b78:	f000 f988 	bl	8004e8c <_free_r>
 8004b7c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004b7e:	b111      	cbz	r1, 8004b86 <_reclaim_reent+0x5e>
 8004b80:	4620      	mov	r0, r4
 8004b82:	f000 f983 	bl	8004e8c <_free_r>
 8004b86:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004b88:	b111      	cbz	r1, 8004b90 <_reclaim_reent+0x68>
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	f000 f97e 	bl	8004e8c <_free_r>
 8004b90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b92:	b111      	cbz	r1, 8004b9a <_reclaim_reent+0x72>
 8004b94:	4620      	mov	r0, r4
 8004b96:	f000 f979 	bl	8004e8c <_free_r>
 8004b9a:	69a3      	ldr	r3, [r4, #24]
 8004b9c:	b1e3      	cbz	r3, 8004bd8 <_reclaim_reent+0xb0>
 8004b9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	4798      	blx	r3
 8004ba4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004ba6:	b1b9      	cbz	r1, 8004bd8 <_reclaim_reent+0xb0>
 8004ba8:	4620      	mov	r0, r4
 8004baa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004bae:	f7ff bfad 	b.w	8004b0c <cleanup_glue>
 8004bb2:	5949      	ldr	r1, [r1, r5]
 8004bb4:	b941      	cbnz	r1, 8004bc8 <_reclaim_reent+0xa0>
 8004bb6:	3504      	adds	r5, #4
 8004bb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bba:	2d80      	cmp	r5, #128	; 0x80
 8004bbc:	68d9      	ldr	r1, [r3, #12]
 8004bbe:	d1f8      	bne.n	8004bb2 <_reclaim_reent+0x8a>
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	f000 f963 	bl	8004e8c <_free_r>
 8004bc6:	e7ba      	b.n	8004b3e <_reclaim_reent+0x16>
 8004bc8:	680e      	ldr	r6, [r1, #0]
 8004bca:	4620      	mov	r0, r4
 8004bcc:	f000 f95e 	bl	8004e8c <_free_r>
 8004bd0:	4631      	mov	r1, r6
 8004bd2:	e7ef      	b.n	8004bb4 <_reclaim_reent+0x8c>
 8004bd4:	2500      	movs	r5, #0
 8004bd6:	e7ef      	b.n	8004bb8 <_reclaim_reent+0x90>
 8004bd8:	bd70      	pop	{r4, r5, r6, pc}
 8004bda:	bf00      	nop
 8004bdc:	20000010 	.word	0x20000010

08004be0 <_sbrk_r>:
 8004be0:	b538      	push	{r3, r4, r5, lr}
 8004be2:	4d06      	ldr	r5, [pc, #24]	; (8004bfc <_sbrk_r+0x1c>)
 8004be4:	2300      	movs	r3, #0
 8004be6:	4604      	mov	r4, r0
 8004be8:	4608      	mov	r0, r1
 8004bea:	602b      	str	r3, [r5, #0]
 8004bec:	f7fc fb86 	bl	80012fc <_sbrk>
 8004bf0:	1c43      	adds	r3, r0, #1
 8004bf2:	d102      	bne.n	8004bfa <_sbrk_r+0x1a>
 8004bf4:	682b      	ldr	r3, [r5, #0]
 8004bf6:	b103      	cbz	r3, 8004bfa <_sbrk_r+0x1a>
 8004bf8:	6023      	str	r3, [r4, #0]
 8004bfa:	bd38      	pop	{r3, r4, r5, pc}
 8004bfc:	2000425c 	.word	0x2000425c

08004c00 <__sread>:
 8004c00:	b510      	push	{r4, lr}
 8004c02:	460c      	mov	r4, r1
 8004c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c08:	f000 fc7a 	bl	8005500 <_read_r>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	bfab      	itete	ge
 8004c10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c12:	89a3      	ldrhlt	r3, [r4, #12]
 8004c14:	181b      	addge	r3, r3, r0
 8004c16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c1a:	bfac      	ite	ge
 8004c1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c1e:	81a3      	strhlt	r3, [r4, #12]
 8004c20:	bd10      	pop	{r4, pc}

08004c22 <__swrite>:
 8004c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c26:	461f      	mov	r7, r3
 8004c28:	898b      	ldrh	r3, [r1, #12]
 8004c2a:	05db      	lsls	r3, r3, #23
 8004c2c:	4605      	mov	r5, r0
 8004c2e:	460c      	mov	r4, r1
 8004c30:	4616      	mov	r6, r2
 8004c32:	d505      	bpl.n	8004c40 <__swrite+0x1e>
 8004c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c38:	2302      	movs	r3, #2
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f000 f908 	bl	8004e50 <_lseek_r>
 8004c40:	89a3      	ldrh	r3, [r4, #12]
 8004c42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c4a:	81a3      	strh	r3, [r4, #12]
 8004c4c:	4632      	mov	r2, r6
 8004c4e:	463b      	mov	r3, r7
 8004c50:	4628      	mov	r0, r5
 8004c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c56:	f000 b817 	b.w	8004c88 <_write_r>

08004c5a <__sseek>:
 8004c5a:	b510      	push	{r4, lr}
 8004c5c:	460c      	mov	r4, r1
 8004c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c62:	f000 f8f5 	bl	8004e50 <_lseek_r>
 8004c66:	1c43      	adds	r3, r0, #1
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	bf15      	itete	ne
 8004c6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c76:	81a3      	strheq	r3, [r4, #12]
 8004c78:	bf18      	it	ne
 8004c7a:	81a3      	strhne	r3, [r4, #12]
 8004c7c:	bd10      	pop	{r4, pc}

08004c7e <__sclose>:
 8004c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c82:	f000 b813 	b.w	8004cac <_close_r>
	...

08004c88 <_write_r>:
 8004c88:	b538      	push	{r3, r4, r5, lr}
 8004c8a:	4d07      	ldr	r5, [pc, #28]	; (8004ca8 <_write_r+0x20>)
 8004c8c:	4604      	mov	r4, r0
 8004c8e:	4608      	mov	r0, r1
 8004c90:	4611      	mov	r1, r2
 8004c92:	2200      	movs	r2, #0
 8004c94:	602a      	str	r2, [r5, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	f7fb fcb5 	bl	8000606 <_write>
 8004c9c:	1c43      	adds	r3, r0, #1
 8004c9e:	d102      	bne.n	8004ca6 <_write_r+0x1e>
 8004ca0:	682b      	ldr	r3, [r5, #0]
 8004ca2:	b103      	cbz	r3, 8004ca6 <_write_r+0x1e>
 8004ca4:	6023      	str	r3, [r4, #0]
 8004ca6:	bd38      	pop	{r3, r4, r5, pc}
 8004ca8:	2000425c 	.word	0x2000425c

08004cac <_close_r>:
 8004cac:	b538      	push	{r3, r4, r5, lr}
 8004cae:	4d06      	ldr	r5, [pc, #24]	; (8004cc8 <_close_r+0x1c>)
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	4604      	mov	r4, r0
 8004cb4:	4608      	mov	r0, r1
 8004cb6:	602b      	str	r3, [r5, #0]
 8004cb8:	f7fc faeb 	bl	8001292 <_close>
 8004cbc:	1c43      	adds	r3, r0, #1
 8004cbe:	d102      	bne.n	8004cc6 <_close_r+0x1a>
 8004cc0:	682b      	ldr	r3, [r5, #0]
 8004cc2:	b103      	cbz	r3, 8004cc6 <_close_r+0x1a>
 8004cc4:	6023      	str	r3, [r4, #0]
 8004cc6:	bd38      	pop	{r3, r4, r5, pc}
 8004cc8:	2000425c 	.word	0x2000425c

08004ccc <__sflush_r>:
 8004ccc:	898a      	ldrh	r2, [r1, #12]
 8004cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd2:	4605      	mov	r5, r0
 8004cd4:	0710      	lsls	r0, r2, #28
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	d458      	bmi.n	8004d8c <__sflush_r+0xc0>
 8004cda:	684b      	ldr	r3, [r1, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	dc05      	bgt.n	8004cec <__sflush_r+0x20>
 8004ce0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	dc02      	bgt.n	8004cec <__sflush_r+0x20>
 8004ce6:	2000      	movs	r0, #0
 8004ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cee:	2e00      	cmp	r6, #0
 8004cf0:	d0f9      	beq.n	8004ce6 <__sflush_r+0x1a>
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cf8:	682f      	ldr	r7, [r5, #0]
 8004cfa:	602b      	str	r3, [r5, #0]
 8004cfc:	d032      	beq.n	8004d64 <__sflush_r+0x98>
 8004cfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004d00:	89a3      	ldrh	r3, [r4, #12]
 8004d02:	075a      	lsls	r2, r3, #29
 8004d04:	d505      	bpl.n	8004d12 <__sflush_r+0x46>
 8004d06:	6863      	ldr	r3, [r4, #4]
 8004d08:	1ac0      	subs	r0, r0, r3
 8004d0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d0c:	b10b      	cbz	r3, 8004d12 <__sflush_r+0x46>
 8004d0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d10:	1ac0      	subs	r0, r0, r3
 8004d12:	2300      	movs	r3, #0
 8004d14:	4602      	mov	r2, r0
 8004d16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d18:	6a21      	ldr	r1, [r4, #32]
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	47b0      	blx	r6
 8004d1e:	1c43      	adds	r3, r0, #1
 8004d20:	89a3      	ldrh	r3, [r4, #12]
 8004d22:	d106      	bne.n	8004d32 <__sflush_r+0x66>
 8004d24:	6829      	ldr	r1, [r5, #0]
 8004d26:	291d      	cmp	r1, #29
 8004d28:	d82c      	bhi.n	8004d84 <__sflush_r+0xb8>
 8004d2a:	4a2a      	ldr	r2, [pc, #168]	; (8004dd4 <__sflush_r+0x108>)
 8004d2c:	40ca      	lsrs	r2, r1
 8004d2e:	07d6      	lsls	r6, r2, #31
 8004d30:	d528      	bpl.n	8004d84 <__sflush_r+0xb8>
 8004d32:	2200      	movs	r2, #0
 8004d34:	6062      	str	r2, [r4, #4]
 8004d36:	04d9      	lsls	r1, r3, #19
 8004d38:	6922      	ldr	r2, [r4, #16]
 8004d3a:	6022      	str	r2, [r4, #0]
 8004d3c:	d504      	bpl.n	8004d48 <__sflush_r+0x7c>
 8004d3e:	1c42      	adds	r2, r0, #1
 8004d40:	d101      	bne.n	8004d46 <__sflush_r+0x7a>
 8004d42:	682b      	ldr	r3, [r5, #0]
 8004d44:	b903      	cbnz	r3, 8004d48 <__sflush_r+0x7c>
 8004d46:	6560      	str	r0, [r4, #84]	; 0x54
 8004d48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d4a:	602f      	str	r7, [r5, #0]
 8004d4c:	2900      	cmp	r1, #0
 8004d4e:	d0ca      	beq.n	8004ce6 <__sflush_r+0x1a>
 8004d50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d54:	4299      	cmp	r1, r3
 8004d56:	d002      	beq.n	8004d5e <__sflush_r+0x92>
 8004d58:	4628      	mov	r0, r5
 8004d5a:	f000 f897 	bl	8004e8c <_free_r>
 8004d5e:	2000      	movs	r0, #0
 8004d60:	6360      	str	r0, [r4, #52]	; 0x34
 8004d62:	e7c1      	b.n	8004ce8 <__sflush_r+0x1c>
 8004d64:	6a21      	ldr	r1, [r4, #32]
 8004d66:	2301      	movs	r3, #1
 8004d68:	4628      	mov	r0, r5
 8004d6a:	47b0      	blx	r6
 8004d6c:	1c41      	adds	r1, r0, #1
 8004d6e:	d1c7      	bne.n	8004d00 <__sflush_r+0x34>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0c4      	beq.n	8004d00 <__sflush_r+0x34>
 8004d76:	2b1d      	cmp	r3, #29
 8004d78:	d001      	beq.n	8004d7e <__sflush_r+0xb2>
 8004d7a:	2b16      	cmp	r3, #22
 8004d7c:	d101      	bne.n	8004d82 <__sflush_r+0xb6>
 8004d7e:	602f      	str	r7, [r5, #0]
 8004d80:	e7b1      	b.n	8004ce6 <__sflush_r+0x1a>
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d88:	81a3      	strh	r3, [r4, #12]
 8004d8a:	e7ad      	b.n	8004ce8 <__sflush_r+0x1c>
 8004d8c:	690f      	ldr	r7, [r1, #16]
 8004d8e:	2f00      	cmp	r7, #0
 8004d90:	d0a9      	beq.n	8004ce6 <__sflush_r+0x1a>
 8004d92:	0793      	lsls	r3, r2, #30
 8004d94:	680e      	ldr	r6, [r1, #0]
 8004d96:	bf08      	it	eq
 8004d98:	694b      	ldreq	r3, [r1, #20]
 8004d9a:	600f      	str	r7, [r1, #0]
 8004d9c:	bf18      	it	ne
 8004d9e:	2300      	movne	r3, #0
 8004da0:	eba6 0807 	sub.w	r8, r6, r7
 8004da4:	608b      	str	r3, [r1, #8]
 8004da6:	f1b8 0f00 	cmp.w	r8, #0
 8004daa:	dd9c      	ble.n	8004ce6 <__sflush_r+0x1a>
 8004dac:	6a21      	ldr	r1, [r4, #32]
 8004dae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004db0:	4643      	mov	r3, r8
 8004db2:	463a      	mov	r2, r7
 8004db4:	4628      	mov	r0, r5
 8004db6:	47b0      	blx	r6
 8004db8:	2800      	cmp	r0, #0
 8004dba:	dc06      	bgt.n	8004dca <__sflush_r+0xfe>
 8004dbc:	89a3      	ldrh	r3, [r4, #12]
 8004dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dc2:	81a3      	strh	r3, [r4, #12]
 8004dc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dc8:	e78e      	b.n	8004ce8 <__sflush_r+0x1c>
 8004dca:	4407      	add	r7, r0
 8004dcc:	eba8 0800 	sub.w	r8, r8, r0
 8004dd0:	e7e9      	b.n	8004da6 <__sflush_r+0xda>
 8004dd2:	bf00      	nop
 8004dd4:	20400001 	.word	0x20400001

08004dd8 <_fflush_r>:
 8004dd8:	b538      	push	{r3, r4, r5, lr}
 8004dda:	690b      	ldr	r3, [r1, #16]
 8004ddc:	4605      	mov	r5, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	b913      	cbnz	r3, 8004de8 <_fflush_r+0x10>
 8004de2:	2500      	movs	r5, #0
 8004de4:	4628      	mov	r0, r5
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
 8004de8:	b118      	cbz	r0, 8004df2 <_fflush_r+0x1a>
 8004dea:	6983      	ldr	r3, [r0, #24]
 8004dec:	b90b      	cbnz	r3, 8004df2 <_fflush_r+0x1a>
 8004dee:	f7ff fd13 	bl	8004818 <__sinit>
 8004df2:	4b14      	ldr	r3, [pc, #80]	; (8004e44 <_fflush_r+0x6c>)
 8004df4:	429c      	cmp	r4, r3
 8004df6:	d11b      	bne.n	8004e30 <_fflush_r+0x58>
 8004df8:	686c      	ldr	r4, [r5, #4]
 8004dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0ef      	beq.n	8004de2 <_fflush_r+0xa>
 8004e02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004e04:	07d0      	lsls	r0, r2, #31
 8004e06:	d404      	bmi.n	8004e12 <_fflush_r+0x3a>
 8004e08:	0599      	lsls	r1, r3, #22
 8004e0a:	d402      	bmi.n	8004e12 <_fflush_r+0x3a>
 8004e0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e0e:	f7ff fdc6 	bl	800499e <__retarget_lock_acquire_recursive>
 8004e12:	4628      	mov	r0, r5
 8004e14:	4621      	mov	r1, r4
 8004e16:	f7ff ff59 	bl	8004ccc <__sflush_r>
 8004e1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e1c:	07da      	lsls	r2, r3, #31
 8004e1e:	4605      	mov	r5, r0
 8004e20:	d4e0      	bmi.n	8004de4 <_fflush_r+0xc>
 8004e22:	89a3      	ldrh	r3, [r4, #12]
 8004e24:	059b      	lsls	r3, r3, #22
 8004e26:	d4dd      	bmi.n	8004de4 <_fflush_r+0xc>
 8004e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e2a:	f7ff fdb9 	bl	80049a0 <__retarget_lock_release_recursive>
 8004e2e:	e7d9      	b.n	8004de4 <_fflush_r+0xc>
 8004e30:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <_fflush_r+0x70>)
 8004e32:	429c      	cmp	r4, r3
 8004e34:	d101      	bne.n	8004e3a <_fflush_r+0x62>
 8004e36:	68ac      	ldr	r4, [r5, #8]
 8004e38:	e7df      	b.n	8004dfa <_fflush_r+0x22>
 8004e3a:	4b04      	ldr	r3, [pc, #16]	; (8004e4c <_fflush_r+0x74>)
 8004e3c:	429c      	cmp	r4, r3
 8004e3e:	bf08      	it	eq
 8004e40:	68ec      	ldreq	r4, [r5, #12]
 8004e42:	e7da      	b.n	8004dfa <_fflush_r+0x22>
 8004e44:	08005834 	.word	0x08005834
 8004e48:	08005854 	.word	0x08005854
 8004e4c:	08005814 	.word	0x08005814

08004e50 <_lseek_r>:
 8004e50:	b538      	push	{r3, r4, r5, lr}
 8004e52:	4d07      	ldr	r5, [pc, #28]	; (8004e70 <_lseek_r+0x20>)
 8004e54:	4604      	mov	r4, r0
 8004e56:	4608      	mov	r0, r1
 8004e58:	4611      	mov	r1, r2
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	602a      	str	r2, [r5, #0]
 8004e5e:	461a      	mov	r2, r3
 8004e60:	f7fc fa3e 	bl	80012e0 <_lseek>
 8004e64:	1c43      	adds	r3, r0, #1
 8004e66:	d102      	bne.n	8004e6e <_lseek_r+0x1e>
 8004e68:	682b      	ldr	r3, [r5, #0]
 8004e6a:	b103      	cbz	r3, 8004e6e <_lseek_r+0x1e>
 8004e6c:	6023      	str	r3, [r4, #0]
 8004e6e:	bd38      	pop	{r3, r4, r5, pc}
 8004e70:	2000425c 	.word	0x2000425c

08004e74 <__malloc_lock>:
 8004e74:	4801      	ldr	r0, [pc, #4]	; (8004e7c <__malloc_lock+0x8>)
 8004e76:	f7ff bd92 	b.w	800499e <__retarget_lock_acquire_recursive>
 8004e7a:	bf00      	nop
 8004e7c:	20004250 	.word	0x20004250

08004e80 <__malloc_unlock>:
 8004e80:	4801      	ldr	r0, [pc, #4]	; (8004e88 <__malloc_unlock+0x8>)
 8004e82:	f7ff bd8d 	b.w	80049a0 <__retarget_lock_release_recursive>
 8004e86:	bf00      	nop
 8004e88:	20004250 	.word	0x20004250

08004e8c <_free_r>:
 8004e8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e8e:	2900      	cmp	r1, #0
 8004e90:	d044      	beq.n	8004f1c <_free_r+0x90>
 8004e92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e96:	9001      	str	r0, [sp, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f1a1 0404 	sub.w	r4, r1, #4
 8004e9e:	bfb8      	it	lt
 8004ea0:	18e4      	addlt	r4, r4, r3
 8004ea2:	f7ff ffe7 	bl	8004e74 <__malloc_lock>
 8004ea6:	4a1e      	ldr	r2, [pc, #120]	; (8004f20 <_free_r+0x94>)
 8004ea8:	9801      	ldr	r0, [sp, #4]
 8004eaa:	6813      	ldr	r3, [r2, #0]
 8004eac:	b933      	cbnz	r3, 8004ebc <_free_r+0x30>
 8004eae:	6063      	str	r3, [r4, #4]
 8004eb0:	6014      	str	r4, [r2, #0]
 8004eb2:	b003      	add	sp, #12
 8004eb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004eb8:	f7ff bfe2 	b.w	8004e80 <__malloc_unlock>
 8004ebc:	42a3      	cmp	r3, r4
 8004ebe:	d908      	bls.n	8004ed2 <_free_r+0x46>
 8004ec0:	6825      	ldr	r5, [r4, #0]
 8004ec2:	1961      	adds	r1, r4, r5
 8004ec4:	428b      	cmp	r3, r1
 8004ec6:	bf01      	itttt	eq
 8004ec8:	6819      	ldreq	r1, [r3, #0]
 8004eca:	685b      	ldreq	r3, [r3, #4]
 8004ecc:	1949      	addeq	r1, r1, r5
 8004ece:	6021      	streq	r1, [r4, #0]
 8004ed0:	e7ed      	b.n	8004eae <_free_r+0x22>
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	b10b      	cbz	r3, 8004edc <_free_r+0x50>
 8004ed8:	42a3      	cmp	r3, r4
 8004eda:	d9fa      	bls.n	8004ed2 <_free_r+0x46>
 8004edc:	6811      	ldr	r1, [r2, #0]
 8004ede:	1855      	adds	r5, r2, r1
 8004ee0:	42a5      	cmp	r5, r4
 8004ee2:	d10b      	bne.n	8004efc <_free_r+0x70>
 8004ee4:	6824      	ldr	r4, [r4, #0]
 8004ee6:	4421      	add	r1, r4
 8004ee8:	1854      	adds	r4, r2, r1
 8004eea:	42a3      	cmp	r3, r4
 8004eec:	6011      	str	r1, [r2, #0]
 8004eee:	d1e0      	bne.n	8004eb2 <_free_r+0x26>
 8004ef0:	681c      	ldr	r4, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	6053      	str	r3, [r2, #4]
 8004ef6:	4421      	add	r1, r4
 8004ef8:	6011      	str	r1, [r2, #0]
 8004efa:	e7da      	b.n	8004eb2 <_free_r+0x26>
 8004efc:	d902      	bls.n	8004f04 <_free_r+0x78>
 8004efe:	230c      	movs	r3, #12
 8004f00:	6003      	str	r3, [r0, #0]
 8004f02:	e7d6      	b.n	8004eb2 <_free_r+0x26>
 8004f04:	6825      	ldr	r5, [r4, #0]
 8004f06:	1961      	adds	r1, r4, r5
 8004f08:	428b      	cmp	r3, r1
 8004f0a:	bf04      	itt	eq
 8004f0c:	6819      	ldreq	r1, [r3, #0]
 8004f0e:	685b      	ldreq	r3, [r3, #4]
 8004f10:	6063      	str	r3, [r4, #4]
 8004f12:	bf04      	itt	eq
 8004f14:	1949      	addeq	r1, r1, r5
 8004f16:	6021      	streq	r1, [r4, #0]
 8004f18:	6054      	str	r4, [r2, #4]
 8004f1a:	e7ca      	b.n	8004eb2 <_free_r+0x26>
 8004f1c:	b003      	add	sp, #12
 8004f1e:	bd30      	pop	{r4, r5, pc}
 8004f20:	20004254 	.word	0x20004254

08004f24 <__sfputc_r>:
 8004f24:	6893      	ldr	r3, [r2, #8]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	b410      	push	{r4}
 8004f2c:	6093      	str	r3, [r2, #8]
 8004f2e:	da08      	bge.n	8004f42 <__sfputc_r+0x1e>
 8004f30:	6994      	ldr	r4, [r2, #24]
 8004f32:	42a3      	cmp	r3, r4
 8004f34:	db01      	blt.n	8004f3a <__sfputc_r+0x16>
 8004f36:	290a      	cmp	r1, #10
 8004f38:	d103      	bne.n	8004f42 <__sfputc_r+0x1e>
 8004f3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f3e:	f000 baf1 	b.w	8005524 <__swbuf_r>
 8004f42:	6813      	ldr	r3, [r2, #0]
 8004f44:	1c58      	adds	r0, r3, #1
 8004f46:	6010      	str	r0, [r2, #0]
 8004f48:	7019      	strb	r1, [r3, #0]
 8004f4a:	4608      	mov	r0, r1
 8004f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <__sfputs_r>:
 8004f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f54:	4606      	mov	r6, r0
 8004f56:	460f      	mov	r7, r1
 8004f58:	4614      	mov	r4, r2
 8004f5a:	18d5      	adds	r5, r2, r3
 8004f5c:	42ac      	cmp	r4, r5
 8004f5e:	d101      	bne.n	8004f64 <__sfputs_r+0x12>
 8004f60:	2000      	movs	r0, #0
 8004f62:	e007      	b.n	8004f74 <__sfputs_r+0x22>
 8004f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f68:	463a      	mov	r2, r7
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f7ff ffda 	bl	8004f24 <__sfputc_r>
 8004f70:	1c43      	adds	r3, r0, #1
 8004f72:	d1f3      	bne.n	8004f5c <__sfputs_r+0xa>
 8004f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f78 <_vfiprintf_r>:
 8004f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f7c:	460d      	mov	r5, r1
 8004f7e:	b09d      	sub	sp, #116	; 0x74
 8004f80:	4614      	mov	r4, r2
 8004f82:	4698      	mov	r8, r3
 8004f84:	4606      	mov	r6, r0
 8004f86:	b118      	cbz	r0, 8004f90 <_vfiprintf_r+0x18>
 8004f88:	6983      	ldr	r3, [r0, #24]
 8004f8a:	b90b      	cbnz	r3, 8004f90 <_vfiprintf_r+0x18>
 8004f8c:	f7ff fc44 	bl	8004818 <__sinit>
 8004f90:	4b89      	ldr	r3, [pc, #548]	; (80051b8 <_vfiprintf_r+0x240>)
 8004f92:	429d      	cmp	r5, r3
 8004f94:	d11b      	bne.n	8004fce <_vfiprintf_r+0x56>
 8004f96:	6875      	ldr	r5, [r6, #4]
 8004f98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f9a:	07d9      	lsls	r1, r3, #31
 8004f9c:	d405      	bmi.n	8004faa <_vfiprintf_r+0x32>
 8004f9e:	89ab      	ldrh	r3, [r5, #12]
 8004fa0:	059a      	lsls	r2, r3, #22
 8004fa2:	d402      	bmi.n	8004faa <_vfiprintf_r+0x32>
 8004fa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fa6:	f7ff fcfa 	bl	800499e <__retarget_lock_acquire_recursive>
 8004faa:	89ab      	ldrh	r3, [r5, #12]
 8004fac:	071b      	lsls	r3, r3, #28
 8004fae:	d501      	bpl.n	8004fb4 <_vfiprintf_r+0x3c>
 8004fb0:	692b      	ldr	r3, [r5, #16]
 8004fb2:	b9eb      	cbnz	r3, 8004ff0 <_vfiprintf_r+0x78>
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	4630      	mov	r0, r6
 8004fb8:	f000 fb06 	bl	80055c8 <__swsetup_r>
 8004fbc:	b1c0      	cbz	r0, 8004ff0 <_vfiprintf_r+0x78>
 8004fbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004fc0:	07dc      	lsls	r4, r3, #31
 8004fc2:	d50e      	bpl.n	8004fe2 <_vfiprintf_r+0x6a>
 8004fc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fc8:	b01d      	add	sp, #116	; 0x74
 8004fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fce:	4b7b      	ldr	r3, [pc, #492]	; (80051bc <_vfiprintf_r+0x244>)
 8004fd0:	429d      	cmp	r5, r3
 8004fd2:	d101      	bne.n	8004fd8 <_vfiprintf_r+0x60>
 8004fd4:	68b5      	ldr	r5, [r6, #8]
 8004fd6:	e7df      	b.n	8004f98 <_vfiprintf_r+0x20>
 8004fd8:	4b79      	ldr	r3, [pc, #484]	; (80051c0 <_vfiprintf_r+0x248>)
 8004fda:	429d      	cmp	r5, r3
 8004fdc:	bf08      	it	eq
 8004fde:	68f5      	ldreq	r5, [r6, #12]
 8004fe0:	e7da      	b.n	8004f98 <_vfiprintf_r+0x20>
 8004fe2:	89ab      	ldrh	r3, [r5, #12]
 8004fe4:	0598      	lsls	r0, r3, #22
 8004fe6:	d4ed      	bmi.n	8004fc4 <_vfiprintf_r+0x4c>
 8004fe8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fea:	f7ff fcd9 	bl	80049a0 <__retarget_lock_release_recursive>
 8004fee:	e7e9      	b.n	8004fc4 <_vfiprintf_r+0x4c>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff4:	2320      	movs	r3, #32
 8004ff6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ffa:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ffe:	2330      	movs	r3, #48	; 0x30
 8005000:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80051c4 <_vfiprintf_r+0x24c>
 8005004:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005008:	f04f 0901 	mov.w	r9, #1
 800500c:	4623      	mov	r3, r4
 800500e:	469a      	mov	sl, r3
 8005010:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005014:	b10a      	cbz	r2, 800501a <_vfiprintf_r+0xa2>
 8005016:	2a25      	cmp	r2, #37	; 0x25
 8005018:	d1f9      	bne.n	800500e <_vfiprintf_r+0x96>
 800501a:	ebba 0b04 	subs.w	fp, sl, r4
 800501e:	d00b      	beq.n	8005038 <_vfiprintf_r+0xc0>
 8005020:	465b      	mov	r3, fp
 8005022:	4622      	mov	r2, r4
 8005024:	4629      	mov	r1, r5
 8005026:	4630      	mov	r0, r6
 8005028:	f7ff ff93 	bl	8004f52 <__sfputs_r>
 800502c:	3001      	adds	r0, #1
 800502e:	f000 80aa 	beq.w	8005186 <_vfiprintf_r+0x20e>
 8005032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005034:	445a      	add	r2, fp
 8005036:	9209      	str	r2, [sp, #36]	; 0x24
 8005038:	f89a 3000 	ldrb.w	r3, [sl]
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 80a2 	beq.w	8005186 <_vfiprintf_r+0x20e>
 8005042:	2300      	movs	r3, #0
 8005044:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005048:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800504c:	f10a 0a01 	add.w	sl, sl, #1
 8005050:	9304      	str	r3, [sp, #16]
 8005052:	9307      	str	r3, [sp, #28]
 8005054:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005058:	931a      	str	r3, [sp, #104]	; 0x68
 800505a:	4654      	mov	r4, sl
 800505c:	2205      	movs	r2, #5
 800505e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005062:	4858      	ldr	r0, [pc, #352]	; (80051c4 <_vfiprintf_r+0x24c>)
 8005064:	f7fb f8bc 	bl	80001e0 <memchr>
 8005068:	9a04      	ldr	r2, [sp, #16]
 800506a:	b9d8      	cbnz	r0, 80050a4 <_vfiprintf_r+0x12c>
 800506c:	06d1      	lsls	r1, r2, #27
 800506e:	bf44      	itt	mi
 8005070:	2320      	movmi	r3, #32
 8005072:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005076:	0713      	lsls	r3, r2, #28
 8005078:	bf44      	itt	mi
 800507a:	232b      	movmi	r3, #43	; 0x2b
 800507c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005080:	f89a 3000 	ldrb.w	r3, [sl]
 8005084:	2b2a      	cmp	r3, #42	; 0x2a
 8005086:	d015      	beq.n	80050b4 <_vfiprintf_r+0x13c>
 8005088:	9a07      	ldr	r2, [sp, #28]
 800508a:	4654      	mov	r4, sl
 800508c:	2000      	movs	r0, #0
 800508e:	f04f 0c0a 	mov.w	ip, #10
 8005092:	4621      	mov	r1, r4
 8005094:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005098:	3b30      	subs	r3, #48	; 0x30
 800509a:	2b09      	cmp	r3, #9
 800509c:	d94e      	bls.n	800513c <_vfiprintf_r+0x1c4>
 800509e:	b1b0      	cbz	r0, 80050ce <_vfiprintf_r+0x156>
 80050a0:	9207      	str	r2, [sp, #28]
 80050a2:	e014      	b.n	80050ce <_vfiprintf_r+0x156>
 80050a4:	eba0 0308 	sub.w	r3, r0, r8
 80050a8:	fa09 f303 	lsl.w	r3, r9, r3
 80050ac:	4313      	orrs	r3, r2
 80050ae:	9304      	str	r3, [sp, #16]
 80050b0:	46a2      	mov	sl, r4
 80050b2:	e7d2      	b.n	800505a <_vfiprintf_r+0xe2>
 80050b4:	9b03      	ldr	r3, [sp, #12]
 80050b6:	1d19      	adds	r1, r3, #4
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	9103      	str	r1, [sp, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	bfbb      	ittet	lt
 80050c0:	425b      	neglt	r3, r3
 80050c2:	f042 0202 	orrlt.w	r2, r2, #2
 80050c6:	9307      	strge	r3, [sp, #28]
 80050c8:	9307      	strlt	r3, [sp, #28]
 80050ca:	bfb8      	it	lt
 80050cc:	9204      	strlt	r2, [sp, #16]
 80050ce:	7823      	ldrb	r3, [r4, #0]
 80050d0:	2b2e      	cmp	r3, #46	; 0x2e
 80050d2:	d10c      	bne.n	80050ee <_vfiprintf_r+0x176>
 80050d4:	7863      	ldrb	r3, [r4, #1]
 80050d6:	2b2a      	cmp	r3, #42	; 0x2a
 80050d8:	d135      	bne.n	8005146 <_vfiprintf_r+0x1ce>
 80050da:	9b03      	ldr	r3, [sp, #12]
 80050dc:	1d1a      	adds	r2, r3, #4
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	9203      	str	r2, [sp, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bfb8      	it	lt
 80050e6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80050ea:	3402      	adds	r4, #2
 80050ec:	9305      	str	r3, [sp, #20]
 80050ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80051d4 <_vfiprintf_r+0x25c>
 80050f2:	7821      	ldrb	r1, [r4, #0]
 80050f4:	2203      	movs	r2, #3
 80050f6:	4650      	mov	r0, sl
 80050f8:	f7fb f872 	bl	80001e0 <memchr>
 80050fc:	b140      	cbz	r0, 8005110 <_vfiprintf_r+0x198>
 80050fe:	2340      	movs	r3, #64	; 0x40
 8005100:	eba0 000a 	sub.w	r0, r0, sl
 8005104:	fa03 f000 	lsl.w	r0, r3, r0
 8005108:	9b04      	ldr	r3, [sp, #16]
 800510a:	4303      	orrs	r3, r0
 800510c:	3401      	adds	r4, #1
 800510e:	9304      	str	r3, [sp, #16]
 8005110:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005114:	482c      	ldr	r0, [pc, #176]	; (80051c8 <_vfiprintf_r+0x250>)
 8005116:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800511a:	2206      	movs	r2, #6
 800511c:	f7fb f860 	bl	80001e0 <memchr>
 8005120:	2800      	cmp	r0, #0
 8005122:	d03f      	beq.n	80051a4 <_vfiprintf_r+0x22c>
 8005124:	4b29      	ldr	r3, [pc, #164]	; (80051cc <_vfiprintf_r+0x254>)
 8005126:	bb1b      	cbnz	r3, 8005170 <_vfiprintf_r+0x1f8>
 8005128:	9b03      	ldr	r3, [sp, #12]
 800512a:	3307      	adds	r3, #7
 800512c:	f023 0307 	bic.w	r3, r3, #7
 8005130:	3308      	adds	r3, #8
 8005132:	9303      	str	r3, [sp, #12]
 8005134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005136:	443b      	add	r3, r7
 8005138:	9309      	str	r3, [sp, #36]	; 0x24
 800513a:	e767      	b.n	800500c <_vfiprintf_r+0x94>
 800513c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005140:	460c      	mov	r4, r1
 8005142:	2001      	movs	r0, #1
 8005144:	e7a5      	b.n	8005092 <_vfiprintf_r+0x11a>
 8005146:	2300      	movs	r3, #0
 8005148:	3401      	adds	r4, #1
 800514a:	9305      	str	r3, [sp, #20]
 800514c:	4619      	mov	r1, r3
 800514e:	f04f 0c0a 	mov.w	ip, #10
 8005152:	4620      	mov	r0, r4
 8005154:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005158:	3a30      	subs	r2, #48	; 0x30
 800515a:	2a09      	cmp	r2, #9
 800515c:	d903      	bls.n	8005166 <_vfiprintf_r+0x1ee>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0c5      	beq.n	80050ee <_vfiprintf_r+0x176>
 8005162:	9105      	str	r1, [sp, #20]
 8005164:	e7c3      	b.n	80050ee <_vfiprintf_r+0x176>
 8005166:	fb0c 2101 	mla	r1, ip, r1, r2
 800516a:	4604      	mov	r4, r0
 800516c:	2301      	movs	r3, #1
 800516e:	e7f0      	b.n	8005152 <_vfiprintf_r+0x1da>
 8005170:	ab03      	add	r3, sp, #12
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	462a      	mov	r2, r5
 8005176:	4b16      	ldr	r3, [pc, #88]	; (80051d0 <_vfiprintf_r+0x258>)
 8005178:	a904      	add	r1, sp, #16
 800517a:	4630      	mov	r0, r6
 800517c:	f3af 8000 	nop.w
 8005180:	4607      	mov	r7, r0
 8005182:	1c78      	adds	r0, r7, #1
 8005184:	d1d6      	bne.n	8005134 <_vfiprintf_r+0x1bc>
 8005186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005188:	07d9      	lsls	r1, r3, #31
 800518a:	d405      	bmi.n	8005198 <_vfiprintf_r+0x220>
 800518c:	89ab      	ldrh	r3, [r5, #12]
 800518e:	059a      	lsls	r2, r3, #22
 8005190:	d402      	bmi.n	8005198 <_vfiprintf_r+0x220>
 8005192:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005194:	f7ff fc04 	bl	80049a0 <__retarget_lock_release_recursive>
 8005198:	89ab      	ldrh	r3, [r5, #12]
 800519a:	065b      	lsls	r3, r3, #25
 800519c:	f53f af12 	bmi.w	8004fc4 <_vfiprintf_r+0x4c>
 80051a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051a2:	e711      	b.n	8004fc8 <_vfiprintf_r+0x50>
 80051a4:	ab03      	add	r3, sp, #12
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	462a      	mov	r2, r5
 80051aa:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <_vfiprintf_r+0x258>)
 80051ac:	a904      	add	r1, sp, #16
 80051ae:	4630      	mov	r0, r6
 80051b0:	f000 f880 	bl	80052b4 <_printf_i>
 80051b4:	e7e4      	b.n	8005180 <_vfiprintf_r+0x208>
 80051b6:	bf00      	nop
 80051b8:	08005834 	.word	0x08005834
 80051bc:	08005854 	.word	0x08005854
 80051c0:	08005814 	.word	0x08005814
 80051c4:	08005878 	.word	0x08005878
 80051c8:	08005882 	.word	0x08005882
 80051cc:	00000000 	.word	0x00000000
 80051d0:	08004f53 	.word	0x08004f53
 80051d4:	0800587e 	.word	0x0800587e

080051d8 <_printf_common>:
 80051d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051dc:	4616      	mov	r6, r2
 80051de:	4699      	mov	r9, r3
 80051e0:	688a      	ldr	r2, [r1, #8]
 80051e2:	690b      	ldr	r3, [r1, #16]
 80051e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051e8:	4293      	cmp	r3, r2
 80051ea:	bfb8      	it	lt
 80051ec:	4613      	movlt	r3, r2
 80051ee:	6033      	str	r3, [r6, #0]
 80051f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051f4:	4607      	mov	r7, r0
 80051f6:	460c      	mov	r4, r1
 80051f8:	b10a      	cbz	r2, 80051fe <_printf_common+0x26>
 80051fa:	3301      	adds	r3, #1
 80051fc:	6033      	str	r3, [r6, #0]
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	0699      	lsls	r1, r3, #26
 8005202:	bf42      	ittt	mi
 8005204:	6833      	ldrmi	r3, [r6, #0]
 8005206:	3302      	addmi	r3, #2
 8005208:	6033      	strmi	r3, [r6, #0]
 800520a:	6825      	ldr	r5, [r4, #0]
 800520c:	f015 0506 	ands.w	r5, r5, #6
 8005210:	d106      	bne.n	8005220 <_printf_common+0x48>
 8005212:	f104 0a19 	add.w	sl, r4, #25
 8005216:	68e3      	ldr	r3, [r4, #12]
 8005218:	6832      	ldr	r2, [r6, #0]
 800521a:	1a9b      	subs	r3, r3, r2
 800521c:	42ab      	cmp	r3, r5
 800521e:	dc26      	bgt.n	800526e <_printf_common+0x96>
 8005220:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005224:	1e13      	subs	r3, r2, #0
 8005226:	6822      	ldr	r2, [r4, #0]
 8005228:	bf18      	it	ne
 800522a:	2301      	movne	r3, #1
 800522c:	0692      	lsls	r2, r2, #26
 800522e:	d42b      	bmi.n	8005288 <_printf_common+0xb0>
 8005230:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005234:	4649      	mov	r1, r9
 8005236:	4638      	mov	r0, r7
 8005238:	47c0      	blx	r8
 800523a:	3001      	adds	r0, #1
 800523c:	d01e      	beq.n	800527c <_printf_common+0xa4>
 800523e:	6823      	ldr	r3, [r4, #0]
 8005240:	68e5      	ldr	r5, [r4, #12]
 8005242:	6832      	ldr	r2, [r6, #0]
 8005244:	f003 0306 	and.w	r3, r3, #6
 8005248:	2b04      	cmp	r3, #4
 800524a:	bf08      	it	eq
 800524c:	1aad      	subeq	r5, r5, r2
 800524e:	68a3      	ldr	r3, [r4, #8]
 8005250:	6922      	ldr	r2, [r4, #16]
 8005252:	bf0c      	ite	eq
 8005254:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005258:	2500      	movne	r5, #0
 800525a:	4293      	cmp	r3, r2
 800525c:	bfc4      	itt	gt
 800525e:	1a9b      	subgt	r3, r3, r2
 8005260:	18ed      	addgt	r5, r5, r3
 8005262:	2600      	movs	r6, #0
 8005264:	341a      	adds	r4, #26
 8005266:	42b5      	cmp	r5, r6
 8005268:	d11a      	bne.n	80052a0 <_printf_common+0xc8>
 800526a:	2000      	movs	r0, #0
 800526c:	e008      	b.n	8005280 <_printf_common+0xa8>
 800526e:	2301      	movs	r3, #1
 8005270:	4652      	mov	r2, sl
 8005272:	4649      	mov	r1, r9
 8005274:	4638      	mov	r0, r7
 8005276:	47c0      	blx	r8
 8005278:	3001      	adds	r0, #1
 800527a:	d103      	bne.n	8005284 <_printf_common+0xac>
 800527c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005284:	3501      	adds	r5, #1
 8005286:	e7c6      	b.n	8005216 <_printf_common+0x3e>
 8005288:	18e1      	adds	r1, r4, r3
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	2030      	movs	r0, #48	; 0x30
 800528e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005292:	4422      	add	r2, r4
 8005294:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005298:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800529c:	3302      	adds	r3, #2
 800529e:	e7c7      	b.n	8005230 <_printf_common+0x58>
 80052a0:	2301      	movs	r3, #1
 80052a2:	4622      	mov	r2, r4
 80052a4:	4649      	mov	r1, r9
 80052a6:	4638      	mov	r0, r7
 80052a8:	47c0      	blx	r8
 80052aa:	3001      	adds	r0, #1
 80052ac:	d0e6      	beq.n	800527c <_printf_common+0xa4>
 80052ae:	3601      	adds	r6, #1
 80052b0:	e7d9      	b.n	8005266 <_printf_common+0x8e>
	...

080052b4 <_printf_i>:
 80052b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052b8:	7e0f      	ldrb	r7, [r1, #24]
 80052ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052bc:	2f78      	cmp	r7, #120	; 0x78
 80052be:	4691      	mov	r9, r2
 80052c0:	4680      	mov	r8, r0
 80052c2:	460c      	mov	r4, r1
 80052c4:	469a      	mov	sl, r3
 80052c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052ca:	d807      	bhi.n	80052dc <_printf_i+0x28>
 80052cc:	2f62      	cmp	r7, #98	; 0x62
 80052ce:	d80a      	bhi.n	80052e6 <_printf_i+0x32>
 80052d0:	2f00      	cmp	r7, #0
 80052d2:	f000 80d8 	beq.w	8005486 <_printf_i+0x1d2>
 80052d6:	2f58      	cmp	r7, #88	; 0x58
 80052d8:	f000 80a3 	beq.w	8005422 <_printf_i+0x16e>
 80052dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052e4:	e03a      	b.n	800535c <_printf_i+0xa8>
 80052e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052ea:	2b15      	cmp	r3, #21
 80052ec:	d8f6      	bhi.n	80052dc <_printf_i+0x28>
 80052ee:	a101      	add	r1, pc, #4	; (adr r1, 80052f4 <_printf_i+0x40>)
 80052f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052f4:	0800534d 	.word	0x0800534d
 80052f8:	08005361 	.word	0x08005361
 80052fc:	080052dd 	.word	0x080052dd
 8005300:	080052dd 	.word	0x080052dd
 8005304:	080052dd 	.word	0x080052dd
 8005308:	080052dd 	.word	0x080052dd
 800530c:	08005361 	.word	0x08005361
 8005310:	080052dd 	.word	0x080052dd
 8005314:	080052dd 	.word	0x080052dd
 8005318:	080052dd 	.word	0x080052dd
 800531c:	080052dd 	.word	0x080052dd
 8005320:	0800546d 	.word	0x0800546d
 8005324:	08005391 	.word	0x08005391
 8005328:	0800544f 	.word	0x0800544f
 800532c:	080052dd 	.word	0x080052dd
 8005330:	080052dd 	.word	0x080052dd
 8005334:	0800548f 	.word	0x0800548f
 8005338:	080052dd 	.word	0x080052dd
 800533c:	08005391 	.word	0x08005391
 8005340:	080052dd 	.word	0x080052dd
 8005344:	080052dd 	.word	0x080052dd
 8005348:	08005457 	.word	0x08005457
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	1d1a      	adds	r2, r3, #4
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	602a      	str	r2, [r5, #0]
 8005354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005358:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800535c:	2301      	movs	r3, #1
 800535e:	e0a3      	b.n	80054a8 <_printf_i+0x1f4>
 8005360:	6820      	ldr	r0, [r4, #0]
 8005362:	6829      	ldr	r1, [r5, #0]
 8005364:	0606      	lsls	r6, r0, #24
 8005366:	f101 0304 	add.w	r3, r1, #4
 800536a:	d50a      	bpl.n	8005382 <_printf_i+0xce>
 800536c:	680e      	ldr	r6, [r1, #0]
 800536e:	602b      	str	r3, [r5, #0]
 8005370:	2e00      	cmp	r6, #0
 8005372:	da03      	bge.n	800537c <_printf_i+0xc8>
 8005374:	232d      	movs	r3, #45	; 0x2d
 8005376:	4276      	negs	r6, r6
 8005378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800537c:	485e      	ldr	r0, [pc, #376]	; (80054f8 <_printf_i+0x244>)
 800537e:	230a      	movs	r3, #10
 8005380:	e019      	b.n	80053b6 <_printf_i+0x102>
 8005382:	680e      	ldr	r6, [r1, #0]
 8005384:	602b      	str	r3, [r5, #0]
 8005386:	f010 0f40 	tst.w	r0, #64	; 0x40
 800538a:	bf18      	it	ne
 800538c:	b236      	sxthne	r6, r6
 800538e:	e7ef      	b.n	8005370 <_printf_i+0xbc>
 8005390:	682b      	ldr	r3, [r5, #0]
 8005392:	6820      	ldr	r0, [r4, #0]
 8005394:	1d19      	adds	r1, r3, #4
 8005396:	6029      	str	r1, [r5, #0]
 8005398:	0601      	lsls	r1, r0, #24
 800539a:	d501      	bpl.n	80053a0 <_printf_i+0xec>
 800539c:	681e      	ldr	r6, [r3, #0]
 800539e:	e002      	b.n	80053a6 <_printf_i+0xf2>
 80053a0:	0646      	lsls	r6, r0, #25
 80053a2:	d5fb      	bpl.n	800539c <_printf_i+0xe8>
 80053a4:	881e      	ldrh	r6, [r3, #0]
 80053a6:	4854      	ldr	r0, [pc, #336]	; (80054f8 <_printf_i+0x244>)
 80053a8:	2f6f      	cmp	r7, #111	; 0x6f
 80053aa:	bf0c      	ite	eq
 80053ac:	2308      	moveq	r3, #8
 80053ae:	230a      	movne	r3, #10
 80053b0:	2100      	movs	r1, #0
 80053b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053b6:	6865      	ldr	r5, [r4, #4]
 80053b8:	60a5      	str	r5, [r4, #8]
 80053ba:	2d00      	cmp	r5, #0
 80053bc:	bfa2      	ittt	ge
 80053be:	6821      	ldrge	r1, [r4, #0]
 80053c0:	f021 0104 	bicge.w	r1, r1, #4
 80053c4:	6021      	strge	r1, [r4, #0]
 80053c6:	b90e      	cbnz	r6, 80053cc <_printf_i+0x118>
 80053c8:	2d00      	cmp	r5, #0
 80053ca:	d04d      	beq.n	8005468 <_printf_i+0x1b4>
 80053cc:	4615      	mov	r5, r2
 80053ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80053d2:	fb03 6711 	mls	r7, r3, r1, r6
 80053d6:	5dc7      	ldrb	r7, [r0, r7]
 80053d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053dc:	4637      	mov	r7, r6
 80053de:	42bb      	cmp	r3, r7
 80053e0:	460e      	mov	r6, r1
 80053e2:	d9f4      	bls.n	80053ce <_printf_i+0x11a>
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d10b      	bne.n	8005400 <_printf_i+0x14c>
 80053e8:	6823      	ldr	r3, [r4, #0]
 80053ea:	07de      	lsls	r6, r3, #31
 80053ec:	d508      	bpl.n	8005400 <_printf_i+0x14c>
 80053ee:	6923      	ldr	r3, [r4, #16]
 80053f0:	6861      	ldr	r1, [r4, #4]
 80053f2:	4299      	cmp	r1, r3
 80053f4:	bfde      	ittt	le
 80053f6:	2330      	movle	r3, #48	; 0x30
 80053f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005400:	1b52      	subs	r2, r2, r5
 8005402:	6122      	str	r2, [r4, #16]
 8005404:	f8cd a000 	str.w	sl, [sp]
 8005408:	464b      	mov	r3, r9
 800540a:	aa03      	add	r2, sp, #12
 800540c:	4621      	mov	r1, r4
 800540e:	4640      	mov	r0, r8
 8005410:	f7ff fee2 	bl	80051d8 <_printf_common>
 8005414:	3001      	adds	r0, #1
 8005416:	d14c      	bne.n	80054b2 <_printf_i+0x1fe>
 8005418:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800541c:	b004      	add	sp, #16
 800541e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005422:	4835      	ldr	r0, [pc, #212]	; (80054f8 <_printf_i+0x244>)
 8005424:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005428:	6829      	ldr	r1, [r5, #0]
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005430:	6029      	str	r1, [r5, #0]
 8005432:	061d      	lsls	r5, r3, #24
 8005434:	d514      	bpl.n	8005460 <_printf_i+0x1ac>
 8005436:	07df      	lsls	r7, r3, #31
 8005438:	bf44      	itt	mi
 800543a:	f043 0320 	orrmi.w	r3, r3, #32
 800543e:	6023      	strmi	r3, [r4, #0]
 8005440:	b91e      	cbnz	r6, 800544a <_printf_i+0x196>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	f023 0320 	bic.w	r3, r3, #32
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	2310      	movs	r3, #16
 800544c:	e7b0      	b.n	80053b0 <_printf_i+0xfc>
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	f043 0320 	orr.w	r3, r3, #32
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	2378      	movs	r3, #120	; 0x78
 8005458:	4828      	ldr	r0, [pc, #160]	; (80054fc <_printf_i+0x248>)
 800545a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800545e:	e7e3      	b.n	8005428 <_printf_i+0x174>
 8005460:	0659      	lsls	r1, r3, #25
 8005462:	bf48      	it	mi
 8005464:	b2b6      	uxthmi	r6, r6
 8005466:	e7e6      	b.n	8005436 <_printf_i+0x182>
 8005468:	4615      	mov	r5, r2
 800546a:	e7bb      	b.n	80053e4 <_printf_i+0x130>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	6826      	ldr	r6, [r4, #0]
 8005470:	6961      	ldr	r1, [r4, #20]
 8005472:	1d18      	adds	r0, r3, #4
 8005474:	6028      	str	r0, [r5, #0]
 8005476:	0635      	lsls	r5, r6, #24
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	d501      	bpl.n	8005480 <_printf_i+0x1cc>
 800547c:	6019      	str	r1, [r3, #0]
 800547e:	e002      	b.n	8005486 <_printf_i+0x1d2>
 8005480:	0670      	lsls	r0, r6, #25
 8005482:	d5fb      	bpl.n	800547c <_printf_i+0x1c8>
 8005484:	8019      	strh	r1, [r3, #0]
 8005486:	2300      	movs	r3, #0
 8005488:	6123      	str	r3, [r4, #16]
 800548a:	4615      	mov	r5, r2
 800548c:	e7ba      	b.n	8005404 <_printf_i+0x150>
 800548e:	682b      	ldr	r3, [r5, #0]
 8005490:	1d1a      	adds	r2, r3, #4
 8005492:	602a      	str	r2, [r5, #0]
 8005494:	681d      	ldr	r5, [r3, #0]
 8005496:	6862      	ldr	r2, [r4, #4]
 8005498:	2100      	movs	r1, #0
 800549a:	4628      	mov	r0, r5
 800549c:	f7fa fea0 	bl	80001e0 <memchr>
 80054a0:	b108      	cbz	r0, 80054a6 <_printf_i+0x1f2>
 80054a2:	1b40      	subs	r0, r0, r5
 80054a4:	6060      	str	r0, [r4, #4]
 80054a6:	6863      	ldr	r3, [r4, #4]
 80054a8:	6123      	str	r3, [r4, #16]
 80054aa:	2300      	movs	r3, #0
 80054ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054b0:	e7a8      	b.n	8005404 <_printf_i+0x150>
 80054b2:	6923      	ldr	r3, [r4, #16]
 80054b4:	462a      	mov	r2, r5
 80054b6:	4649      	mov	r1, r9
 80054b8:	4640      	mov	r0, r8
 80054ba:	47d0      	blx	sl
 80054bc:	3001      	adds	r0, #1
 80054be:	d0ab      	beq.n	8005418 <_printf_i+0x164>
 80054c0:	6823      	ldr	r3, [r4, #0]
 80054c2:	079b      	lsls	r3, r3, #30
 80054c4:	d413      	bmi.n	80054ee <_printf_i+0x23a>
 80054c6:	68e0      	ldr	r0, [r4, #12]
 80054c8:	9b03      	ldr	r3, [sp, #12]
 80054ca:	4298      	cmp	r0, r3
 80054cc:	bfb8      	it	lt
 80054ce:	4618      	movlt	r0, r3
 80054d0:	e7a4      	b.n	800541c <_printf_i+0x168>
 80054d2:	2301      	movs	r3, #1
 80054d4:	4632      	mov	r2, r6
 80054d6:	4649      	mov	r1, r9
 80054d8:	4640      	mov	r0, r8
 80054da:	47d0      	blx	sl
 80054dc:	3001      	adds	r0, #1
 80054de:	d09b      	beq.n	8005418 <_printf_i+0x164>
 80054e0:	3501      	adds	r5, #1
 80054e2:	68e3      	ldr	r3, [r4, #12]
 80054e4:	9903      	ldr	r1, [sp, #12]
 80054e6:	1a5b      	subs	r3, r3, r1
 80054e8:	42ab      	cmp	r3, r5
 80054ea:	dcf2      	bgt.n	80054d2 <_printf_i+0x21e>
 80054ec:	e7eb      	b.n	80054c6 <_printf_i+0x212>
 80054ee:	2500      	movs	r5, #0
 80054f0:	f104 0619 	add.w	r6, r4, #25
 80054f4:	e7f5      	b.n	80054e2 <_printf_i+0x22e>
 80054f6:	bf00      	nop
 80054f8:	08005889 	.word	0x08005889
 80054fc:	0800589a 	.word	0x0800589a

08005500 <_read_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4d07      	ldr	r5, [pc, #28]	; (8005520 <_read_r+0x20>)
 8005504:	4604      	mov	r4, r0
 8005506:	4608      	mov	r0, r1
 8005508:	4611      	mov	r1, r2
 800550a:	2200      	movs	r2, #0
 800550c:	602a      	str	r2, [r5, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	f7fb fea2 	bl	8001258 <_read>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d102      	bne.n	800551e <_read_r+0x1e>
 8005518:	682b      	ldr	r3, [r5, #0]
 800551a:	b103      	cbz	r3, 800551e <_read_r+0x1e>
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	2000425c 	.word	0x2000425c

08005524 <__swbuf_r>:
 8005524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005526:	460e      	mov	r6, r1
 8005528:	4614      	mov	r4, r2
 800552a:	4605      	mov	r5, r0
 800552c:	b118      	cbz	r0, 8005536 <__swbuf_r+0x12>
 800552e:	6983      	ldr	r3, [r0, #24]
 8005530:	b90b      	cbnz	r3, 8005536 <__swbuf_r+0x12>
 8005532:	f7ff f971 	bl	8004818 <__sinit>
 8005536:	4b21      	ldr	r3, [pc, #132]	; (80055bc <__swbuf_r+0x98>)
 8005538:	429c      	cmp	r4, r3
 800553a:	d12b      	bne.n	8005594 <__swbuf_r+0x70>
 800553c:	686c      	ldr	r4, [r5, #4]
 800553e:	69a3      	ldr	r3, [r4, #24]
 8005540:	60a3      	str	r3, [r4, #8]
 8005542:	89a3      	ldrh	r3, [r4, #12]
 8005544:	071a      	lsls	r2, r3, #28
 8005546:	d52f      	bpl.n	80055a8 <__swbuf_r+0x84>
 8005548:	6923      	ldr	r3, [r4, #16]
 800554a:	b36b      	cbz	r3, 80055a8 <__swbuf_r+0x84>
 800554c:	6923      	ldr	r3, [r4, #16]
 800554e:	6820      	ldr	r0, [r4, #0]
 8005550:	1ac0      	subs	r0, r0, r3
 8005552:	6963      	ldr	r3, [r4, #20]
 8005554:	b2f6      	uxtb	r6, r6
 8005556:	4283      	cmp	r3, r0
 8005558:	4637      	mov	r7, r6
 800555a:	dc04      	bgt.n	8005566 <__swbuf_r+0x42>
 800555c:	4621      	mov	r1, r4
 800555e:	4628      	mov	r0, r5
 8005560:	f7ff fc3a 	bl	8004dd8 <_fflush_r>
 8005564:	bb30      	cbnz	r0, 80055b4 <__swbuf_r+0x90>
 8005566:	68a3      	ldr	r3, [r4, #8]
 8005568:	3b01      	subs	r3, #1
 800556a:	60a3      	str	r3, [r4, #8]
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	1c5a      	adds	r2, r3, #1
 8005570:	6022      	str	r2, [r4, #0]
 8005572:	701e      	strb	r6, [r3, #0]
 8005574:	6963      	ldr	r3, [r4, #20]
 8005576:	3001      	adds	r0, #1
 8005578:	4283      	cmp	r3, r0
 800557a:	d004      	beq.n	8005586 <__swbuf_r+0x62>
 800557c:	89a3      	ldrh	r3, [r4, #12]
 800557e:	07db      	lsls	r3, r3, #31
 8005580:	d506      	bpl.n	8005590 <__swbuf_r+0x6c>
 8005582:	2e0a      	cmp	r6, #10
 8005584:	d104      	bne.n	8005590 <__swbuf_r+0x6c>
 8005586:	4621      	mov	r1, r4
 8005588:	4628      	mov	r0, r5
 800558a:	f7ff fc25 	bl	8004dd8 <_fflush_r>
 800558e:	b988      	cbnz	r0, 80055b4 <__swbuf_r+0x90>
 8005590:	4638      	mov	r0, r7
 8005592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005594:	4b0a      	ldr	r3, [pc, #40]	; (80055c0 <__swbuf_r+0x9c>)
 8005596:	429c      	cmp	r4, r3
 8005598:	d101      	bne.n	800559e <__swbuf_r+0x7a>
 800559a:	68ac      	ldr	r4, [r5, #8]
 800559c:	e7cf      	b.n	800553e <__swbuf_r+0x1a>
 800559e:	4b09      	ldr	r3, [pc, #36]	; (80055c4 <__swbuf_r+0xa0>)
 80055a0:	429c      	cmp	r4, r3
 80055a2:	bf08      	it	eq
 80055a4:	68ec      	ldreq	r4, [r5, #12]
 80055a6:	e7ca      	b.n	800553e <__swbuf_r+0x1a>
 80055a8:	4621      	mov	r1, r4
 80055aa:	4628      	mov	r0, r5
 80055ac:	f000 f80c 	bl	80055c8 <__swsetup_r>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	d0cb      	beq.n	800554c <__swbuf_r+0x28>
 80055b4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80055b8:	e7ea      	b.n	8005590 <__swbuf_r+0x6c>
 80055ba:	bf00      	nop
 80055bc:	08005834 	.word	0x08005834
 80055c0:	08005854 	.word	0x08005854
 80055c4:	08005814 	.word	0x08005814

080055c8 <__swsetup_r>:
 80055c8:	4b32      	ldr	r3, [pc, #200]	; (8005694 <__swsetup_r+0xcc>)
 80055ca:	b570      	push	{r4, r5, r6, lr}
 80055cc:	681d      	ldr	r5, [r3, #0]
 80055ce:	4606      	mov	r6, r0
 80055d0:	460c      	mov	r4, r1
 80055d2:	b125      	cbz	r5, 80055de <__swsetup_r+0x16>
 80055d4:	69ab      	ldr	r3, [r5, #24]
 80055d6:	b913      	cbnz	r3, 80055de <__swsetup_r+0x16>
 80055d8:	4628      	mov	r0, r5
 80055da:	f7ff f91d 	bl	8004818 <__sinit>
 80055de:	4b2e      	ldr	r3, [pc, #184]	; (8005698 <__swsetup_r+0xd0>)
 80055e0:	429c      	cmp	r4, r3
 80055e2:	d10f      	bne.n	8005604 <__swsetup_r+0x3c>
 80055e4:	686c      	ldr	r4, [r5, #4]
 80055e6:	89a3      	ldrh	r3, [r4, #12]
 80055e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055ec:	0719      	lsls	r1, r3, #28
 80055ee:	d42c      	bmi.n	800564a <__swsetup_r+0x82>
 80055f0:	06dd      	lsls	r5, r3, #27
 80055f2:	d411      	bmi.n	8005618 <__swsetup_r+0x50>
 80055f4:	2309      	movs	r3, #9
 80055f6:	6033      	str	r3, [r6, #0]
 80055f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80055fc:	81a3      	strh	r3, [r4, #12]
 80055fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005602:	e03e      	b.n	8005682 <__swsetup_r+0xba>
 8005604:	4b25      	ldr	r3, [pc, #148]	; (800569c <__swsetup_r+0xd4>)
 8005606:	429c      	cmp	r4, r3
 8005608:	d101      	bne.n	800560e <__swsetup_r+0x46>
 800560a:	68ac      	ldr	r4, [r5, #8]
 800560c:	e7eb      	b.n	80055e6 <__swsetup_r+0x1e>
 800560e:	4b24      	ldr	r3, [pc, #144]	; (80056a0 <__swsetup_r+0xd8>)
 8005610:	429c      	cmp	r4, r3
 8005612:	bf08      	it	eq
 8005614:	68ec      	ldreq	r4, [r5, #12]
 8005616:	e7e6      	b.n	80055e6 <__swsetup_r+0x1e>
 8005618:	0758      	lsls	r0, r3, #29
 800561a:	d512      	bpl.n	8005642 <__swsetup_r+0x7a>
 800561c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800561e:	b141      	cbz	r1, 8005632 <__swsetup_r+0x6a>
 8005620:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005624:	4299      	cmp	r1, r3
 8005626:	d002      	beq.n	800562e <__swsetup_r+0x66>
 8005628:	4630      	mov	r0, r6
 800562a:	f7ff fc2f 	bl	8004e8c <_free_r>
 800562e:	2300      	movs	r3, #0
 8005630:	6363      	str	r3, [r4, #52]	; 0x34
 8005632:	89a3      	ldrh	r3, [r4, #12]
 8005634:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005638:	81a3      	strh	r3, [r4, #12]
 800563a:	2300      	movs	r3, #0
 800563c:	6063      	str	r3, [r4, #4]
 800563e:	6923      	ldr	r3, [r4, #16]
 8005640:	6023      	str	r3, [r4, #0]
 8005642:	89a3      	ldrh	r3, [r4, #12]
 8005644:	f043 0308 	orr.w	r3, r3, #8
 8005648:	81a3      	strh	r3, [r4, #12]
 800564a:	6923      	ldr	r3, [r4, #16]
 800564c:	b94b      	cbnz	r3, 8005662 <__swsetup_r+0x9a>
 800564e:	89a3      	ldrh	r3, [r4, #12]
 8005650:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005658:	d003      	beq.n	8005662 <__swsetup_r+0x9a>
 800565a:	4621      	mov	r1, r4
 800565c:	4630      	mov	r0, r6
 800565e:	f000 f847 	bl	80056f0 <__smakebuf_r>
 8005662:	89a0      	ldrh	r0, [r4, #12]
 8005664:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005668:	f010 0301 	ands.w	r3, r0, #1
 800566c:	d00a      	beq.n	8005684 <__swsetup_r+0xbc>
 800566e:	2300      	movs	r3, #0
 8005670:	60a3      	str	r3, [r4, #8]
 8005672:	6963      	ldr	r3, [r4, #20]
 8005674:	425b      	negs	r3, r3
 8005676:	61a3      	str	r3, [r4, #24]
 8005678:	6923      	ldr	r3, [r4, #16]
 800567a:	b943      	cbnz	r3, 800568e <__swsetup_r+0xc6>
 800567c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005680:	d1ba      	bne.n	80055f8 <__swsetup_r+0x30>
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	0781      	lsls	r1, r0, #30
 8005686:	bf58      	it	pl
 8005688:	6963      	ldrpl	r3, [r4, #20]
 800568a:	60a3      	str	r3, [r4, #8]
 800568c:	e7f4      	b.n	8005678 <__swsetup_r+0xb0>
 800568e:	2000      	movs	r0, #0
 8005690:	e7f7      	b.n	8005682 <__swsetup_r+0xba>
 8005692:	bf00      	nop
 8005694:	20000010 	.word	0x20000010
 8005698:	08005834 	.word	0x08005834
 800569c:	08005854 	.word	0x08005854
 80056a0:	08005814 	.word	0x08005814

080056a4 <__swhatbuf_r>:
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	460e      	mov	r6, r1
 80056a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ac:	2900      	cmp	r1, #0
 80056ae:	b096      	sub	sp, #88	; 0x58
 80056b0:	4614      	mov	r4, r2
 80056b2:	461d      	mov	r5, r3
 80056b4:	da08      	bge.n	80056c8 <__swhatbuf_r+0x24>
 80056b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	602a      	str	r2, [r5, #0]
 80056be:	061a      	lsls	r2, r3, #24
 80056c0:	d410      	bmi.n	80056e4 <__swhatbuf_r+0x40>
 80056c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056c6:	e00e      	b.n	80056e6 <__swhatbuf_r+0x42>
 80056c8:	466a      	mov	r2, sp
 80056ca:	f000 f851 	bl	8005770 <_fstat_r>
 80056ce:	2800      	cmp	r0, #0
 80056d0:	dbf1      	blt.n	80056b6 <__swhatbuf_r+0x12>
 80056d2:	9a01      	ldr	r2, [sp, #4]
 80056d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80056d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80056dc:	425a      	negs	r2, r3
 80056de:	415a      	adcs	r2, r3
 80056e0:	602a      	str	r2, [r5, #0]
 80056e2:	e7ee      	b.n	80056c2 <__swhatbuf_r+0x1e>
 80056e4:	2340      	movs	r3, #64	; 0x40
 80056e6:	2000      	movs	r0, #0
 80056e8:	6023      	str	r3, [r4, #0]
 80056ea:	b016      	add	sp, #88	; 0x58
 80056ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080056f0 <__smakebuf_r>:
 80056f0:	898b      	ldrh	r3, [r1, #12]
 80056f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80056f4:	079d      	lsls	r5, r3, #30
 80056f6:	4606      	mov	r6, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	d507      	bpl.n	800570c <__smakebuf_r+0x1c>
 80056fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005700:	6023      	str	r3, [r4, #0]
 8005702:	6123      	str	r3, [r4, #16]
 8005704:	2301      	movs	r3, #1
 8005706:	6163      	str	r3, [r4, #20]
 8005708:	b002      	add	sp, #8
 800570a:	bd70      	pop	{r4, r5, r6, pc}
 800570c:	ab01      	add	r3, sp, #4
 800570e:	466a      	mov	r2, sp
 8005710:	f7ff ffc8 	bl	80056a4 <__swhatbuf_r>
 8005714:	9900      	ldr	r1, [sp, #0]
 8005716:	4605      	mov	r5, r0
 8005718:	4630      	mov	r0, r6
 800571a:	f7ff f96b 	bl	80049f4 <_malloc_r>
 800571e:	b948      	cbnz	r0, 8005734 <__smakebuf_r+0x44>
 8005720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005724:	059a      	lsls	r2, r3, #22
 8005726:	d4ef      	bmi.n	8005708 <__smakebuf_r+0x18>
 8005728:	f023 0303 	bic.w	r3, r3, #3
 800572c:	f043 0302 	orr.w	r3, r3, #2
 8005730:	81a3      	strh	r3, [r4, #12]
 8005732:	e7e3      	b.n	80056fc <__smakebuf_r+0xc>
 8005734:	4b0d      	ldr	r3, [pc, #52]	; (800576c <__smakebuf_r+0x7c>)
 8005736:	62b3      	str	r3, [r6, #40]	; 0x28
 8005738:	89a3      	ldrh	r3, [r4, #12]
 800573a:	6020      	str	r0, [r4, #0]
 800573c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005740:	81a3      	strh	r3, [r4, #12]
 8005742:	9b00      	ldr	r3, [sp, #0]
 8005744:	6163      	str	r3, [r4, #20]
 8005746:	9b01      	ldr	r3, [sp, #4]
 8005748:	6120      	str	r0, [r4, #16]
 800574a:	b15b      	cbz	r3, 8005764 <__smakebuf_r+0x74>
 800574c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005750:	4630      	mov	r0, r6
 8005752:	f000 f81f 	bl	8005794 <_isatty_r>
 8005756:	b128      	cbz	r0, 8005764 <__smakebuf_r+0x74>
 8005758:	89a3      	ldrh	r3, [r4, #12]
 800575a:	f023 0303 	bic.w	r3, r3, #3
 800575e:	f043 0301 	orr.w	r3, r3, #1
 8005762:	81a3      	strh	r3, [r4, #12]
 8005764:	89a0      	ldrh	r0, [r4, #12]
 8005766:	4305      	orrs	r5, r0
 8005768:	81a5      	strh	r5, [r4, #12]
 800576a:	e7cd      	b.n	8005708 <__smakebuf_r+0x18>
 800576c:	080047b1 	.word	0x080047b1

08005770 <_fstat_r>:
 8005770:	b538      	push	{r3, r4, r5, lr}
 8005772:	4d07      	ldr	r5, [pc, #28]	; (8005790 <_fstat_r+0x20>)
 8005774:	2300      	movs	r3, #0
 8005776:	4604      	mov	r4, r0
 8005778:	4608      	mov	r0, r1
 800577a:	4611      	mov	r1, r2
 800577c:	602b      	str	r3, [r5, #0]
 800577e:	f7fb fd94 	bl	80012aa <_fstat>
 8005782:	1c43      	adds	r3, r0, #1
 8005784:	d102      	bne.n	800578c <_fstat_r+0x1c>
 8005786:	682b      	ldr	r3, [r5, #0]
 8005788:	b103      	cbz	r3, 800578c <_fstat_r+0x1c>
 800578a:	6023      	str	r3, [r4, #0]
 800578c:	bd38      	pop	{r3, r4, r5, pc}
 800578e:	bf00      	nop
 8005790:	2000425c 	.word	0x2000425c

08005794 <_isatty_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4d06      	ldr	r5, [pc, #24]	; (80057b0 <_isatty_r+0x1c>)
 8005798:	2300      	movs	r3, #0
 800579a:	4604      	mov	r4, r0
 800579c:	4608      	mov	r0, r1
 800579e:	602b      	str	r3, [r5, #0]
 80057a0:	f7fb fd93 	bl	80012ca <_isatty>
 80057a4:	1c43      	adds	r3, r0, #1
 80057a6:	d102      	bne.n	80057ae <_isatty_r+0x1a>
 80057a8:	682b      	ldr	r3, [r5, #0]
 80057aa:	b103      	cbz	r3, 80057ae <_isatty_r+0x1a>
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	bd38      	pop	{r3, r4, r5, pc}
 80057b0:	2000425c 	.word	0x2000425c

080057b4 <_init>:
 80057b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b6:	bf00      	nop
 80057b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ba:	bc08      	pop	{r3}
 80057bc:	469e      	mov	lr, r3
 80057be:	4770      	bx	lr

080057c0 <_fini>:
 80057c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c2:	bf00      	nop
 80057c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057c6:	bc08      	pop	{r3}
 80057c8:	469e      	mov	lr, r3
 80057ca:	4770      	bx	lr
