/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_3z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [63:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_0z[6]) & celloutsig_1_5z[4]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[7] ^ celloutsig_1_1z[8]);
  reg [8:0] _02_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= in_data[34:26];
  assign out_data[40:32] = _02_;
  assign celloutsig_1_0z = in_data[178:167] & in_data[146:135];
  assign celloutsig_1_16z = in_data[160:129] >= celloutsig_1_1z[33:2];
  assign celloutsig_1_4z = celloutsig_1_1z[23:20] > { celloutsig_1_0z[10:8], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z[8:4], celloutsig_1_6z, celloutsig_1_2z } <= { celloutsig_1_5z[3], celloutsig_1_8z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z[6:2], celloutsig_1_9z };
  assign celloutsig_0_3z = in_data[25:21] | out_data[40:36];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z } | { in_data[165:163], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[131:115], celloutsig_1_2z } | { in_data[135:133], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_7z = | celloutsig_1_5z[8:4];
  assign celloutsig_1_5z = celloutsig_1_0z << celloutsig_1_0z;
  assign celloutsig_1_1z = { in_data[180:177], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[147:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_0z[8:3] >>> celloutsig_1_1z[16:11];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } >>> { celloutsig_1_8z[4:3], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z[6], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z } ^ celloutsig_1_1z[52:47];
  assign celloutsig_1_18z = ~((celloutsig_1_1z[40] & celloutsig_1_12z[11]) | (celloutsig_1_7z & celloutsig_1_16z));
  assign { out_data[128], out_data[101:96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z };
endmodule
