// Seed: 2936244188
macromodule module_0 #(
    parameter id_6 = 32'd24
) (
    input tri id_0
    , id_5,
    input supply0 id_1,
    input wand id_2,
    input wire id_3
);
  assign id_5 = id_1;
  assign module_1._id_5 = 0;
  tri1 _id_6 = 1'b0;
  logic id_7;
  logic [id_6 : 1] id_8;
  logic id_9;
  wire id_10 = 1;
  wand id_11 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd12
) (
    input supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    input wor id_3
);
  for (_id_5 = 1'b0; -1; id_1 = -1) begin : LABEL_0
    final begin : LABEL_1
      id_1 <= id_0;
      id_1 <= 1'b0;
    end
  end
  logic id_6;
  wire [~  (  id_5  ) : 1] id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
