{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482064581256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482064581257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 07:36:20 2016 " "Processing started: Sun Dec 18 07:36:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482064581257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482064581257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482064581257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1482064582797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6809/cpu09l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6809/cpu09l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6809/cpu09l.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583721 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6809/cpu09l.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583730 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583745 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583751 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583755 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583769 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583775 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583784 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583791 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583798 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583812 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583819 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583824 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583837 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/6502/m6502_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/6502/m6502_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6502_basic_rom-SYN " "Found design unit 1: m6502_basic_rom-SYN" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/6502/M6502_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583842 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6502_BASIC_ROM " "Found entity 1: M6502_BASIC_ROM" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/6502/M6502_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/z80/z80_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/z80/z80_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_basic_rom-SYN " "Found design unit 1: z80_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_BASIC_ROM " "Found entity 1: Z80_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583853 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583870 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583875 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583881 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583886 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/ep2c5-cyclone-ii-mini-board/multicomp/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583892 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064583892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064583892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482064584081 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd1 Microcomputer.vhd(33) " "VHDL Signal Declaration warning at Microcomputer.vhd(33): used implicit default value for signal \"txd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584085 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts1 Microcomputer.vhd(34) " "VHDL Signal Declaration warning at Microcomputer.vhd(34): used implicit default value for signal \"rts1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584085 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd2 Microcomputer.vhd(37) " "VHDL Signal Declaration warning at Microcomputer.vhd(37): used implicit default value for signal \"txd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584085 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 Microcomputer.vhd(38) " "VHDL Signal Declaration warning at Microcomputer.vhd(38): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584085 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCS Microcomputer.vhd(55) " "VHDL Signal Declaration warning at Microcomputer.vhd(55): used implicit default value for signal \"sdCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584086 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdMOSI Microcomputer.vhd(56) " "VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal \"sdMOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584086 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdSCLK Microcomputer.vhd(58) " "VHDL Signal Declaration warning at Microcomputer.vhd(58): used implicit default value for signal \"sdSCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584086 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "driveLED Microcomputer.vhd(59) " "VHDL Signal Declaration warning at Microcomputer.vhd(59): used explicit default value for signal \"driveLED\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1482064584086 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internalRam1DataOut Microcomputer.vhd(72) " "VHDL Signal Declaration warning at Microcomputer.vhd(72): used implicit default value for signal \"internalRam1DataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584087 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "interface2DataOut Microcomputer.vhd(75) " "VHDL Signal Declaration warning at Microcomputer.vhd(75): used implicit default value for signal \"interface2DataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584087 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCardDataOut Microcomputer.vhd(76) " "VHDL Signal Declaration warning at Microcomputer.vhd(76): used implicit default value for signal \"sdCardDataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584087 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(87) " "Verilog HDL or VHDL warning at Microcomputer.vhd(87): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482064584087 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_internalRam1CS Microcomputer.vhd(91) " "VHDL Signal Declaration warning at Microcomputer.vhd(91): used explicit default value for signal \"n_internalRam1CS\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1482064584087 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serialClock Microcomputer.vhd(102) " "Verilog HDL or VHDL warning at Microcomputer.vhd(102): object \"serialClock\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482064584088 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdClock Microcomputer.vhd(103) " "Verilog HDL or VHDL warning at Microcomputer.vhd(103): object \"sdClock\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482064584088 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../Components/Z80/T80s.vhd" "u0" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../Components/Z80/T80.vhd" "mcode" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../Components/Z80/T80.vhd" "alu" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../Components/Z80/T80.vhd" "Regs" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_BASIC_ROM Z80_BASIC_ROM:rom1 " "Elaborating entity \"Z80_BASIC_ROM\" for hierarchy \"Z80_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064584280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/Z80/BASIC.HEX " "Parameter \"init_file\" = \"../ROMS/Z80/BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584282 ""}  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482064584282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5m81 " "Found entity 1: altsyncram_5m81" {  } { { "db/altsyncram_5m81.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/altsyncram_5m81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064584392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064584392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5m81 Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated " "Elaborating entity \"altsyncram_5m81\" for hierarchy \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064584511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064584511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_5m81.tdf" "deep_decode" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/altsyncram_5m81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064584616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064584616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"Z80_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_5m81:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_5m81.tdf" "mux2" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/altsyncram_5m81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io1 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064584630 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dispAttRDData SBCTextDisplayRGB.vhd(136) " "VHDL Signal Declaration warning at SBCTextDisplayRGB.vhd(136): used implicit default value for signal \"dispAttRDData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1482064584634 "|Microcomputer|SBCTextDisplayRGB:io1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGABoldRom SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom " "Elaborating entity \"CGABoldRom\" for hierarchy \"SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_CHARS:fontRom" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "altsyncram_component" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Components/TERMINAL/CGAFontBold.HEX " "Parameter \"init_file\" = \"../../Components/TERMINAL/CGAFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585072 ""}  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482064585072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ma1 " "Found entity 1: altsyncram_8ma1" {  } { { "db/altsyncram_8ma1.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/altsyncram_8ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064585194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064585194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ma1 SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_8ma1:auto_generated " "Elaborating entity \"altsyncram_8ma1\" for hierarchy \"SBCTextDisplayRGB:io1\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_8ma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585235 ""}  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482064585235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v272 " "Found entity 1: altsyncram_v272" {  } { { "db/altsyncram_v272.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/altsyncram_v272.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064585345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064585345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v272 SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_v272:auto_generated " "Elaborating entity \"altsyncram_v272\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_v272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064585349 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io1\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io1\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 151 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1482064588366 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1482064588366 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 372 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064596017 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod1\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064596017 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1482064596017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064596085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064596085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064596085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064596085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482064596085 ""}  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482064596085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_08m " "Found entity 1: lpm_divide_08m" {  } { { "db/lpm_divide_08m.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/lpm_divide_08m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064596188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064596188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064596209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064596209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064596246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064596246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064596364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064596364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482064596468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482064596468 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 90 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 87 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 89 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 963 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80.vhd" 347 -1 0 } } { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 806 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Components/Z80/T80s.vhd" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482064598056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1482064598057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txd1 GND " "Pin \"txd1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|txd1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts1 GND " "Pin \"rts1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|rts1"} { "Warning" "WMLS_MLS_STUCK_PIN" "txd2 GND " "Pin \"txd2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|txd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|rts2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdCS GND " "Pin \"sdCS\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|sdCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdMOSI GND " "Pin \"sdMOSI\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|sdMOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdSCLK GND " "Pin \"sdSCLK\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|sdSCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "driveLED VCC " "Pin \"driveLED\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482064610649 "|Microcomputer|driveLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482064610649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1482064621831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482064622583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064622583 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd1 " "No output dependent on input pin \"rxd1\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064623127 "|Microcomputer|rxd1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd2 " "No output dependent on input pin \"rxd2\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064623127 "|Microcomputer|rxd2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdMISO " "No output dependent on input pin \"sdMISO\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/Multicomp/Microcomputer/Microcomputer.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482064623127 "|Microcomputer|sdMISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1482064623127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3766 " "Implemented 3766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482064623130 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482064623130 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482064623130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3682 " "Implemented 3682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482064623130 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482064623130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482064623130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482064623229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 07:37:03 2016 " "Processing ended: Sun Dec 18 07:37:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482064623229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482064623229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482064623229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482064623229 ""}
