INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
