EESchema Schematic File Version 2  date czw, 22 mar 2012, 13:02:32
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:metrologia
LIBS:lab-cache
EELAYER 43  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 1 1
Title "noname.sch"
Date "22 mar 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	5570 3990 5570 4040
Wire Wire Line
	5570 4040 4930 4040
Wire Wire Line
	4930 4040 4930 3520
Wire Wire Line
	4930 3520 4580 3520
Wire Wire Line
	4580 3370 4930 3370
Wire Wire Line
	4930 3370 4930 2930
Wire Wire Line
	4930 2930 5570 2930
Wire Wire Line
	5570 2930 5570 3030
$Comp
L GEN U?
U 1 1 4F6B1472
P 5570 3510
F 0 "U?" H 5635 3280 60  0000 C CNN
F 1 "GEN" H 5475 3730 60  0000 C CNN
	1    5570 3510
	1    0    0    -1  
$EndComp
$Comp
L RIGOL_3051 U?
U 1 1 4F6B13E7
P 3780 3520
F 0 "U?" H 4230 3170 60  0000 C CNN
F 1 "RIGOL_3051" H 4030 3870 60  0000 C CNN
	1    3780 3520
	1    0    0    -1  
$EndComp
$EndSCHEMATC
