#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul  7 11:47:36 2023
# Process ID: 13664
# Current directory: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11892 C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.xpr
# Log file: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/vivado.log
# Journal file: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1071.520 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/new/core.v w ]
add_files C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/new/core.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.148 ; gain = 4.629
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ex ex_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference if_id if_id_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference id_ex id_ex_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference regs regs_0
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'reg1_o'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'reg2_o'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'reg_i'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference ifetch ifetch_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference pc_reg pc_reg_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 262 -59} [get_bd_cells pc_reg_0]
create_bd_cell -type module -reference rom rom_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference id id_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_port -dir I -type clk -freq_hz 25000000 clk
connect_bd_net [get_bd_pins /regs_0/clk] [get_bd_ports clk]
endgroup
set_property location {-199 80} [get_bd_ports clk]
set_property location {-45 71} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins regs_0/reg1_raddr_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /regs_0/reg1_raddr_i(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports clk] [get_bd_pins regs_0/reg1_raddr_i]'
set_property location {-87 24} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins id_ex_0/clk]
regenerate_bd_layout
connect_bd_net [get_bd_ports clk] [get_bd_pins if_id_0/clk]
regenerate_bd_layout
connect_bd_net [get_bd_ports clk] [get_bd_pins pc_reg_0/clk]
regenerate_bd_layout
startgroup
create_bd_port -dir I -type rst rst
connect_bd_net [get_bd_pins /id_ex_0/rst] [get_bd_ports rst]
endgroup
connect_bd_net [get_bd_ports rst] [get_bd_pins if_id_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins regs_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins pc_reg_0/rst]
connect_bd_net [get_bd_pins pc_reg_0/pc_o] [get_bd_pins ifetch_0/pc_addr_i]
connect_bd_net [get_bd_pins ifetch_0/if2rom_addr_o] [get_bd_pins rom_0/inst_addr_i]
connect_bd_net [get_bd_pins rom_0/inst_o] [get_bd_pins ifetch_0/rom_inst_i]
regenerate_bd_layout
connect_bd_net [get_bd_pins ifetch_0/inst_addr_o] [get_bd_pins if_id_0/inst_addr_i]
connect_bd_net [get_bd_pins ifetch_0/inst_o] [get_bd_pins if_id_0/inst_i]
connect_bd_net [get_bd_pins if_id_0/inst_addr_o] [get_bd_pins id_0/inst_addr_i]
connect_bd_net [get_bd_pins if_id_0/inst_o] [get_bd_pins id_0/inst_i]
regenerate_bd_layout
connect_bd_net [get_bd_pins id_0/reg_wen] [get_bd_pins id_ex_0/reg_wen_i]
connect_bd_net [get_bd_pins id_0/reg_wen] [get_bd_pins id_ex_0/rd_addr_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins id_0/reg_wen] [get_bd_pins id_ex_0/rd_addr_i]'
connect_bd_net [get_bd_pins id_0/reg_wen] [get_bd_pins id_ex_0/rd_addr_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins id_0/reg_wen] [get_bd_pins id_ex_0/rd_addr_i]'
connect_bd_net [get_bd_pins id_ex_0/rd_addr_i] [get_bd_pins id_0/rd_addr_o]
connect_bd_net [get_bd_pins id_0/op1_o] [get_bd_pins id_ex_0/op1_i]
connect_bd_net [get_bd_pins id_0/op2_o] [get_bd_pins id_ex_0/op2_i]
connect_bd_net [get_bd_pins id_0/inst_addr_o] [get_bd_pins id_ex_0/inst_addr_i]
connect_bd_net [get_bd_pins id_0/inst_o] [get_bd_pins id_ex_0/inst_i]
regenerate_bd_layout
connect_bd_net [get_bd_pins regs_0/reg1_rdata_o] [get_bd_pins id_0/rs1_data_i]
connect_bd_net [get_bd_pins regs_0/reg2_rdata_o] [get_bd_pins id_0/rs2_data_i]
regenerate_bd_layout
connect_bd_net [get_bd_pins id_ex_0/op1_o] [get_bd_pins ex_0/op1_i]
connect_bd_net [get_bd_pins id_ex_0/op2_o] [get_bd_pins ex_0/op2_i]
connect_bd_net [get_bd_pins id_ex_0/inst_o] [get_bd_pins ex_0/inst_i]
connect_bd_net [get_bd_pins id_ex_0/inst_addr_o] [get_bd_pins ex_0/inst_addr_i]
connect_bd_net [get_bd_pins id_ex_0/reg_wen_o] [get_bd_pins ex_0/rd_wen_i]
regenerate_bd_layout
update_module_reference design_1_ex_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ex_0_0 from ex_v1_0 1.0 to ex_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'rd_addr_i' width 5 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ex_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ex_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins id_ex_0/rd_addr_o] [get_bd_pins ex_0/rd_addr_i]
connect_bd_net [get_bd_pins ex_0/rd_addr_o] [get_bd_pins regs_0/reg1_raddr_i]
connect_bd_net [get_bd_pins ex_0/rd_wen_o] [get_bd_pins regs_0/reg_wdata_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ex_0/rd_wen_o] [get_bd_pins regs_0/reg_wdata_i]'
delete_bd_objs [get_bd_nets ex_0_rd_addr_o]
connect_bd_net [get_bd_pins id_0/rs1_addr_o] [get_bd_pins regs_0/reg1_raddr_i]
connect_bd_net [get_bd_pins id_0/rs2_addr_o] [get_bd_pins regs_0/reg2_raddr_i]
connect_bd_net [get_bd_pins ex_0/rd_addr_o] [get_bd_pins regs_0/reg_waddr_i]
connect_bd_net [get_bd_pins ex_0/rd_data_o] [get_bd_pins regs_0/reg_wdata_i]
connect_bd_net [get_bd_pins ex_0/rd_wen_o] [get_bd_pins regs_0/reg_wen]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.555 ; gain = 105.094
import_files -force -norecurse C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
regenerate_bd_layout
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ex_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block if_id_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block id_ex_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ifetch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_reg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block id_0 .
Exporting to file C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul  7 14:33:41 2023] Launched design_1_regs_0_0_synth_1, design_1_id_ex_0_0_synth_1, design_1_if_id_0_0_synth_1, design_1_id_0_0_synth_1, design_1_ex_0_0_synth_1, design_1_rom_0_0_synth_1, design_1_pc_reg_0_0_synth_1, design_1_ifetch_0_0_synth_1...
Run output will be captured here:
design_1_regs_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_regs_0_0_synth_1/runme.log
design_1_id_ex_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_id_ex_0_0_synth_1/runme.log
design_1_if_id_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_if_id_0_0_synth_1/runme.log
design_1_id_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_id_0_0_synth_1/runme.log
design_1_ex_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_ex_0_0_synth_1/runme.log
design_1_rom_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_rom_0_0_synth_1/runme.log
design_1_pc_reg_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_pc_reg_0_0_synth_1/runme.log
design_1_ifetch_0_0_synth_1: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/design_1_ifetch_0_0_synth_1/runme.log
[Fri Jul  7 14:33:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1326.875 ; gain = 11.320
open_bd_design {C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
update_module_reference design_1_if_id_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_if_id_0_0 from if_id_v1_0 1.0 to if_id_v1_0 1.0
Wrote  : <C:\Users\YiZhi_W\Desktop\dntd\myriscv\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1375.758 ; gain = 1.355
close_bd_design [get_bd_designs design_1]
file mkdir C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
open_bd_design {C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:id_ex:1.0 - id_ex_0
Adding component instance block -- xilinx.com:module_ref:regs:1.0 - regs_0
Adding component instance block -- xilinx.com:module_ref:ifetch:1.0 - ifetch_0
Adding component instance block -- xilinx.com:module_ref:pc_reg:1.0 - pc_reg_0
Adding component instance block -- xilinx.com:module_ref:rom:1.0 - rom_0
Adding component instance block -- xilinx.com:module_ref:id:1.0 - id_0
Adding component instance block -- xilinx.com:module_ref:ex:1.0 - ex_0
Adding component instance block -- xilinx.com:module_ref:if_id:1.0 - if_id_0
Successfully read diagram <design_1> from BD file <C:/Users/YiZhi_W/Desktop/dntd/myriscv/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 15:03:39 2023...
