/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:1.1-25.10" *)
module Assignment5(p, q, r, s, redled, greenled, blueled);
  wire _00_;
  wire _01_;
  (* unused_bits = "0" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:8.13-8.20" *)
  output blueled;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:7.13-7.21" *)
  output greenled;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:2.12-2.13" *)
  input p;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:3.12-3.13" *)
  input q;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:4.12-4.13" *)
  input r;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:6.13-6.19" *)
  output redled;
  (* src = "/home/student/Documents/FPGA_56_VAMAN/Assignment5//Assignment5.v:5.12-5.13" *)
  input s;
  logic_0 _06_ (
    .a(_00_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(_00_),
    .P(blueled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_00_),
    .P(greenled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(p),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(q),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _11_ (
    .P(r),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_04_),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .P(s),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/student/Documents/FPGA_56_VAMAN/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) redled_LUT3_O (
    .I0(_01_),
    .I1(_03_),
    .I2(_05_),
    .O(_04_)
  );
endmodule
