[2025-09-17 09:54:00] START suite=qualcomm_srv trace=srv158_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv158_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2800696 heartbeat IPC: 3.571 cumulative IPC: 3.571 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5375155 heartbeat IPC: 3.884 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5375155 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5375155 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14541527 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23692735 heartbeat IPC: 1.093 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32793561 heartbeat IPC: 1.099 cumulative IPC: 1.094 (Simulation time: 00 hr 04 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv158_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000007 cycles: 41974680 heartbeat IPC: 1.089 cumulative IPC: 1.093 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 50973135 heartbeat IPC: 1.111 cumulative IPC: 1.097 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 59953417 heartbeat IPC: 1.114 cumulative IPC: 1.099 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 69002001 heartbeat IPC: 1.105 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 77966805 heartbeat IPC: 1.115 cumulative IPC: 1.102 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 86876198 heartbeat IPC: 1.122 cumulative IPC: 1.104 (Simulation time: 00 hr 11 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv158_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 90664567 cumulative IPC: 1.103 (Simulation time: 00 hr 13 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90664567 cumulative IPC: 1.103 (Simulation time: 00 hr 13 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv158_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.103 instructions: 100000000 cycles: 90664567
CPU 0 Branch Prediction Accuracy: 92.16% MPKI: 14.02 Average ROB Occupancy at Mispredict: 30.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0702
BRANCH_INDIRECT: 0.3395
BRANCH_CONDITIONAL: 12.33
BRANCH_DIRECT_CALL: 0.4078
BRANCH_INDIRECT_CALL: 0.4883
BRANCH_RETURN: 0.3837


====Backend Stall Breakdown====
ROB_STALL: 239415
LQ_STALL: 0
SQ_STALL: 747645


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.257454
REPLAY_LOAD: 76.30769
NON_REPLAY_LOAD: 26.892323

== Total ==
ADDR_TRANS: 46589
REPLAY_LOAD: 32736
NON_REPLAY_LOAD: 160090

== Counts ==
ADDR_TRANS: 369
REPLAY_LOAD: 429
NON_REPLAY_LOAD: 5953

cpu0->cpu0_STLB TOTAL        ACCESS:    2115357 HIT:    2088261 MISS:      27096 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115357 HIT:    2088261 MISS:      27096 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9365744 HIT:    8592844 MISS:     772900 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7582397 HIT:    6935932 MISS:     646465 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593794 HIT:     523262 MISS:      70532 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1127489 HIT:    1120346 MISS:       7143 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62064 HIT:      13304 MISS:      48760 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15322049 HIT:    7619566 MISS:    7702483 MSHR_MERGE:    1904674
cpu0->cpu0_L1I LOAD         ACCESS:   15322049 HIT:    7619566 MISS:    7702483 MSHR_MERGE:    1904674
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30142037 HIT:   25977321 MISS:    4164716 MSHR_MERGE:    1724258
cpu0->cpu0_L1D LOAD         ACCESS:   16594870 HIT:   14290248 MISS:    2304622 MSHR_MERGE:     520033
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13480294 HIT:   11682420 MISS:    1797874 MSHR_MERGE:    1204069
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66873 HIT:       4653 MISS:      62220 MSHR_MERGE:        156
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12596103 HIT:   10458370 MISS:    2137733 MSHR_MERGE:    1075128
cpu0->cpu0_ITLB LOAD         ACCESS:   12596103 HIT:   10458370 MISS:    2137733 MSHR_MERGE:    1075128
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.321 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28598703 HIT:   27156027 MISS:    1442676 MSHR_MERGE:     389924
cpu0->cpu0_DTLB LOAD         ACCESS:   28598703 HIT:   27156027 MISS:    1442676 MSHR_MERGE:     389924
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.527 cycles
cpu0->LLC TOTAL        ACCESS:     895241 HIT:     800089 MISS:      95152 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     646465 HIT:     580632 MISS:      65833 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      70531 HIT:      59366 MISS:      11165 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     129485 HIT:     128612 MISS:        873 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48760 HIT:      31479 MISS:      17281 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2501
  ROW_BUFFER_MISS:      91767
  AVG DBUS CONGESTED CYCLE: 4.515
Channel 0 WQ ROW_BUFFER_HIT:       1263
  ROW_BUFFER_MISS:       8416
  FULL:          0
Channel 0 REFRESHES ISSUED:       7556

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539548       551671        75763        10428
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1421         3315         1888
  STLB miss resolved @ L2C                0          378         3099         6629         4975
  STLB miss resolved @ LLC                0          136         6087        15990        11573
  STLB miss resolved @ MEM                0            0         2501         9157        13183

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199549        52899      1461757        98421          814
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            7          808          644           84
  STLB miss resolved @ L2C                0          215         2244         1179           30
  STLB miss resolved @ LLC                2           57         2164         2620          133
  STLB miss resolved @ MEM                2            0          510          546          286
[2025-09-17 10:07:03] END   suite=qualcomm_srv trace=srv158_ap (rc=0)
