#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 19 08:07:25 2018
# Process ID: 5060
# Current directory: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/vivado.log
# Journal file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl'
[Wed Dec 19 08:07:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/synth_1/runme.log
[Wed Dec 19 08:07:31 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log convolve.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source convolve.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolve.tcl -notrace
Command: synth_design -top convolve -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 300.430 ; gain = 78.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convolve' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:40]
	Parameter C_S_AXI_CONV_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_CONV_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:253]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:263]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:346]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:350]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:354]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:378]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:393]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:403]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:409]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:432]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:486]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:493]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:500]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:512]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:12' bound to instance 'convolve_conv_s_axi_U' of component 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:652]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_in_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:213]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_out_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:234]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_krnl' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:255]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram__parameterized2' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram__parameterized2' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:702]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_address1_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi' (2#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U0' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:693]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb_MulnS_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:12' bound to instance 'convolve_mul_6ns_bkb_MulnS_0_U' of component 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' (3#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb' (4#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U1' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:708]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U2' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:723]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U3' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:738]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud_DSP48_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:6' bound to instance 'convolve_mul_mul_cud_DSP48_0_U' of component 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:60]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud_DSP48_0' (5#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud' (6#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U4' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:750]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U5' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:762]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U6' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U7' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:786]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe_DSP48_1' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:12' bound to instance 'convolve_mac_muladEe_DSP48_1_U' of component 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe_DSP48_1' (7#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe' (8#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U8' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:800]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U9' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:814]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U10' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:828]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U11' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:842]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U12' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:856]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U13' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:868]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U14' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:880]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U15' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U16' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:908]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U17' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:920]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U18' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:932]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U19' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:946]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U20' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:960]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U21' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:974]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U22' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:986]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U23' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:998]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U24' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1012]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U25' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1026]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U26' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1038]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U27' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1050]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U28' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1064]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U29' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1078]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U30' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1092]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U31' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U32' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1116]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U33' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1130]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U34' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1144]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U35' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1156]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U36' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1168]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U37' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U38' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1196]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U39' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1210]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U40' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1222]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U41' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1234]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U42' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1246]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U43' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1260]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U44' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1274]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U45' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1288]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U46' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1300]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U47' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1314]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:679]
INFO: [Synth 8-256] done synthesizing module 'convolve' (9#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:40]
WARNING: [Synth 8-3331] design convolve_mul_6ns_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 342.512 ; gain = 120.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 342.512 ; gain = 120.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 657.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 657.750 ; gain = 435.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 657.750 ; gain = 435.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 657.750 ; gain = 435.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_in_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element int_krnl_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element p_tmp_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_mul_6ns_bkb.vhd:34]
INFO: [Synth 8-4471] merging register 'out_addr_reg_1196_reg[11:0]' into 'in_addr_4_reg_1186_reg[11:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1467]
WARNING: [Synth 8-6014] Unused sequential element out_addr_reg_1196_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2028]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2028]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:2152]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:688]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_1351_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1687]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_0_2_reg_1411_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1675]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_0_1_reg_1403_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1674]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_2_2_reg_1390_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1691]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_2_1_reg_1435_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1677]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_2_reg_1427_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1678]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_1_reg_1364_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1690]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_1_1_reg_1419_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1676]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_1_2_reg_1377_reg' and it is trimmed from '16' to '8' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1689]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 657.750 ; gain = 435.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 50    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	              39K Bit         RAMs := 2     
	               96 Bit         RAMs := 1     
+---Muxes : 
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 40    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               47 Bit    Registers := 1     
	               16 Bit    Registers := 50    
	               12 Bit    Registers := 18    
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module convolve_conv_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              39K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp32_reg_1755_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1656]
WARNING: [Synth 8-6014] Unused sequential element tmp26_reg_1705_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1647]
WARNING: [Synth 8-6014] Unused sequential element tmp18_reg_1611_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1637]
WARNING: [Synth 8-6014] Unused sequential element tmp12_reg_1524_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1629]
WARNING: [Synth 8-6014] Unused sequential element tmp5_reg_1453_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1673]
WARNING: [Synth 8-6014] Unused sequential element tmp33_reg_1775_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1664]
WARNING: [Synth 8-6014] Unused sequential element tmp25_reg_1700_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1646]
WARNING: [Synth 8-6014] Unused sequential element tmp19_reg_1616_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1638]
WARNING: [Synth 8-6014] Unused sequential element tmp11_reg_1519_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1628]
WARNING: [Synth 8-6014] Unused sequential element tmp4_reg_1448_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1672]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_4_reg_1263_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:823]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_1_1_reg_1419_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1676]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_4_1_2_reg_1720_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1285]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_2_reg_1427_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1678]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_1_2_reg_1601_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1061]
WARNING: [Synth 8-6014] Unused sequential element in_load_4_reg_1257_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:824]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_0_1_2_reg_1385_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:825]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_0_2_reg_1411_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1675]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_reg_1458_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:891]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_0_1_reg_1372_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:811]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_2_1_reg_1435_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1677]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_0_2_2_reg_1398_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:853]
WARNING: [Synth 8-6014] Unused sequential element in_load_16_reg_1678_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1206]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_6_reg_1317_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:837]
WARNING: [Synth 8-6014] Unused sequential element reg_392_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:796]
WARNING: [Synth 8-6014] Unused sequential element in_load_13_reg_1587_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1088]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_3_1_2_reg_1690_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1179]
WARNING: [Synth 8-6014] Unused sequential element in_load_7_reg_1327_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:852]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_1_2_reg_1509_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:943]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_2_reg_1241_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:809]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_4_1_reg_1715_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1271]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_0_1_reg_1403_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1674]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_3_1_reg_1626_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1141]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_1_reg_1534_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1023]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_reg_1529_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1009]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_1_reg_1463_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_1359_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:797]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_7_reg_1334_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:851]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_3_2_2_reg_1695_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1207]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_2_2_reg_1514_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:971]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_4_2_2_reg_1770_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1325]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_2_2_reg_1606_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1089]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_1_reg_1236_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:795]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_4_reg_1710_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1257]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_3_reg_1621_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.vhd:1127]
DSP Report: Generating DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP tmp32_reg_1755_reg, operation Mode is: (C'+A2*B'')'.
DSP Report: register krnl_load_4_reg_1263_reg is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: register tmp_21_0_1_1_reg_1419_reg is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: register in_load_16_reg_1678_reg is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: register tmp_22_4_1_2_reg_1720_reg is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: register tmp32_reg_1755_reg is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: operator convolve_mac_muladEe_U44/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: operator convolve_mac_muladEe_U44/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp32_reg_1755_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register in_load_16_reg_1678_reg is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_3_2_2_reg_1695_reg is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_7_reg_1334_reg is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_2_1_reg_1435_reg is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U38/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp26_reg_1705_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register krnl_load_6_reg_1317_reg is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: register in_load_15_reg_1667_reg is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: register tmp_21_0_2_reg_1427_reg is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: register tmp26_reg_1705_reg is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: operator convolve_mac_muladEe_U37/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: operator convolve_mac_muladEe_U37/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp26_reg_1705_reg.
DSP Report: Generating DSP tmp18_reg_1611_reg, operation Mode is: (C'+A2*B'')'.
DSP Report: register krnl_load_4_reg_1263_reg is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: register tmp_21_0_1_1_reg_1419_reg is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: register reg_392_reg is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: register tmp_22_2_1_2_reg_1601_reg is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: register tmp18_reg_1611_reg is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: operator convolve_mac_muladEe_U27/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: operator convolve_mac_muladEe_U27/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp18_reg_1611_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register krnl_load_7_reg_1334_reg is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_1_2_2_reg_1514_reg is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_392_reg is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_2_1_reg_1435_reg is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp12_reg_1524_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register krnl_load_6_reg_1317_reg is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: register reg_388_reg is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: register tmp_21_0_2_reg_1427_reg is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: register tmp12_reg_1524_reg is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: operator convolve_mac_muladEe_U19/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: operator convolve_mac_muladEe_U19/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp12_reg_1524_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register krnl_load_7_reg_1334_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register in_load_7_reg_1327_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_0_2_2_reg_1398_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp5_reg_1453_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register krnl_load_6_reg_1317_reg is absorbed into DSP tmp5_reg_1453_reg.
DSP Report: register in_load_6_reg_1310_reg is absorbed into DSP tmp5_reg_1453_reg.
DSP Report: register tmp5_reg_1453_reg is absorbed into DSP tmp5_reg_1453_reg.
DSP Report: operator convolve_mac_muladEe_U10/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp5_reg_1453_reg.
DSP Report: operator convolve_mac_muladEe_U10/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp5_reg_1453_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register reg_392_reg is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_4_2_2_reg_1770_reg is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_7_reg_1334_reg is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_2_1_reg_1435_reg is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U20/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U47/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp33_reg_1775_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register krnl_load_6_reg_1317_reg is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: register reg_388_reg is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: register tmp_21_0_2_reg_1427_reg is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: register tmp33_reg_1775_reg is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: operator convolve_mac_muladEe_U46/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: operator convolve_mac_muladEe_U19/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp33_reg_1775_reg.
DSP Report: Generating DSP tmp25_reg_1700_reg, operation Mode is: (C'+A2*B'')'.
DSP Report: register in_load_13_reg_1587_reg is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: register tmp_22_3_1_2_reg_1690_reg is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: register krnl_load_4_reg_1263_reg is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: register tmp_21_0_1_1_reg_1419_reg is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: register tmp25_reg_1700_reg is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: operator convolve_mac_muladEe_U36/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: operator convolve_mac_muladEe_U36/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp25_reg_1700_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register in_load_13_reg_1587_reg is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_2_2_2_reg_1606_reg is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_7_reg_1334_reg is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_2_1_reg_1435_reg is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U29/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp19_reg_1616_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register krnl_load_6_reg_1317_reg is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: register in_load_12_reg_1575_reg is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: register tmp_21_0_2_reg_1427_reg is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: register tmp19_reg_1616_reg is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: operator convolve_mac_muladEe_U28/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: operator convolve_mac_muladEe_U28/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp19_reg_1616_reg.
DSP Report: Generating DSP tmp11_reg_1519_reg, operation Mode is: (C'+A2*B'')'.
DSP Report: register in_load_7_reg_1327_reg is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: register tmp_22_1_1_2_reg_1509_reg is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: register krnl_load_4_reg_1263_reg is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: register tmp_21_0_1_1_reg_1419_reg is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: register tmp11_reg_1519_reg is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: operator convolve_mac_muladEe_U18/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: operator convolve_mac_muladEe_U18/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp11_reg_1519_reg.
DSP Report: Generating DSP tmp4_reg_1448_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register krnl_load_4_reg_1263_reg is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: register in_load_4_reg_1257_reg is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: register tmp_22_0_1_2_reg_1385_reg is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: register tmp4_reg_1448_reg is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: operator convolve_mac_muladEe_U9/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: operator convolve_mac_muladEe_U9/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp4_reg_1448_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register in_load_14_reg_1594_reg is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_4_1_reg_1715_reg is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_2_reg_1241_reg is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_2_reg_1411_reg is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register tmp_22_4_reg_1710_reg is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register in_load_13_reg_1587_reg is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_1_reg_1236_reg is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_1_reg_1403_reg is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register reg_396_reg is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_3_1_reg_1626_reg is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_2_reg_1241_reg is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_2_reg_1411_reg is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register krnl_load_1_reg_1236_reg is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_3_reg_1621_reg is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_1_reg_1403_reg is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_392_reg is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register in_load_8_reg_1339_reg is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_2_1_reg_1534_reg is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_2_reg_1241_reg is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_2_reg_1411_reg is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register tmp_22_2_reg_1529_reg is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register krnl_load_1_reg_1236_reg is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_1_reg_1403_reg is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register in_load_7_reg_1327_reg is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register krnl_load_2_reg_1241_reg is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register in_load_5_reg_1274_reg is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_1_1_reg_1463_reg is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_2_reg_1411_reg is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B''.
DSP Report: register krnl_load_1_reg_1236_reg is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_21_0_0_1_reg_1403_reg is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register in_load_4_reg_1257_reg is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_1_reg_1458_reg is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register krnl_load_2_reg_1241_reg is absorbed into DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_396_reg is absorbed into DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_0_1_reg_1372_reg is absorbed into DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register krnl_load_1_reg_1236_reg is absorbed into DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_13_reg_1359_reg is absorbed into DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_392_reg is absorbed into DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element convolve_conv_s_axi_U/int_out_r/q0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve_conv_s_axi.vhd:737]
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tmp_3_reg_1138_reg[0]' (FDE) to 'r_reg_1143_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\convolve_conv_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\convolve_conv_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/wstate_reg[2]) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/rstate_reg[2]) is unused and will be removed from module convolve.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 657.750 ; gain = 435.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve                     | (C'+A2*B'')'   | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B'')' | 16     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B'')'   | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B'')' | 16     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B2       | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B2)'  | 16     | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B'')' | 16     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B'')'   | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B'')' | 16     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B'')'   | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B2)'    | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B''      | 16     | 8      | 16     | -      | 16     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B2       | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B2       | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 692.391 ; gain = 470.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 704.316 ; gain = 481.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    99|
|2     |DSP48E1    |    20|
|3     |DSP48E1_1  |     8|
|4     |DSP48E1_2  |    12|
|5     |DSP48E1_3  |     3|
|6     |DSP48E1_4  |     2|
|7     |LUT1       |   137|
|8     |LUT2       |   216|
|9     |LUT3       |    99|
|10    |LUT4       |    72|
|11    |LUT5       |   276|
|12    |LUT6       |   255|
|13    |MUXF7      |     8|
|14    |RAMB36E1   |     4|
|15    |RAMB36E1_1 |     1|
|16    |FDRE       |   864|
|17    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------+------+
|      |Instance                           |Module                                  |Cells |
+------+-----------------------------------+----------------------------------------+------+
|1     |top                                |                                        |  2082|
|2     |  convolve_conv_s_axi_U            |convolve_conv_s_axi                     |   613|
|3     |    int_in_r                       |convolve_conv_s_axi_ram                 |   166|
|4     |    int_krnl                       |convolve_conv_s_axi_ram__parameterized2 |    39|
|5     |    int_out_r                      |convolve_conv_s_axi_ram_70              |   204|
|6     |  convolve_mac_muladEe_U11         |convolve_mac_muladEe                    |     1|
|7     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_69         |     1|
|8     |  convolve_mac_muladEe_U14         |convolve_mac_muladEe_0                  |    21|
|9     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_68         |    21|
|10    |  convolve_mac_muladEe_U15         |convolve_mac_muladEe_1                  |     2|
|11    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_67         |     2|
|12    |  convolve_mac_muladEe_U20         |convolve_mac_muladEe_2                  |     1|
|13    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_66         |     1|
|14    |  convolve_mac_muladEe_U23         |convolve_mac_muladEe_3                  |    21|
|15    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_65         |    21|
|16    |  convolve_mac_muladEe_U24         |convolve_mac_muladEe_4                  |     2|
|17    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_64         |     2|
|18    |  convolve_mac_muladEe_U29         |convolve_mac_muladEe_5                  |     1|
|19    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_63         |     1|
|20    |  convolve_mac_muladEe_U32         |convolve_mac_muladEe_6                  |    21|
|21    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_62         |    21|
|22    |  convolve_mac_muladEe_U33         |convolve_mac_muladEe_7                  |     2|
|23    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_61         |     2|
|24    |  convolve_mac_muladEe_U38         |convolve_mac_muladEe_8                  |     1|
|25    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_60         |     1|
|26    |  convolve_mac_muladEe_U42         |convolve_mac_muladEe_9                  |    22|
|27    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_59         |    22|
|28    |  convolve_mac_muladEe_U43         |convolve_mac_muladEe_10                 |     1|
|29    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_58         |     1|
|30    |  convolve_mac_muladEe_U47         |convolve_mac_muladEe_11                 |     1|
|31    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_57         |     1|
|32    |  convolve_mac_muladEe_U7          |convolve_mac_muladEe_12                 |    22|
|33    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_56         |    22|
|34    |  convolve_mac_muladEe_U8          |convolve_mac_muladEe_13                 |     2|
|35    |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1            |     2|
|36    |  convolve_mul_6ns_bkb_U0          |convolve_mul_6ns_bkb                    |    73|
|37    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_55         |    73|
|38    |  convolve_mul_6ns_bkb_U1          |convolve_mul_6ns_bkb_14                 |    73|
|39    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_54         |    73|
|40    |  convolve_mul_6ns_bkb_U2          |convolve_mul_6ns_bkb_15                 |    73|
|41    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0            |    73|
|42    |  convolve_mul_mul_cud_U12         |convolve_mul_mul_cud                    |     1|
|43    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_53         |     1|
|44    |  convolve_mul_mul_cud_U13         |convolve_mul_mul_cud_16                 |     1|
|45    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_52         |     1|
|46    |  convolve_mul_mul_cud_U16         |convolve_mul_mul_cud_17                 |     1|
|47    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_51         |     1|
|48    |  convolve_mul_mul_cud_U17         |convolve_mul_mul_cud_18                 |     1|
|49    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_50         |     1|
|50    |  convolve_mul_mul_cud_U21         |convolve_mul_mul_cud_19                 |     1|
|51    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_49         |     1|
|52    |  convolve_mul_mul_cud_U22         |convolve_mul_mul_cud_20                 |     1|
|53    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_48         |     1|
|54    |  convolve_mul_mul_cud_U25         |convolve_mul_mul_cud_21                 |     1|
|55    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_47         |     1|
|56    |  convolve_mul_mul_cud_U26         |convolve_mul_mul_cud_22                 |     1|
|57    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_46         |     1|
|58    |  convolve_mul_mul_cud_U3          |convolve_mul_mul_cud_23                 |     1|
|59    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_45         |     1|
|60    |  convolve_mul_mul_cud_U30         |convolve_mul_mul_cud_24                 |     1|
|61    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_44         |     1|
|62    |  convolve_mul_mul_cud_U31         |convolve_mul_mul_cud_25                 |     1|
|63    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_43         |     1|
|64    |  convolve_mul_mul_cud_U34         |convolve_mul_mul_cud_26                 |     1|
|65    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_42         |     1|
|66    |  convolve_mul_mul_cud_U35         |convolve_mul_mul_cud_27                 |     1|
|67    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_41         |     1|
|68    |  convolve_mul_mul_cud_U39         |convolve_mul_mul_cud_28                 |     1|
|69    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_40         |     1|
|70    |  convolve_mul_mul_cud_U4          |convolve_mul_mul_cud_29                 |     1|
|71    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_39         |     1|
|72    |  convolve_mul_mul_cud_U40         |convolve_mul_mul_cud_30                 |     1|
|73    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_38         |     1|
|74    |  convolve_mul_mul_cud_U41         |convolve_mul_mul_cud_31                 |     1|
|75    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_37         |     1|
|76    |  convolve_mul_mul_cud_U45         |convolve_mul_mul_cud_32                 |     1|
|77    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_36         |     1|
|78    |  convolve_mul_mul_cud_U5          |convolve_mul_mul_cud_33                 |     1|
|79    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_35         |     1|
|80    |  convolve_mul_mul_cud_U6          |convolve_mul_mul_cud_34                 |     1|
|81    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0            |     1|
+------+-----------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 733.375 ; gain = 195.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 733.375 ; gain = 511.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

190 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 733.375 ; gain = 513.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/synth_1/convolve.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 733.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:08:42 2018...
[Wed Dec 19 08:08:43 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 235.938 ; gain = 7.516
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 495.980 ; gain = 260.043
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 495.980 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.340 ; gain = 504.359
[Wed Dec 19 08:09:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/runme.log
[Wed Dec 19 08:09:12 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log convolve.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source convolve.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolve.tcl -notrace
Command: open_checkpoint C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 220.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-5660-DESKTOP-ECK2RKS/dcp3/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-5660-DESKTOP-ECK2RKS/dcp3/convolve.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 495.016 ; gain = 274.441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.737 . Memory (MB): peak = 503.656 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e60ccb33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 132 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: f719b7d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.584 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 75 cells and removed 171 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 143d0eea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 143d0eea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 143d0eea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.791 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 143d0eea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1000.375 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 11a67ebbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1099.141 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11a67ebbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1099.141 ; gain = 98.766
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.141 ; gain = 604.125
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_opt.dcp' has been generated.
Command: report_drc -file convolve_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cc0f5cc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 52a4b946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5eed1903

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5eed1903

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 5eed1903

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e4141346

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e4141346

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159c2b359

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16428ce37

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16428ce37

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c74038e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10b27609f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c982ad8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c982ad8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c982ad8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 277c30636

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 277c30636

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e92d8c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13e92d8c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e92d8c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e92d8c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 7655ede0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7655ede0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000
Ending Placer Task | Checksum: 5fc9935a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1099.141 ; gain = 0.000
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1099.141 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1099.141 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1099.141 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1099.141 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 40586569 ConstDB: 0 ShapeSum: 1f712df1 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 16a713479

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16a713479

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16a713479

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16a713479

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.141 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d11ad5e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.543  | TNS=0.000  | WHS=-0.126 | THS=-5.982 |

Phase 2 Router Initialization | Checksum: 143eb5fa9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10c8c3411

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b43f4d63

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1b43f4d63

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 211af4fec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 211af4fec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 211af4fec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 211af4fec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27d200b44

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.410  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7a6365b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b7a6365b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70749 %
  Global Horizontal Routing Utilization  = 2.82835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2088b2913

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2088b2913

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dc68deab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1099.141 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.410  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dc68deab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1099.141 ; gain = 0.000

Routing Is Done.
63 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1099.141 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1099.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_routed.dcp' has been generated.
Command: report_drc -file convolve_drc_routed.rpt -pb convolve_drc_routed.pb -rpx convolve_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file convolve_methodology_drc_routed.rpt -rpx convolve_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/project.runs/impl_1/convolve_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file convolve_power_routed.rpt -pb convolve_power_summary_routed.pb -rpx convolve_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:10:46 2018...
[Wed Dec 19 08:10:49 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1013.879 ; gain = 4.211
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/.Xil/Vivado-5060-DESKTOP-ECK2RKS/dcp4/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution3/impl/vhdl/.Xil/Vivado-5060-DESKTOP-ECK2RKS/dcp4/convolve.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1105.340 ; gain = 1.004
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1105.340 ; gain = 1.004
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1227.672 ; gain = 3.047


Implementation tool: Xilinx Vivado v.2017.2
Project:             convolutionInt.prj
Solution:            solution3
Device target:       xc7z010clg400-1
Report date:         Wed Dec 19 08:10:54 +0100 2018

#=== Post-Implementation Resource usage ===
SLICE:          381
LUT:            762
FF:             864
DSP:             45
BRAM:            10
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    6.573
CP achieved post-implementation:    7.588
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:10:54 2018...
