Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Feb 27 18:32:00 2026
| Host         : ece15 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file alu_tester_control_sets_placed.rpt
| Design       : alu_tester
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | DB0/E[0]                  | DB3/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DB1/E[0]                  | DB3/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DB2/E[0]                  | DB3/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           |                           |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | DB1/counter[0]_i_2__0_n_0 | DB1/counter[0]_i_1__0_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | DB2/counter[0]_i_2__1_n_0 | DB2/counter[0]_i_1__1_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | DB3/counter[0]_i_2__2_n_0 | DB3/counter[0]_i_1__2_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | DB0/counter[0]_i_2_n_0    | DB0/clear                 |                6 |             22 |         3.67 |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+


