Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Aug  2 12:03:42 2018
| Host         : yang-linux running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_utilization -file U500VCU118DevKitFPGAChip_utilization_synth.rpt -pb U500VCU118DevKitFPGAChip_utilization_synth.pb
| Design       : U500VCU118DevKitFPGAChip
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 118058 |     0 |    274080 | 43.07 |
|   LUT as Logic             | 114312 |     0 |    274080 | 41.71 |
|   LUT as Memory            |   3746 |     0 |    144000 |  2.60 |
|     LUT as Distributed RAM |   3726 |     0 |           |       |
|     LUT as Shift Register  |     20 |     0 |           |       |
| CLB Registers              |  58879 |     0 |    548160 | 10.74 |
|   Register as Flip Flop    |  58879 |     0 |    548160 | 10.74 |
|   Register as Latch        |      0 |     0 |    548160 |  0.00 |
| CARRY8                     |   2363 |     0 |     34260 |  6.90 |
| F7 Muxes                   |   5342 |     0 |    137040 |  3.90 |
| F8 Muxes                   |    438 |     0 |     68520 |  0.64 |
| F9 Muxes                   |      0 |     0 |     34260 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 20    |          Yes |           - |          Set |
| 315   |          Yes |           - |        Reset |
| 609   |          Yes |         Set |            - |
| 57935 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   98 |     0 |       912 | 10.75 |
|   RAMB36/FIFO*    |    2 |     0 |       912 |  0.22 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |  192 |     0 |      1824 | 10.53 |
|     RAMB18E2 only |  192 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   60 |     0 |      2520 |  2.38 |
|   DSP48E2 only |   60 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   14 |     0 |       328 |  4.27 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BSCANE2    |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR  |    0 |     0 |         1 |  0.00 |
| ICAPE3     |    0 |     0 |         2 |  0.00 |
| STARTUPE3  |    0 |     0 |         1 |  0.00 |
+------------+------+-------+-----------+-------+


8. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| LUT6      | 64641 |                 CLB |
| FDRE      | 57935 |            Register |
| LUT5      | 19828 |                 CLB |
| LUT4      | 18919 |                 CLB |
| LUT3      | 14243 |                 CLB |
| LUT2      |  7994 |                 CLB |
| RAMD32    |  6218 |                 CLB |
| MUXF7     |  5342 |                 CLB |
| LUT1      |  3598 |                 CLB |
| CARRY8    |  2363 |                 CLB |
| RAMS32    |   852 |                 CLB |
| FDSE      |   609 |            Register |
| MUXF8     |   438 |                 CLB |
| FDCE      |   315 |            Register |
| RAMB18E2  |   192 |           Block Ram |
| RAMD64E   |    64 |                 CLB |
| DSP48E2   |    60 |          Arithmetic |
| SRL16E    |    20 |                 CLB |
| FDPE      |    20 |            Register |
| IBUFCTRL  |     9 |              Others |
| INBUF     |     8 |                 I/O |
| OBUF      |     4 |                 I/O |
| OBUFT     |     3 |                 I/O |
| RAMB36E2  |     2 |           Block Ram |
| DIFFINBUF |     1 |                 I/O |
| BUFGCE    |     1 |               Clock |
+-----------+-------+---------------------+


9. Black Boxes
--------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| ddr4_0    |    1 |
| clk_wiz_1 |    1 |
| clk_wiz_0 |    1 |
+-----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


