static inline struct atmel_tcb_pwm_chip *to_tcb_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct atmel_tcb_pwm_chip, chip);\r\n}\r\nstatic int atmel_tcb_pwm_set_polarity(struct pwm_chip *chip,\r\nstruct pwm_device *pwm,\r\nenum pwm_polarity polarity)\r\n{\r\nstruct atmel_tcb_pwm_device *tcbpwm = pwm_get_chip_data(pwm);\r\ntcbpwm->polarity = polarity;\r\nreturn 0;\r\n}\r\nstatic int atmel_tcb_pwm_request(struct pwm_chip *chip,\r\nstruct pwm_device *pwm)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwmc = to_tcb_chip(chip);\r\nstruct atmel_tcb_pwm_device *tcbpwm;\r\nstruct atmel_tc *tc = tcbpwmc->tc;\r\nvoid __iomem *regs = tc->regs;\r\nunsigned group = pwm->hwpwm / 2;\r\nunsigned index = pwm->hwpwm % 2;\r\nunsigned cmr;\r\nint ret;\r\ntcbpwm = devm_kzalloc(chip->dev, sizeof(*tcbpwm), GFP_KERNEL);\r\nif (!tcbpwm)\r\nreturn -ENOMEM;\r\nret = clk_prepare_enable(tc->clk[group]);\r\nif (ret) {\r\ndevm_kfree(chip->dev, tcbpwm);\r\nreturn ret;\r\n}\r\npwm_set_chip_data(pwm, tcbpwm);\r\ntcbpwm->polarity = PWM_POLARITY_NORMAL;\r\ntcbpwm->duty = 0;\r\ntcbpwm->period = 0;\r\ntcbpwm->div = 0;\r\nspin_lock(&tcbpwmc->lock);\r\ncmr = __raw_readl(regs + ATMEL_TC_REG(group, CMR));\r\nif (cmr & ATMEL_TC_WAVE) {\r\nif (index == 0)\r\ntcbpwm->duty =\r\n__raw_readl(regs + ATMEL_TC_REG(group, RA));\r\nelse\r\ntcbpwm->duty =\r\n__raw_readl(regs + ATMEL_TC_REG(group, RB));\r\ntcbpwm->div = cmr & ATMEL_TC_TCCLKS;\r\ntcbpwm->period = __raw_readl(regs + ATMEL_TC_REG(group, RC));\r\ncmr &= (ATMEL_TC_TCCLKS | ATMEL_TC_ACMR_MASK |\r\nATMEL_TC_BCMR_MASK);\r\n} else\r\ncmr = 0;\r\ncmr |= ATMEL_TC_WAVE | ATMEL_TC_WAVESEL_UP_AUTO | ATMEL_TC_EEVT_XC0;\r\n__raw_writel(cmr, regs + ATMEL_TC_REG(group, CMR));\r\nspin_unlock(&tcbpwmc->lock);\r\ntcbpwmc->pwms[pwm->hwpwm] = tcbpwm;\r\nreturn 0;\r\n}\r\nstatic void atmel_tcb_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwmc = to_tcb_chip(chip);\r\nstruct atmel_tcb_pwm_device *tcbpwm = pwm_get_chip_data(pwm);\r\nstruct atmel_tc *tc = tcbpwmc->tc;\r\nclk_disable_unprepare(tc->clk[pwm->hwpwm / 2]);\r\ntcbpwmc->pwms[pwm->hwpwm] = NULL;\r\ndevm_kfree(chip->dev, tcbpwm);\r\n}\r\nstatic void atmel_tcb_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwmc = to_tcb_chip(chip);\r\nstruct atmel_tcb_pwm_device *tcbpwm = pwm_get_chip_data(pwm);\r\nstruct atmel_tc *tc = tcbpwmc->tc;\r\nvoid __iomem *regs = tc->regs;\r\nunsigned group = pwm->hwpwm / 2;\r\nunsigned index = pwm->hwpwm % 2;\r\nunsigned cmr;\r\nenum pwm_polarity polarity = tcbpwm->polarity;\r\nif (tcbpwm->duty == 0)\r\npolarity = !polarity;\r\nspin_lock(&tcbpwmc->lock);\r\ncmr = __raw_readl(regs + ATMEL_TC_REG(group, CMR));\r\nif (index == 0) {\r\ncmr &= ~ATMEL_TC_ACMR_MASK;\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_ASWTRG_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_ASWTRG_SET;\r\n} else {\r\ncmr &= ~ATMEL_TC_BCMR_MASK;\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_BSWTRG_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_BSWTRG_SET;\r\n}\r\n__raw_writel(cmr, regs + ATMEL_TC_REG(group, CMR));\r\nif (!(cmr & (ATMEL_TC_ACPC | ATMEL_TC_BCPC)))\r\n__raw_writel(ATMEL_TC_SWTRG | ATMEL_TC_CLKDIS,\r\nregs + ATMEL_TC_REG(group, CCR));\r\nelse\r\n__raw_writel(ATMEL_TC_SWTRG, regs +\r\nATMEL_TC_REG(group, CCR));\r\nspin_unlock(&tcbpwmc->lock);\r\n}\r\nstatic int atmel_tcb_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwmc = to_tcb_chip(chip);\r\nstruct atmel_tcb_pwm_device *tcbpwm = pwm_get_chip_data(pwm);\r\nstruct atmel_tc *tc = tcbpwmc->tc;\r\nvoid __iomem *regs = tc->regs;\r\nunsigned group = pwm->hwpwm / 2;\r\nunsigned index = pwm->hwpwm % 2;\r\nu32 cmr;\r\nenum pwm_polarity polarity = tcbpwm->polarity;\r\nif (tcbpwm->duty == 0)\r\npolarity = !polarity;\r\nspin_lock(&tcbpwmc->lock);\r\ncmr = __raw_readl(regs + ATMEL_TC_REG(group, CMR));\r\ncmr &= ~ATMEL_TC_TCCLKS;\r\nif (index == 0) {\r\ncmr &= ~ATMEL_TC_ACMR_MASK;\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_ASWTRG_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_ASWTRG_SET;\r\n} else {\r\ncmr &= ~ATMEL_TC_BCMR_MASK;\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_BSWTRG_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_BSWTRG_SET;\r\n}\r\nif (tcbpwm->duty != tcbpwm->period && tcbpwm->duty > 0) {\r\nif (index == 0) {\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_ACPA_SET | ATMEL_TC_ACPC_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_ACPA_CLEAR | ATMEL_TC_ACPC_SET;\r\n} else {\r\nif (polarity == PWM_POLARITY_INVERSED)\r\ncmr |= ATMEL_TC_BCPB_SET | ATMEL_TC_BCPC_CLEAR;\r\nelse\r\ncmr |= ATMEL_TC_BCPB_CLEAR | ATMEL_TC_BCPC_SET;\r\n}\r\n}\r\n__raw_writel(cmr, regs + ATMEL_TC_REG(group, CMR));\r\nif (index == 0)\r\n__raw_writel(tcbpwm->duty, regs + ATMEL_TC_REG(group, RA));\r\nelse\r\n__raw_writel(tcbpwm->duty, regs + ATMEL_TC_REG(group, RB));\r\n__raw_writel(tcbpwm->period, regs + ATMEL_TC_REG(group, RC));\r\n__raw_writel(ATMEL_TC_CLKEN | ATMEL_TC_SWTRG,\r\nregs + ATMEL_TC_REG(group, CCR));\r\nspin_unlock(&tcbpwmc->lock);\r\nreturn 0;\r\n}\r\nstatic int atmel_tcb_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwmc = to_tcb_chip(chip);\r\nstruct atmel_tcb_pwm_device *tcbpwm = pwm_get_chip_data(pwm);\r\nunsigned group = pwm->hwpwm / 2;\r\nunsigned index = pwm->hwpwm % 2;\r\nstruct atmel_tcb_pwm_device *atcbpwm = NULL;\r\nstruct atmel_tc *tc = tcbpwmc->tc;\r\nint i;\r\nint slowclk = 0;\r\nunsigned period;\r\nunsigned duty;\r\nunsigned rate = clk_get_rate(tc->clk[group]);\r\nunsigned long long min;\r\nunsigned long long max;\r\nfor (i = 0; i < 5; ++i) {\r\nif (atmel_tc_divisors[i] == 0) {\r\nslowclk = i;\r\ncontinue;\r\n}\r\nmin = div_u64((u64)NSEC_PER_SEC * atmel_tc_divisors[i], rate);\r\nmax = min << tc->tcb_config->counter_width;\r\nif (max >= period_ns)\r\nbreak;\r\n}\r\nif (i == 5) {\r\ni = slowclk;\r\nrate = 32768;\r\nmin = div_u64(NSEC_PER_SEC, rate);\r\nmax = min << 16;\r\nif (max < period_ns)\r\nreturn -ERANGE;\r\n}\r\nduty = div_u64(duty_ns, min);\r\nperiod = div_u64(period_ns, min);\r\nif (index == 0)\r\natcbpwm = tcbpwmc->pwms[pwm->hwpwm + 1];\r\nelse\r\natcbpwm = tcbpwmc->pwms[pwm->hwpwm - 1];\r\nif ((atcbpwm && atcbpwm->duty > 0 &&\r\natcbpwm->duty != atcbpwm->period) &&\r\n(atcbpwm->div != i || atcbpwm->period != period)) {\r\ndev_err(chip->dev,\r\n"failed to configure period_ns: PWM group already configured with a different value\n");\r\nreturn -EINVAL;\r\n}\r\ntcbpwm->period = period;\r\ntcbpwm->div = i;\r\ntcbpwm->duty = duty;\r\nif (test_bit(PWMF_ENABLED, &pwm->flags))\r\natmel_tcb_pwm_enable(chip, pwm);\r\nreturn 0;\r\n}\r\nstatic int atmel_tcb_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwm;\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct atmel_tc *tc;\r\nint err;\r\nint tcblock;\r\nerr = of_property_read_u32(np, "tc-block", &tcblock);\r\nif (err < 0) {\r\ndev_err(&pdev->dev,\r\n"failed to get Timer Counter Block number from device tree (error: %d)\n",\r\nerr);\r\nreturn err;\r\n}\r\ntc = atmel_tc_alloc(tcblock, "tcb-pwm");\r\nif (tc == NULL) {\r\ndev_err(&pdev->dev, "failed to allocate Timer Counter Block\n");\r\nreturn -ENOMEM;\r\n}\r\ntcbpwm = devm_kzalloc(&pdev->dev, sizeof(*tcbpwm), GFP_KERNEL);\r\nif (tcbpwm == NULL) {\r\natmel_tc_free(tc);\r\ndev_err(&pdev->dev, "failed to allocate memory\n");\r\nreturn -ENOMEM;\r\n}\r\ntcbpwm->chip.dev = &pdev->dev;\r\ntcbpwm->chip.ops = &atmel_tcb_pwm_ops;\r\ntcbpwm->chip.of_xlate = of_pwm_xlate_with_flags;\r\ntcbpwm->chip.of_pwm_n_cells = 3;\r\ntcbpwm->chip.base = -1;\r\ntcbpwm->chip.npwm = NPWM;\r\ntcbpwm->tc = tc;\r\nspin_lock_init(&tcbpwm->lock);\r\nerr = pwmchip_add(&tcbpwm->chip);\r\nif (err < 0) {\r\natmel_tc_free(tc);\r\nreturn err;\r\n}\r\nplatform_set_drvdata(pdev, tcbpwm);\r\nreturn 0;\r\n}\r\nstatic int atmel_tcb_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct atmel_tcb_pwm_chip *tcbpwm = platform_get_drvdata(pdev);\r\nint err;\r\nerr = pwmchip_remove(&tcbpwm->chip);\r\nif (err < 0)\r\nreturn err;\r\natmel_tc_free(tcbpwm->tc);\r\nreturn 0;\r\n}
