

================================================================
== Vitis HLS Report for 'invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:45:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.793 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  0.416 us|  0.416 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1                                       |      103|      103|        13|          -|          -|     8|        no|
        | + invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2  |        3|        3|         1|          1|          1|     4|       yes|
        | + invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3   |        5|        5|         3|          1|          1|     4|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 5 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0 = alloca i64 1"   --->   Operation 13 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1 = alloca i64 1"   --->   Operation 14 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2 = alloca i64 1"   --->   Operation 15 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3 = alloca i64 1"   --->   Operation 16 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4 = alloca i64 1"   --->   Operation 17 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5 = alloca i64 1"   --->   Operation 18 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6 = alloca i64 1"   --->   Operation 19 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7 = alloca i64 1"   --->   Operation 20 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0 = alloca i64 1"   --->   Operation 21 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1 = alloca i64 1"   --->   Operation 22 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2 = alloca i64 1"   --->   Operation 23 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3 = alloca i64 1"   --->   Operation 24 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4 = alloca i64 1"   --->   Operation 25 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5 = alloca i64 1"   --->   Operation 26 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6 = alloca i64 1"   --->   Operation 27 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7 = alloca i64 1"   --->   Operation 28 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l_memWidePipoBuff_superSample_M_real_V_0, i32 %l_memWidePipoBuff_superSample_M_real_V_1, i32 %l_memWidePipoBuff_superSample_M_real_V_2, i32 %l_memWidePipoBuff_superSample_M_real_V_3, i32 %l_memWidePipoBuff_superSample_M_real_V_4, i32 %l_memWidePipoBuff_superSample_M_real_V_5, i32 %l_memWidePipoBuff_superSample_M_real_V_6, i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:134]   --->   Operation 29 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:134]   --->   Operation 30 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln138 = br void %.split8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 31 'br' 'br_ln138' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%blk208 = phi i3 0, void %arrayctor.loop, i3 %blk, void"   --->   Operation 32 'phi' 'blk208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 34 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.57ns)   --->   "%blk = add i3 %blk208, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 35 'add' 'blk' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln144207 = phi i2 1, void %.split8, i2 %add_ln144, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 37 'phi' 'add_ln144207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%icmp_ln145206 = phi i1 0, void %.split8, i1 %icmp_ln145, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 38 'phi' 'icmp_ln145206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_17205 = phi i2 0, void %.split8, i2 %r, void %.split2"   --->   Operation 39 'phi' 'r_17205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%c204 = phi i2 0, void %.split8, i2 %c, void %.split2"   --->   Operation 40 'phi' 'c204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten203 = phi i2 0, void %.split8, i2 %add_ln144_1, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 41 'phi' 'indvar_flatten203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_241 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 43 'speclooptripcount' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln144 = select i1 %icmp_ln145206, i2 0, i2 %r_17205" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 44 'select' 'select_ln144' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.27ns)   --->   "%c = select i1 %icmp_ln145206, i2 %add_ln144207, i2 %c204" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 45 'select' 'c' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.14ns)   --->   "%l_colProcOutStream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %l_colProcOutStream" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'l_colProcOutStream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %l_colProcOutStream_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_81 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 64, i32 95" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_82 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 96, i32 127" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_83 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 128, i32 159" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_84 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 160, i32 191" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_85 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 192, i32 223" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_86 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 224, i32 255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_87 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 256, i32 287" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145_88 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 288, i32 319" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'trunc_ln145_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln145_89 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 320, i32 351" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'trunc_ln145_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_90 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 352, i32 383" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_91 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 384, i32 415" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln145_92 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 416, i32 447" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'trunc_ln145_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln145_93 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 448, i32 479" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'trunc_ln145_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln145_94 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 480, i32 511" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'trunc_ln145_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln149)   --->   "%shl_ln149 = shl i2 %select_ln144, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 65 'shl' 'shl_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln149 = add i2 %shl_ln149, i2 %c" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 66 'add' 'add_ln149' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i2 %add_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 67 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 68 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145, i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 69 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 70 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_s, i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 71 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 72 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_81, i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 73 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 74 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_82, i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 75 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 76 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_83, i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 77 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 78 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_84, i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 79 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 80 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_85, i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 81 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 82 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_86, i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 83 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 84 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_87, i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 85 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 86 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_88, i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 87 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 88 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_89, i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 89 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 90 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_90, i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 91 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 92 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_91, i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 93 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 94 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_92, i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 95 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 96 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_93, i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 97 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 98 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_94, i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 99 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 100 [1/1] (0.43ns)   --->   "%r = add i2 %select_ln144, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 100 'add' 'r' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.43ns)   --->   "%add_ln144_1 = add i2 %indvar_flatten203, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 101 'add' 'add_ln144_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.34ns)   --->   "%icmp_ln145 = icmp_eq  i2 %r, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 102 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.43ns)   --->   "%add_ln144 = add i2 %c, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 103 'add' 'add_ln144' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.34ns)   --->   "%icmp_ln144 = icmp_eq  i2 %indvar_flatten203, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 104 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split2, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 105 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln154 = br void %.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 106 'br' 'br_ln154' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%add_ln154202 = phi i2 %add_ln154, void %.preheader, i2 1, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 107 'phi' 'add_ln154202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%icmp_ln155201 = phi i1 %icmp_ln155, void %.preheader, i1 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 108 'phi' 'icmp_ln155201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%c_3200 = phi i2 %c_3, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 109 'phi' 'c_3200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%r199 = phi i2 %r_19, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 110 'phi' 'r199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten7198 = phi i2 %add_ln154_1, void %.preheader, i2 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 111 'phi' 'indvar_flatten7198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln154 = select i1 %icmp_ln155201, i2 0, i2 %c_3200" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 112 'select' 'select_ln154' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.27ns)   --->   "%r_19 = select i1 %icmp_ln155201, i2 %add_ln154202, i2 %r199" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 113 'select' 'r_19' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln159)   --->   "%shl_ln154 = shl i2 %r_19, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 114 'shl' 'shl_ln154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln159 = add i2 %select_ln154, i2 %shl_ln154" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 115 'add' 'add_ln159' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i2 %add_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 116 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 117 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 118 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 119 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 120 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 121 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 122 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 123 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 124 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 125 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 126 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 127 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 128 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 129 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 130 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 131 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 132 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 133 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 134 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 135 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 136 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 137 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 138 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 139 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 140 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 141 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 142 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 143 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 144 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 145 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 146 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 147 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 148 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 149 [1/1] (0.43ns)   --->   "%c_3 = add i2 %select_ln154, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 149 'add' 'c_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.43ns)   --->   "%add_ln154_1 = add i2 %indvar_flatten7198, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 150 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.34ns)   --->   "%icmp_ln155 = icmp_eq  i2 %c_3, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 151 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.43ns)   --->   "%add_ln154 = add i2 %r_19, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 152 'add' 'add_ln154' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.34ns)   --->   "%icmp_ln154 = icmp_eq  i2 %indvar_flatten7198, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 153 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.preheader, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 154 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 155 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 155 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 156 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 157 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 157 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 158 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 158 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 159 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 159 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 160 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 160 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 161 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 161 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 162 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 162 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 163 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 163 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 164 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 164 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 165 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 165 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 166 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 166 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 167 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 167 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 168 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 168 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 169 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 169 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 170 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 170 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.79>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3_str"   --->   Operation 171 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty_242 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 172 'speclooptripcount' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 173 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 174 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 175 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 176 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 177 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 178 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 178 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 179 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 180 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 181 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 182 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 183 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 183 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 184 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 184 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 185 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 185 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 186 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 186 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 187 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 188 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 188 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 189 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 190 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 190 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %l_memWidePipoBuff_superSample_M_imag_V_7_load, i32 %l_memWidePipoBuff_superSample_M_real_V_7_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_6_load, i32 %l_memWidePipoBuff_superSample_M_real_V_6_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_5_load, i32 %l_memWidePipoBuff_superSample_M_real_V_5_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_4_load, i32 %l_memWidePipoBuff_superSample_M_real_V_4_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_3_load, i32 %l_memWidePipoBuff_superSample_M_real_V_3_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_2_load, i32 %l_memWidePipoBuff_superSample_M_real_V_2_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_1_load, i32 %l_memWidePipoBuff_superSample_M_real_V_1_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_0_load, i32 %l_memWidePipoBuff_superSample_M_real_V_0_load" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_invTranspBlkMatrixStream2, i512 %or_ln174_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 0.49>
ST_8 : Operation 193 [1/1] (0.49ns)   --->   "%icmp_ln138 = icmp_eq  i3 %blk208, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 193 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split8, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 194 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:168]   --->   Operation 195 'ret' 'ret_ln168' <Predicate = (icmp_ln138)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('blk') with incoming values : ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138) [27]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('blk') with incoming values : ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138) [27]  (0 ns)
	'add' operation ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138) [30]  (0.572 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	fifo read operation ('l_colProcOutStream_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'l_colProcOutStream' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.15 ns)
	'store' operation ('store_ln149', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149) of variable 'trunc_ln145', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'l_memWidePipoBuff_superSample_M_real_V_0' [65]  (1.65 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('add_ln154202', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) with incoming values : ('add_ln154', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) [105]  (0.387 ns)

 <State 5>: 2.36ns
The critical path consists of the following:
	'phi' operation ('add_ln154202', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) with incoming values : ('add_ln154', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) [105]  (0 ns)
	'select' operation ('r_19', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) [113]  (0.278 ns)
	'shl' operation ('shl_ln154', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154) [114]  (0 ns)
	'add' operation ('add_ln159', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159) [117]  (0.436 ns)
	'getelementptr' operation ('l_memWidePipoBuff_superSample_M_real_V_0_addr_3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159) [119]  (0 ns)
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [120]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [120]  (1.65 ns)

 <State 7>: 2.79ns
The critical path consists of the following:
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [120]  (1.65 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'l_invTranspBlkMatrixStream2' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [152]  (1.15 ns)

 <State 8>: 0.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln138', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138) [160]  (0.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
