Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Documents/eda/FPD/tb_letsseemod_isim_beh.exe -prj C:/Users/hp/Documents/eda/FPD/tb_letsseemod_beh.prj tb_letsseemod 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Documents/eda/FPD/sec.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPD/div.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPD/anly.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPD/datapath.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPD/tb_letsseemod.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity div [div_default]
Compiling architecture behavioral of entity anly [anly_default]
Compiling architecture behavioral of entity sec [sec_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture behavior of entity tb_letsseemod
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable C:/Users/hp/Documents/eda/FPD/tb_letsseemod_isim_beh.exe
Fuse Memory Usage: 35652 KB
Fuse CPU Usage: 843 ms
