Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : floating_point_adder
Version: U-2022.12-SP7
Date   : Tue Dec 12 16:45:17 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
floating_point_adder   8000              saed90nm_typ_ht
floating_point_adder_DW01_sub_0
                       8000              saed90nm_typ_ht
floating_point_adder_DW01_ash_0
                       8000              saed90nm_typ_ht
floating_point_adder_DW01_inc_0
                       ForQA             saed90nm_typ_ht
floating_point_adder_DW01_add_0
                       8000              saed90nm_typ_ht
floating_point_adder_DW01_sub_1
                       8000              saed90nm_typ_ht
floating_point_adder_DW_rash_0
                       8000              saed90nm_typ_ht
floating_point_adder_DW01_sub_2
                       8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   1.5740 mW   (72%)
  Net Switching Power  = 598.6638 uW   (28%)
                         ---------
Total Dynamic Power    =   2.1727 mW  (100%)

Cell Leakage Power     = 110.4132 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5740e+03          598.6642        1.1041e+08        2.2831e+03  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total          1.5740e+03 uW       598.6642 uW     1.1041e+08 pW     2.2831e+03 uW
1
