
*** Running vivado
    with args -log cpu_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu_tb.tcl -notrace
Command: synth_design -top cpu_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 333.723 ; gain = 99.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_tb' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:8]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc_module' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_module' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/instr_mem.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/VivadoProj/RISC-V-cpu/RISC-V-cpu.srcs/sources_1/new/iram.mem' is read successfully [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/instr_mem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/instr_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v:5]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/data_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (6#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/data_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (7#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cpu_tb' (8#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:3]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design main_decoder has unconnected port fetched_instr_i[7]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 415.727 ; gain = 181.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 415.727 ; gain = 181.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 415.727 ; gain = 181.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/PC.v:30]
INFO: [Synth 8-5546] ROM "jal_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 415.727 ; gain = 181.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-4767] Trying to implement RAM 'cpu/rf/regs_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "cpu/rf/regs_reg" dissolved into registers
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][31]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][30]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][29]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][28]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][27]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][26]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][25]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][24]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][23]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][22]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][21]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][20]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][19]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][18]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][17]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][16]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][15]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][14]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][13]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][12]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][11]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][10]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][9]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][8]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][7]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][6]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][5]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][4]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][3]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][2]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][1]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[31][0]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][31]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][30]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][29]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][28]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][27]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][26]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][25]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][24]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][23]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][22]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][21]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][20]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][19]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][18]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][17]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][16]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][15]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][14]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][13]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][12]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][11]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][10]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][9]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][8]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][7]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][6]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][5]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][4]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][3]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][2]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][1]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[30][0]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][31]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][30]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][29]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][28]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][27]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][26]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][25]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][24]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][23]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][22]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][21]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][20]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][19]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][18]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][17]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][16]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][15]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][14]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][13]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][12]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][11]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][10]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][9]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][8]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][7]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][6]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][5]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][4]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][3]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][2]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][1]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[29][0]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[28][31]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[28][30]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[28][29]) is unused and will be removed from module cpu_tb.
WARNING: [Synth 8-3332] Sequential element (cpu/rf/regs_reg[28][28]) is unused and will be removed from module cpu_tb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|instr_mem   | p_0_out    | 32x32         | LUT            | 
|cpu_tb      | p_0_out    | 32x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 551.230 ; gain = 317.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 639.141 ; gain = 418.422
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.runs/synth_1/cpu_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_tb_utilization_synth.rpt -pb cpu_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 639.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 00:50:01 2022...
