Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 18f336fdb45c4918b109d1cfa4d248e0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_reg_behav xil_defaultlib.test_reg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BANC_REGISTRES [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.test_reg
Built simulation snapshot test_reg_behav
