
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594772 heartbeat IPC: 3.8539 cumulative IPC: 3.8539 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5184672 heartbeat IPC: 3.86115 cumulative IPC: 3.85752 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6480131 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30027931 heartbeat IPC: 0.402524 cumulative IPC: 0.212334 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77029230 heartbeat IPC: 0.21276 cumulative IPC: 0.212618 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125037166 heartbeat IPC: 0.208299 cumulative IPC: 0.210869 (Simulation time: 0 hr 4 min 47 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118557035 cumulative IPC: 0.210869 (Simulation time: 0 hr 4 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210869 instructions: 25000002 cycles: 118557035
cpu0_DTLB TOTAL     ACCESS:    4491475  HIT:    4457428  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1991931  HIT:    1987310  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2499544  HIT:    2470118  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 529.012 cycles
cpu0_ITLB TOTAL     ACCESS:     468538  HIT:     468538  MISS:          0
cpu0_ITLB LOAD      ACCESS:     468538  HIT:     468538  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     549158  HIT:     549158  MISS:          0
cpu0_L1I LOAD      ACCESS:     549158  HIT:     549158  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 958.113 cycles
cpu0_L1D TOTAL     ACCESS:    5884183  HIT:    3933617  MISS:    1950566
cpu0_L1D LOAD      ACCESS:    1400744  HIT:    1105194  MISS:     295550
cpu0_L1D RFO       ACCESS:    4465725  HIT:    2810718  MISS:    1655007
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17714  HIT:      17705  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 747.672 cycles
cpu0_L2C TOTAL     ACCESS:    3795856  HIT:    2585336  MISS:    1210520
cpu0_L2C LOAD      ACCESS:     295549  HIT:      85253  MISS:     210296
cpu0_L2C RFO       ACCESS:    1655007  HIT:     740095  MISS:     914912
cpu0_L2C PREFETCH  ACCESS:     190252  HIT:     105004  MISS:      85248
cpu0_L2C WRITEBACK ACCESS:    1655039  HIT:    1654984  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     307356  ISSUED:     307317  USEFUL:      90534  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1261.19 cycles
LLC TOTAL     ACCESS:    2187933  HIT:    1005756  MISS:    1182177
LLC LOAD      ACCESS:     205013  HIT:      22531  MISS:     182482
LLC RFO       ACCESS:     914851  HIT:      28276  MISS:     886575
LLC PREFETCH  ACCESS:     153082  HIT:      40013  MISS:     113069
LLC WRITEBACK ACCESS:     914978  HIT:     914936  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1350.39 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      70000  ROW_BUFFER_MISS:    1112135
 DBUS AVG_CONGESTED_CYCLE:    3.99757
 WQ ROW_BUFFER_HIT:      23433  ROW_BUFFER_MISS:     863340  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.541
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

