//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 mf2915@EEWS305-026 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Sat May 07 12:13:01 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\mf2915\AppData\Local\Temp\log4756233a364.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/ProgramData/Microsoft/Windows/Start Menu/Programs/Catapult 2011a.126' not writable, using C:/Users/mf2915/AppData/Local/Temp
project load C:/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult.ccs
# Moving session transcript to file "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(53): $PROJECT_HOME/../markers_source/blur.c(53): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(57): $PROJECT_HOME/../markers_source/blur.c(57): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(82): $PROJECT_HOME/../markers_source/blur.c(82): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(92): $PROJECT_HOME/../markers_source/blur.c(92): identifier "gauss_blur_store" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(94): $PROJECT_HOME/../markers_source/blur.c(94): more than one instance of overloaded function "floor" matches the argument list: (CRD-308)
# Warning:             function "floor(double)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "floor(float)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "floor(long double)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<33, true>)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(83): $PROJECT_HOME/../markers_source/blur.c(83): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(93): $PROJECT_HOME/../markers_source/blur.c(93): identifier "gauss_blur_store" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): more than one instance of overloaded function "floor" matches the argument list: (CRD-308)
# Warning:             function "floor(double)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "floor(float)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "floor(long double)" (from translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<33, true>)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(83): $PROJECT_HOME/../markers_source/blur.c(83): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(93): $PROJECT_HOME/../markers_source/blur.c(93): identifier "gauss_blur_store" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(83): $PROJECT_HOME/../markers_source/blur.c(83): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v32' (SOL-8)
# Front End called with arguments: -- {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(63): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v32': elapsed time 1.65 seconds, memory usage 468876kB, peak memory usage 532132kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v33' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
project save
# Saving project file 'C:/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
quit -f
