#! /nix/store/v86bzgmpliqm63im1062c4d4vsabijdh-iverilog-2018.12.15/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x152d7b0 .scope module, "and_i3" "and_i3" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f8102445048 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155cf30 .functor AND 1, o0x7f8102445048, o0x7f8102445078, C4<1>, C4<1>;
o0x7f81024450a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155cff0 .functor AND 1, L_0x155cf30, o0x7f81024450a8, C4<1>, C4<1>;
v0x1530f40_0 .net *"_s0", 0 0, L_0x155cf30;  1 drivers
v0x1558e50_0 .net "x0", 0 0, o0x7f8102445048;  0 drivers
v0x1558f10_0 .net "x1", 0 0, o0x7f8102445078;  0 drivers
v0x1558fe0_0 .net "x2", 0 0, o0x7f81024450a8;  0 drivers
v0x15590a0_0 .net "y", 0 0, L_0x155cff0;  1 drivers
S_0x152cf40 .scope module, "nand_i2" "nand_i2" 3 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f81024451f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d0e0 .functor AND 1, o0x7f81024451f8, o0x7f8102445228, C4<1>, C4<1>;
L_0x155d1e0 .functor NOT 1, L_0x155d0e0, C4<0>, C4<0>, C4<0>;
v0x1559230_0 .net *"_s0", 0 0, L_0x155d0e0;  1 drivers
v0x1559330_0 .net "x0", 0 0, o0x7f81024451f8;  0 drivers
v0x15593f0_0 .net "x1", 0 0, o0x7f8102445228;  0 drivers
v0x1559490_0 .net "y", 0 0, L_0x155d1e0;  1 drivers
S_0x152c300 .scope module, "nand_i3" "nand_i3" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f8102445378 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81024453a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d2d0 .functor AND 1, o0x7f8102445378, o0x7f81024453a8, C4<1>, C4<1>;
o0x7f81024453d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d3a0 .functor AND 1, L_0x155d2d0, o0x7f81024453d8, C4<1>, C4<1>;
L_0x155d490 .functor NOT 1, L_0x155d3a0, C4<0>, C4<0>, C4<0>;
v0x15595d0_0 .net *"_s0", 0 0, L_0x155d2d0;  1 drivers
v0x15596b0_0 .net *"_s2", 0 0, L_0x155d3a0;  1 drivers
v0x1559790_0 .net "x0", 0 0, o0x7f8102445378;  0 drivers
v0x1559860_0 .net "x1", 0 0, o0x7f81024453a8;  0 drivers
v0x1559920_0 .net "x2", 0 0, o0x7f81024453d8;  0 drivers
v0x1559a30_0 .net "y", 0 0, L_0x155d490;  1 drivers
S_0x152a860 .scope module, "nor_i2" "nor_i2" 4 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f8102445528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d580 .functor OR 1, o0x7f8102445528, o0x7f8102445558, C4<0>, C4<0>;
L_0x155d650 .functor NOT 1, L_0x155d580, C4<0>, C4<0>, C4<0>;
v0x1559b70_0 .net *"_s0", 0 0, L_0x155d580;  1 drivers
v0x1559c70_0 .net "x0", 0 0, o0x7f8102445528;  0 drivers
v0x1559d30_0 .net "x1", 0 0, o0x7f8102445558;  0 drivers
v0x1559dd0_0 .net "y", 0 0, L_0x155d650;  1 drivers
S_0x152a440 .scope module, "nor_i3" "nor_i3" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f81024456a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81024456d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d740 .functor OR 1, o0x7f81024456a8, o0x7f81024456d8, C4<0>, C4<0>;
o0x7f8102445708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d810 .functor OR 1, L_0x155d740, o0x7f8102445708, C4<0>, C4<0>;
L_0x155d900 .functor NOT 1, L_0x155d810, C4<0>, C4<0>, C4<0>;
v0x1559f10_0 .net *"_s0", 0 0, L_0x155d740;  1 drivers
v0x1559ff0_0 .net *"_s2", 0 0, L_0x155d810;  1 drivers
v0x155a0d0_0 .net "x0", 0 0, o0x7f81024456a8;  0 drivers
v0x155a1a0_0 .net "x1", 0 0, o0x7f81024456d8;  0 drivers
v0x155a260_0 .net "x2", 0 0, o0x7f8102445708;  0 drivers
v0x155a370_0 .net "y", 0 0, L_0x155d900;  1 drivers
S_0x14fa3b0 .scope module, "not_i1" "not_i1" 5 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x";
o0x7f8102445828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155d9f0 .functor NOT 1, o0x7f8102445828, C4<0>, C4<0>, C4<0>;
v0x155a4b0_0 .net "x", 0 0, o0x7f8102445828;  0 drivers
v0x155a590_0 .net "y", 0 0, L_0x155d9f0;  1 drivers
S_0x14fa540 .scope module, "or_i2" "or_i2" 6 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f81024458e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155da90 .functor OR 1, o0x7f81024458e8, o0x7f8102445918, C4<0>, C4<0>;
v0x155a6b0_0 .net "x0", 0 0, o0x7f81024458e8;  0 drivers
v0x155a770_0 .net "x1", 0 0, o0x7f8102445918;  0 drivers
v0x155a830_0 .net "y", 0 0, L_0x155da90;  1 drivers
S_0x153b1f0 .scope module, "or_i3" "or_i3" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f8102445a38 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155db90 .functor OR 1, o0x7f8102445a38, o0x7f8102445a68, C4<0>, C4<0>;
o0x7f8102445a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155dc90 .functor OR 1, L_0x155db90, o0x7f8102445a98, C4<0>, C4<0>;
v0x155a950_0 .net *"_s0", 0 0, L_0x155db90;  1 drivers
v0x155aa30_0 .net "x0", 0 0, o0x7f8102445a38;  0 drivers
v0x155aaf0_0 .net "x1", 0 0, o0x7f8102445a68;  0 drivers
v0x155abc0_0 .net "x2", 0 0, o0x7f8102445a98;  0 drivers
v0x155ac80_0 .net "y", 0 0, L_0x155dc90;  1 drivers
S_0x153b3f0 .scope module, "tb_circ" "tb_circ" 7 19;
 .timescale 0 0;
P_0x153b580 .param/l "len" 0 7 20, +C4<00000000000000000000000000000010>;
v0x155beb0_0 .net "c", 0 0, L_0x155ddf0;  1 drivers
v0x155bfc0_0 .var "i", 2 0;
v0x155c0a0_0 .net "s", 0 0, L_0x155dd80;  1 drivers
L_0x155de60 .part v0x155bfc0_0, 1, 1;
L_0x155df30 .part v0x155bfc0_0, 0, 1;
S_0x155ae10 .scope module, "g0" "hf_add_1b" 7 25, 7 11 0, S_0x153b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /OUTPUT 1 "s";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
v0x155bae0_0 .net "c", 0 0, L_0x155ddf0;  alias, 1 drivers
v0x155bbb0_0 .net "s", 0 0, L_0x155dd80;  alias, 1 drivers
v0x155bc80_0 .net "x", 0 0, L_0x155de60;  1 drivers
v0x155bda0_0 .net "y", 0 0, L_0x155df30;  1 drivers
S_0x155b080 .scope module, "g0" "xor_i2" 7 15, 8 8 0, S_0x155ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x155dd80 .functor XOR 1, L_0x155de60, L_0x155df30, C4<0>, C4<0>;
v0x155b2f0_0 .net "x0", 0 0, L_0x155de60;  alias, 1 drivers
v0x155b3d0_0 .net "x1", 0 0, L_0x155df30;  alias, 1 drivers
v0x155b490_0 .net "y", 0 0, L_0x155dd80;  alias, 1 drivers
S_0x155b5e0 .scope module, "g1" "and_i2" 7 16, 2 8 0, S_0x155ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x155ddf0 .functor AND 1, L_0x155de60, L_0x155df30, C4<1>, C4<1>;
v0x155b810_0 .net "x0", 0 0, L_0x155de60;  alias, 1 drivers
v0x155b900_0 .net "x1", 0 0, L_0x155df30;  alias, 1 drivers
v0x155b9d0_0 .net "y", 0 0, L_0x155ddf0;  alias, 1 drivers
S_0x1531e40 .scope module, "xnor_i2" "xnor_i2" 9 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f8102445eb8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102445ee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155dfd0 .functor XOR 1, o0x7f8102445eb8, o0x7f8102445ee8, C4<0>, C4<0>;
L_0x155e0a0 .functor NOT 1, L_0x155dfd0, C4<0>, C4<0>, C4<0>;
v0x155c190_0 .net *"_s0", 0 0, L_0x155dfd0;  1 drivers
v0x155c270_0 .net "x0", 0 0, o0x7f8102445eb8;  0 drivers
v0x155c330_0 .net "x1", 0 0, o0x7f8102445ee8;  0 drivers
v0x155c3d0_0 .net "y", 0 0, L_0x155e0a0;  1 drivers
S_0x1531fd0 .scope module, "xnor_i3" "xnor_i3" 9 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f8102446038 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102446068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155e140 .functor XOR 1, o0x7f8102446038, o0x7f8102446068, C4<0>, C4<0>;
o0x7f8102446098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155e210 .functor XOR 1, L_0x155e140, o0x7f8102446098, C4<0>, C4<0>;
L_0x155e300 .functor NOT 1, L_0x155e210, C4<0>, C4<0>, C4<0>;
v0x155c510_0 .net *"_s0", 0 0, L_0x155e140;  1 drivers
v0x155c5f0_0 .net *"_s2", 0 0, L_0x155e210;  1 drivers
v0x155c6d0_0 .net "x0", 0 0, o0x7f8102446038;  0 drivers
v0x155c770_0 .net "x1", 0 0, o0x7f8102446068;  0 drivers
v0x155c830_0 .net "x2", 0 0, o0x7f8102446098;  0 drivers
v0x155c940_0 .net "y", 0 0, L_0x155e300;  1 drivers
S_0x1530d40 .scope module, "xor_i3" "xor_i3" 8 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f81024461e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8102446218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155e3f0 .functor XOR 1, o0x7f81024461e8, o0x7f8102446218, C4<0>, C4<0>;
o0x7f8102446248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x155e4c0 .functor XOR 1, L_0x155e3f0, o0x7f8102446248, C4<0>, C4<0>;
v0x155ca80_0 .net *"_s0", 0 0, L_0x155e3f0;  1 drivers
v0x155cb80_0 .net "x0", 0 0, o0x7f81024461e8;  0 drivers
v0x155cc40_0 .net "x1", 0 0, o0x7f8102446218;  0 drivers
v0x155cce0_0 .net "x2", 0 0, o0x7f8102446248;  0 drivers
v0x155cda0_0 .net "y", 0 0, L_0x155e4c0;  1 drivers
    .scope S_0x153b3f0;
T_0 ;
    %vpi_call 7 29 "$display", "a b = c s" {0 0 0};
    %vpi_call 7 30 "$monitor", "%b %b = %b %b", &PV<v0x155bfc0_0, 1, 1>, &PV<v0x155bfc0_0, 0, 1>, v0x155beb0_0, v0x155c0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155bfc0_0, 0, 3;
    %delay 3, 0;
    %vpi_call 7 33 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x153b3f0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x155bfc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x155bfc0_0, 0, 3;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./gates/and_gate.v";
    "./gates/nand_gate.v";
    "./gates/nor_gate.v";
    "./gates/not_gate.v";
    "./gates/or_gate.v";
    "half_adder.v";
    "./gates/xor_gate.v";
    "./gates/xnor_gate.v";
