/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [32:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[7] ? in_data[24] : in_data[38]);
  assign celloutsig_1_6z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_0z);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_3z : in_data[132]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z[17] | celloutsig_0_5z);
  assign celloutsig_1_17z = ~((celloutsig_1_14z[5] | celloutsig_1_4z) & celloutsig_1_10z);
  assign celloutsig_0_11z = celloutsig_0_0z[3] ^ celloutsig_0_5z;
  assign celloutsig_1_0z = ~(in_data[136] ^ in_data[188]);
  assign celloutsig_0_6z = { celloutsig_0_0z, 1'h1, celloutsig_0_5z } >= { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_1z, 2'h3 };
  assign celloutsig_0_18z = celloutsig_0_0z >= { celloutsig_0_7z[3:1], celloutsig_0_1z, 1'h1 };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z } >= { 1'h0, celloutsig_1_8z[2:1] };
  assign celloutsig_1_3z = { in_data[162], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <= { in_data[136:135], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[5:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } || 1'h1;
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_17z);
  assign celloutsig_0_16z = celloutsig_0_0z[1] & ~(celloutsig_0_13z[2]);
  assign celloutsig_1_10z = celloutsig_1_7z & ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[54:50] % { 1'h1, in_data[81:78] };
  assign celloutsig_0_10z = { in_data[87:80], 1'h1, celloutsig_0_8z, 1'h1, celloutsig_0_8z, 2'h3, celloutsig_0_6z, celloutsig_0_9z, 1'h1, celloutsig_0_6z } % { 1'h1, in_data[23:7] };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_13z[0], in_data[0] };
  assign celloutsig_0_17z = { celloutsig_0_7z[11:6], celloutsig_0_16z, celloutsig_0_11z } * { in_data[93:92], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_13z = in_data[133:129] * in_data[108:104];
  assign celloutsig_1_19z = | { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_1_1z = | { in_data[163:161], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ { in_data[123:114], celloutsig_1_0z };
  assign celloutsig_1_5z = ^ in_data[136:130];
  assign celloutsig_0_13z = in_data[21:19] << celloutsig_0_10z[6:4];
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_9z } ~^ celloutsig_1_8z[17:7];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[4] & in_data[80]) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 18'h00000;
    else if (celloutsig_1_18z) celloutsig_0_7z = { in_data[18:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_15z = ~((celloutsig_1_13z[0] & celloutsig_1_11z) | (celloutsig_1_4z & celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & in_data[159]) | (celloutsig_1_3z & in_data[133]));
  assign { celloutsig_1_8z[1], celloutsig_1_8z[2], celloutsig_1_8z[4], celloutsig_1_8z[0], celloutsig_1_8z[32:5] } = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, in_data[166:139] } ^ { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, in_data[120:102], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_8z[3] = 1'h0;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
