{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 93.9,
        "exec_time(ms)": 188.8,
        "elaboration_time(ms)": 90.7,
        "optimization_time(ms)": 4.3,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 96.7,
        "Pi": 75,
        "Po": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 134.2,
        "elaboration_time(ms)": 90,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 29.2,
        "synthesis_time(ms)": 119.5,
        "Pi": 75,
        "Po": 34,
        "logic element": 1656,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1656,
        "Total Node": 2168
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 148.8,
        "elaboration_time(ms)": 62.1,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 63.2,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "verilog": "1r.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 62,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 57.2,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 164,
        "elaboration_time(ms)": 68,
        "optimization_time(ms)": 5,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 74.8,
        "Pi": 42,
        "Po": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 134.9,
        "elaboration_time(ms)": 88.2,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 28.5,
        "synthesis_time(ms)": 117.1,
        "Pi": 42,
        "Po": 65,
        "logic element": 1688,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 74.8,
        "exec_time(ms)": 149.5,
        "elaboration_time(ms)": 60.1,
        "optimization_time(ms)": 1.7,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 62.4,
        "Pi": 25,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 83.9,
        "elaboration_time(ms)": 69.2,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 7.8,
        "synthesis_time(ms)": 77.2,
        "Pi": 25,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r.v",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 139.9,
        "elaboration_time(ms)": 51.6,
        "optimization_time(ms)": 1.3,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 53.4,
        "Pi": 9,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "verilog": "2r.v",
        "max_rss(MiB)": 51.1,
        "exec_time(ms)": 78.4,
        "elaboration_time(ms)": 63.8,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 8.1,
        "synthesis_time(ms)": 72.1,
        "Pi": 9,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 134.9,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.4,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "verilog": "adder.v",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 41.1,
        "elaboration_time(ms)": 38.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 38.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adffe.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 136.7,
        "elaboration_time(ms)": 51.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "verilog": "adffe.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adff.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 142,
        "elaboration_time(ms)": 54.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "verilog": "adff.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 57.7,
        "elaboration_time(ms)": 54.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 131.9,
        "elaboration_time(ms)": 50.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 48.4,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 128.5,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.8,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 37.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bram.v",
        "warnings": [
            "[NETLIST] Input pin (block_ram^rd_addr~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~7) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~7) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 71.5,
        "exec_time(ms)": 148.1,
        "elaboration_time(ms)": 63.7,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 65.7,
        "Pi": 19,
        "Po": 8,
        "logic element": 1,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 9
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "verilog": "bram.v",
        "warnings": [
            "[NETLIST] Input pin (block_ram^rd_addr~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^rd_addr~7) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (block_ram^wr_addr~7) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 133.6,
        "exec_time(ms)": 347.8,
        "elaboration_time(ms)": 64.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 141.4,
        "synthesis_time(ms)": 205.7,
        "Pi": 19,
        "Po": 8,
        "logic element": 481,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 481,
        "Total Node": 609
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffe.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 131.6,
        "elaboration_time(ms)": 49.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "verilog": "dffe.v",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 50.2,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dff.v",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 123.1,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "verilog": "dff.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 43,
        "elaboration_time(ms)": 40.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 120.3,
        "elaboration_time(ms)": 49.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 70.7,
        "elaboration_time(ms)": 67.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 118.7,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 90.3,
        "elaboration_time(ms)": 87.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 87.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div_by_const.v",
        "max_rss(MiB)": 103,
        "exec_time(ms)": 227.9,
        "elaboration_time(ms)": 87.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 34.5,
        "synthesis_time(ms)": 122.2,
        "Pi": 4,
        "Po": 7,
        "logic element": 1024,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1089,
        "Average Path": 8,
        "Estimated LUTs": 1024,
        "Total Node": 2079
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "verilog": "div_by_const.v",
        "max_rss(MiB)": 107.7,
        "exec_time(ms)": 221.3,
        "elaboration_time(ms)": 83.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 115.1,
        "synthesis_time(ms)": 199,
        "Po": 7,
        "logic element": 5531,
        "Longest Path": 254,
        "Average Path": 18,
        "Estimated LUTs": 5531,
        "Total Node": 5531
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 132.4,
        "elaboration_time(ms)": 54.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 54.8,
        "Pi": 8,
        "Po": 7,
        "logic element": 16,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 35
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "verilog": "div.v",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 48.6,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 45.2,
        "Pi": 6,
        "Po": 7,
        "logic element": 99,
        "Longest Path": 30,
        "Average Path": 7,
        "Estimated LUTs": 99,
        "Total Node": 99
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 115.8,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 3
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 44.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 3
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ge.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 135.2,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 52.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "verilog": "ge.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 48,
        "elaboration_time(ms)": 44.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 45.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "gt.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 115.8,
        "elaboration_time(ms)": 33.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 33.8,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "verilog": "gt.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 59.3,
        "elaboration_time(ms)": 56.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 57.1,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 137.9,
        "elaboration_time(ms)": 56.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 56.6,
        "Pi": 3,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 71.1,
        "elaboration_time(ms)": 68,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 68.2,
        "Pi": 3,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "le.v",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 119.5,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 31.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "verilog": "le.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 49.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 117.4,
        "elaboration_time(ms)": 33.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 41.8,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "lt.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 125.3,
        "elaboration_time(ms)": 38.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 38.5,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "verilog": "lt.v",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 37.5,
        "elaboration_time(ms)": 34.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 34.6,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mem.v",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 139.3,
        "elaboration_time(ms)": 49.7,
        "optimization_time(ms)": 1.3,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 51.5,
        "Pi": 17,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "verilog": "mem.v",
        "max_rss(MiB)": 51.8,
        "exec_time(ms)": 69.2,
        "elaboration_time(ms)": 54.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 7.9,
        "synthesis_time(ms)": 62.9,
        "Pi": 17,
        "Po": 8,
        "logic element": 480,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 480,
        "Total Node": 608
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memrd.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 147.4,
        "elaboration_time(ms)": 57.6,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 58.8,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "verilog": "memrd.v",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 46,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mod.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 143.1,
        "elaboration_time(ms)": 53.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 54.4,
        "Pi": 8,
        "Po": 7,
        "logic element": 20,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 39
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "verilog": "mod.v",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 47.2,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 43.6,
        "Pi": 8,
        "Po": 7,
        "logic element": 131,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 131,
        "Total Node": 131
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 73.2,
        "exec_time(ms)": 136.2,
        "elaboration_time(ms)": 49.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.6,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 44,
        "Pi": 4,
        "Po": 4,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 116.4,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.3,
        "Pi": 8,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "verilog": "mult.v",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 55.2,
        "elaboration_time(ms)": 50.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 52,
        "Pi": 8,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mux.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 104.8,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.9,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "verilog": "mux.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 41.8,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.8,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nr.v",
        "max_rss(MiB)": 73.1,
        "exec_time(ms)": 148.2,
        "elaboration_time(ms)": 57.7,
        "optimization_time(ms)": 2.5,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 61.5,
        "Pi": 16,
        "Po": 24,
        "logic element": 40,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 48
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "verilog": "nr.v",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 85.7,
        "elaboration_time(ms)": 62.3,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 17.3,
        "synthesis_time(ms)": 80.2,
        "Pi": 16,
        "Po": 24,
        "logic element": 340,
        "latch": 128,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 340,
        "Total Node": 468
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 191.2,
        "elaboration_time(ms)": 97.9,
        "optimization_time(ms)": 2.1,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 101.7,
        "Pi": 38,
        "Po": 24,
        "logic element": 82,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 82,
        "Total Node": 90
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 114.3,
        "elaboration_time(ms)": 97.2,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 9.4,
        "synthesis_time(ms)": 107.7,
        "Pi": 38,
        "Po": 24,
        "logic element": 562,
        "latch": 128,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 562,
        "Total Node": 690
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pmux.v",
        "max_rss(MiB)": 427.7,
        "exec_time(ms)": 801.6,
        "elaboration_time(ms)": 696.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.3,
        "synthesis_time(ms)": 712,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "verilog": "pmux.v",
        "max_rss(MiB)": 407.9,
        "exec_time(ms)": 769.2,
        "elaboration_time(ms)": 750.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15,
        "synthesis_time(ms)": 765.9,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 114,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.3,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 4
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 70.9,
        "elaboration_time(ms)": 55.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 10.9,
        "synthesis_time(ms)": 66.5,
        "Pi": 2,
        "Po": 8,
        "logic element": 340,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 340,
        "Total Node": 340
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow.v",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 136.6,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 43.7,
        "Pi": 5,
        "Po": 8,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "verilog": "pow.v",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 61.8,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 16.4,
        "synthesis_time(ms)": 56.1,
        "Pi": 5,
        "Po": 8,
        "logic element": 566,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 566,
        "Total Node": 566
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 127.5,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 39.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 41.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 132.2,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 2
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 44.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.6,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "register.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 123.9,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.7,
        "Latch Drivers": 4,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 13
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "verilog": "register.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41,
        "Latch Drivers": 4,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 13
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rom.v",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 138,
        "elaboration_time(ms)": 51,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 52.1,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "verilog": "rom.v",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 5,
        "synthesis_time(ms)": 51.3,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 123.5,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 51,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 130.1,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 34.4,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdff.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 132.5,
        "elaboration_time(ms)": 43.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "verilog": "sdff.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 35.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sr.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 136,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.7,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "verilog": "sr.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.4,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sub.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 114.2,
        "elaboration_time(ms)": 26.1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 26.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "verilog": "sub.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 28.3,
        "elaboration_time(ms)": 26.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 26.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dpram.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 85.2,
        "elaboration_time(ms)": 67.5,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.8,
        "Pi": 49,
        "Po": 32,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 16
    },
    "common/dpram/no_arch": {
        "test_name": "common/dpram/no_arch",
        "verilog": "dpram.v",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 222.8,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 81.9,
        "synthesis_time(ms)": 153.8,
        "Pi": 49,
        "Po": 32,
        "logic element": 13616,
        "latch": 4096,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13616,
        "Total Node": 17712
    },
    "common/spram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/spram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spram.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 94.7,
        "elaboration_time(ms)": 76,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 76.3,
        "Pi": 26,
        "Po": 16,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 16
    },
    "common/spram/no_arch": {
        "test_name": "common/spram/no_arch",
        "verilog": "spram.v",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 138.6,
        "elaboration_time(ms)": 64.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 47.1,
        "synthesis_time(ms)": 111.3,
        "Pi": 26,
        "Po": 16,
        "logic element": 8728,
        "latch": 4096,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 8728,
        "Total Node": 12824
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
