--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 334075582336 paths analyzed, 1388 endpoints analyzed, 120 failing endpoints
 120 timing errors detected. (120 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.638ns.
--------------------------------------------------------------------------------
Slack:                  -9.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.618ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.618ns (10.462ns logic, 19.156ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.604ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.604ns (10.415ns logic, 19.189ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.604ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.604ns (10.466ns logic, 19.138ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -9.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.590ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.590ns (10.419ns logic, 19.171ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.568ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.568ns (10.462ns logic, 19.106ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -9.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.554ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.554ns (10.415ns logic, 19.139ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.554ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.554ns (10.466ns logic, 19.088ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -9.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd23 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.540ns (Levels of Logic = 24)
  Clock Path Skew:      -0.001ns (0.718 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd23 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_state_q_FSM_FFd26_1
                                                       M_state_q_FSM_FFd23
    SLICE_X12Y32.A1      net (fanout=22)       2.616   M_state_q_FSM_FFd23
    SLICE_X12Y32.A       Tilo                  0.254   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<3>1_SW1
    SLICE_X12Y33.D2      net (fanout=2)        0.891   N160
    SLICE_X12Y33.D       Tilo                  0.254   M_state_q_FSM_FFd26
                                                       M_aluI_b<3>1_1
    SLICE_X9Y33.D3       net (fanout=1)        1.015   M_aluI_b<3>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.540ns (10.292ns logic, 19.248ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -9.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.550ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.550ns (10.462ns logic, 19.088ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -9.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.545ns (Levels of Logic = 22)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X4Y37.A5       net (fanout=8)        1.675   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X4Y37.AMUX     Topaa                 0.456   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_lut<5>
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.545ns (10.087ns logic, 19.458ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  -9.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.540ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.540ns (10.419ns logic, 19.121ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd23 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.526ns (Levels of Logic = 24)
  Clock Path Skew:      -0.001ns (0.718 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd23 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_state_q_FSM_FFd26_1
                                                       M_state_q_FSM_FFd23
    SLICE_X12Y32.A1      net (fanout=22)       2.616   M_state_q_FSM_FFd23
    SLICE_X12Y32.A       Tilo                  0.254   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<3>1_SW1
    SLICE_X12Y33.D2      net (fanout=2)        0.891   N160
    SLICE_X12Y33.D       Tilo                  0.254   M_state_q_FSM_FFd26
                                                       M_aluI_b<3>1_1
    SLICE_X9Y33.D3       net (fanout=1)        1.015   M_aluI_b<3>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.526ns (10.245ns logic, 19.281ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  -9.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.542ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X9Y32.B5       net (fanout=16)       1.019   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X9Y32.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N378
                                                       M_aluI_b<6>
    SLICE_X9Y34.D6       net (fanout=61)       0.967   M_aluI_b[2]
    SLICE_X9Y34.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N381
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o171_SW0
    SLICE_X9Y34.C5       net (fanout=4)        0.427   aluI/adder/a[7]_b[7]_div_3/N381
    SLICE_X9Y34.C        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N381
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o171
    SLICE_X8Y35.CX       net (fanout=15)       1.164   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_349_o
    SLICE_X8Y35.CMUX     Tcxc                  0.182   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW2
    SLICE_X8Y34.D6       net (fanout=3)        0.443   aluI/adder/a[7]_b[7]_div_3/N414
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.542ns (10.408ns logic, 19.134ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.536ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.536ns (10.415ns logic, 19.121ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.536ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.536ns (10.466ns logic, 19.070ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -9.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.531ns (Levels of Logic = 22)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X4Y37.A5       net (fanout=8)        1.675   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X4Y37.AMUX     Topaa                 0.456   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_lut<5>
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.531ns (10.040ns logic, 19.491ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  -9.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.531ns (Levels of Logic = 22)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X4Y37.A5       net (fanout=8)        1.675   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X4Y37.AMUX     Topaa                 0.456   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_lut<5>
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.531ns (10.091ns logic, 19.440ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.522ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.522ns (10.419ns logic, 19.103ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.522ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X11Y35.B6      net (fanout=18)       0.850   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X11Y35.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>2_SW1
    SLICE_X11Y35.A5      net (fanout=2)        0.238   aluI/adder/a[7]_b[7]_div_3/N177
    SLICE_X11Y35.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW0
    SLICE_X8Y34.D2       net (fanout=10)       1.053   aluI/adder/a[7]_b[7]_div_3/N328
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.522ns (10.481ns logic, 19.041ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  -9.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.517ns (Levels of Logic = 22)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X4Y37.A5       net (fanout=8)        1.675   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X4Y37.AMUX     Topaa                 0.456   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_lut<5>
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.517ns (10.044ns logic, 19.473ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  -9.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.512ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X11Y35.A6      net (fanout=7)        0.417   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X11Y35.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW0
    SLICE_X8Y34.D2       net (fanout=10)       1.053   aluI/adder/a[7]_b[7]_div_3/N328
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.512ns (10.414ns logic, 19.098ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.508ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X11Y35.B6      net (fanout=18)       0.850   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X11Y35.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>2_SW1
    SLICE_X11Y35.A5      net (fanout=2)        0.238   aluI/adder/a[7]_b[7]_div_3/N177
    SLICE_X11Y35.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW0
    SLICE_X8Y34.D2       net (fanout=10)       1.053   aluI/adder/a[7]_b[7]_div_3/N328
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.508ns (10.485ns logic, 19.023ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  -9.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.500ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.500ns (10.462ns logic, 19.038ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  -9.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.498ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X11Y35.A6      net (fanout=7)        0.417   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X11Y35.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW0
    SLICE_X8Y34.D2       net (fanout=10)       1.053   aluI/adder/a[7]_b[7]_div_3/N328
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.498ns (10.418ns logic, 19.080ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.495ns (Levels of Logic = 22)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X4Y37.A5       net (fanout=8)        1.675   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X4Y37.AMUX     Topaa                 0.456   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_lut<5>
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.495ns (10.087ns logic, 19.408ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  -9.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.495ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X8Y33.CX       net (fanout=18)       0.868   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X8Y33.CMUX     Tcxc                  0.182   M_aluI_a[6]
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o161
    SLICE_X10Y34.D3      net (fanout=8)        0.629   aluI/adder/a[7]_b[7]_div_3/a[6]_GND_17_o_MUX_350_o
    SLICE_X10Y34.CMUX    Topdc                 0.402   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW1_F
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW1
    SLICE_X8Y34.D4       net (fanout=3)        0.551   aluI/adder/a[7]_b[7]_div_3/N413
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.495ns (10.547ns logic, 18.948ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  -9.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.492ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X9Y32.B5       net (fanout=16)       1.019   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X9Y32.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N378
                                                       M_aluI_b<6>
    SLICE_X9Y34.D6       net (fanout=61)       0.967   M_aluI_b[2]
    SLICE_X9Y34.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N381
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o171_SW0
    SLICE_X9Y34.C5       net (fanout=4)        0.427   aluI/adder/a[7]_b[7]_div_3/N381
    SLICE_X9Y34.C        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N381
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o171
    SLICE_X8Y35.CX       net (fanout=15)       1.164   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_349_o
    SLICE_X8Y35.CMUX     Tcxc                  0.182   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW2
    SLICE_X8Y34.D6       net (fanout=3)        0.443   aluI/adder/a[7]_b[7]_div_3/N414
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.492ns (10.408ns logic, 19.084ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_28 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.493ns (Levels of Logic = 25)
  Clock Path Skew:      0.015ns (0.630 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_28 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.BQ      Tcko                  0.430   M_clock_q[28]
                                                       M_clock_q_28
    SLICE_X19Y21.D2      net (fanout=3)        0.731   M_clock_q[28]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X8Y33.CX       net (fanout=18)       0.868   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X8Y33.CMUX     Tcxc                  0.182   M_aluI_a[6]
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_356_o161
    SLICE_X8Y33.A6       net (fanout=8)        0.765   aluI/adder/a[7]_b[7]_div_3/a[6]_GND_17_o_MUX_350_o
    SLICE_X8Y33.A        Tilo                  0.254   M_aluI_a[6]
                                                       aluI/adder/a[7]_b[7]_div_3/o<4>11_SW3
    SLICE_X8Y34.D3       net (fanout=3)        0.561   aluI/adder/a[7]_b[7]_div_3/N415
    SLICE_X8Y34.D        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161_1
    SLICE_X8Y36.A4       net (fanout=1)        0.524   aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o161
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y36.CX       net (fanout=2)        0.651   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y36.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/o<0>4
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW0
    SLICE_X3Y37.A6       net (fanout=1)        0.351   aluI/adder/a[7]_b[7]_div_3/N322
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.493ns (10.399ns logic, 19.094ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.486ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X12Y32.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X12Y32.C       Tilo                  0.255   M_state_q_FSM_FFd26_1
                                                       M_aluI_b<4>1_1
    SLICE_X9Y33.D5       net (fanout=1)        0.889   M_aluI_b<4>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y33.CX      net (fanout=18)       0.728   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y33.CMUX    Tcxc                  0.192   M_aluI_a[7]
                                                       aluI/adder/a[7]_b[7]_div_3/o<5>12
    SLICE_X12Y34.C6      net (fanout=7)        0.785   aluI/adder/a[7]_b[7]_div_3_OUT[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_state_q_FSM_FFd20_1
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1_SW2
    SLICE_X11Y35.C5      net (fanout=1)        0.804   aluI/adder/a[7]_b[7]_div_3/N174
    SLICE_X11Y35.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N450
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A5       net (fanout=4)        0.496   aluI/adder/a[7]_b[7]_div_3/o<3>1
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.486ns (10.415ns logic, 19.071ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -9.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_8 (FF)
  Destination:          M_state_q_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.486ns (Levels of Logic = 25)
  Clock Path Skew:      0.012ns (0.630 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_8 to M_state_q_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_clock_q[10]
                                                       M_clock_q_8
    SLICE_X19Y21.D6      net (fanout=3)        0.681   M_clock_q[8]
    SLICE_X19Y21.D       Tilo                  0.259   M_clock_q[10]
                                                       M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B2      net (fanout=4)        1.913   M_clock_q[29]_GND_1_o_equal_11_o<29>12
    SLICE_X11Y33.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N427
                                                       M_clock_q[29]_GND_1_o_equal_96_o<29>2_1
    SLICE_X13Y34.C6      net (fanout=16)       0.897   M_clock_q[29]_GND_1_o_equal_96_o<29>21
    SLICE_X13Y34.C       Tilo                  0.259   M_state_q_FSM_FFd20_2
                                                       M_aluI_b<2>1_1
    SLICE_X9Y33.D6       net (fanout=1)        0.871   M_aluI_b<2>1
    SLICE_X9Y33.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<7>12
                                                       aluI/adder/a[7]_b[7]_div_3/o<7>121
    SLICE_X10Y34.A4      net (fanout=18)       0.972   aluI/adder/a[7]_b[7]_div_3/o<7>12
    SLICE_X10Y34.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N298
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11_SW5
    SLICE_X7Y32.A6       net (fanout=1)        0.974   aluI/adder/a[7]_b[7]_div_3/N379
    SLICE_X7Y32.A        Tilo                  0.259   aluI/Mmux_alu215
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X9Y36.A6       net (fanout=3)        0.650   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X9Y36.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N218
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_380_o171
    SLICE_X8Y36.A6       net (fanout=17)       0.184   aluI/adder/a[7]_b[7]_div_3/a[7]_GND_17_o_MUX_373_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_3/N276
                                                       aluI/adder/a[7]_b[7]_div_3/o<3>11_1
    SLICE_X11Y37.C6      net (fanout=2)        0.537   aluI/adder/a[7]_b[7]_div_3/o[3]
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/o<2>1
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B6       net (fanout=1)        0.806   aluI/adder/a[7]_b[7]_div_3/o<2>1
    SLICE_X6Y36.B        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24_SW2
    SLICE_X6Y36.C6       net (fanout=8)        0.305   aluI/adder/a[7]_b[7]_div_3/N185
    SLICE_X6Y36.C        Tilo                  0.235   aluI/adder/a[7]_b[7]_div_3/N73
                                                       aluI/adder/a[7]_b[7]_div_3/o<2>24
    SLICE_X5Y35.A4       net (fanout=14)       0.573   aluI/adder/a[7]_b[7]_div_3_OUT[2]
    SLICE_X5Y35.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N274
                                                       aluI/adder/a[7]_b[7]_div_3/Mmux_a[0]_GND_17_o_MUX_422_o131
    SLICE_X4Y36.CX       net (fanout=2)        0.492   aluI/adder/a[7]_b[7]_div_3/a[3]_GND_17_o_MUX_419_o
    SLICE_X4Y36.COUT     Tcxcy                 0.117   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X4Y37.AMUX     Tcina                 0.220   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_3/Madd_GND_17_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X5Y36.B6       net (fanout=2)        0.561   aluI/adder/a[7]_b[7]_div_3/GND_17_o_b[7]_add_15_OUT[5]
    SLICE_X5Y36.B        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/a[4]_GND_17_o_MUX_418_o
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2_SW1
    SLICE_X3Y35.D6       net (fanout=1)        0.830   aluI/adder/a[7]_b[7]_div_3/N253
    SLICE_X3Y35.D        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/N79
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW2
    SLICE_X2Y37.CX       net (fanout=2)        0.475   aluI/adder/a[7]_b[7]_div_3/N79
    SLICE_X2Y37.CMUX     Tcxc                  0.192   aluI/adder/a[7]_b[7]_div_3/N71
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>1_SW1
    SLICE_X3Y37.A5       net (fanout=1)        0.459   aluI/adder/a[7]_b[7]_div_3/N323
    SLICE_X3Y37.A        Tilo                  0.259   aluI/adder/a[7]_b[7]_div_3/n0286[3]
                                                       aluI/adder/a[7]_b[7]_div_3/o<0>2
    DSP48_X0Y11.B0       net (fanout=1)        1.139   aluI/adder/a[7]_b[7]_div_3_OUT[0]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   aluI/adder/Mmult_n0027
                                                       aluI/adder/Mmult_n0027
    SLICE_X9Y43.B6       net (fanout=1)        0.589   aluI/adder/n0027[0]
    SLICE_X9Y43.B        Tilo                  0.259   aluI/adder/Mmux_sum3_rs_lut[0]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
    SLICE_X10Y43.A4      net (fanout=1)        0.491   aluI/adder/Mmux_sum3_rs_lut[0]
    SLICE_X10Y43.AMUX    Topaa                 0.449   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut[0]_rt
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X11Y43.B6      net (fanout=1)        0.670   aluI/M_adder_final_sum[0]
    SLICE_X11Y43.B       Tilo                  0.259   N263
                                                       aluI/Mmux_alu220
    SLICE_X14Y42.C5      net (fanout=6)        0.920   M_aluI_alu[0]
    SLICE_X14Y42.C       Tilo                  0.235   M_state_id_q[1]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>_SW0
    SLICE_X15Y33.A4      net (fanout=6)        1.006   N37
    SLICE_X15Y33.A       Tilo                  0.259   M_state_id_q[0]
                                                       M_aluI_alu[7]_GND_1_o_equal_103_o<7>
    SLICE_X11Y31.D6      net (fanout=41)       1.243   M_aluI_alu[7]_GND_1_o_equal_103_o
    SLICE_X11Y31.D       Tilo                  0.259   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd16-In1
    SLICE_X8Y31.DX       net (fanout=2)        0.779   M_state_q_FSM_FFd16-In
    SLICE_X8Y31.CLK      Tdick                 0.085   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     29.486ns (10.466ns logic, 19.020ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: rButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: entButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: cButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: gButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: bButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: backButt_Cond/M_sync_out/CLK
  Logical resource: backButt_Cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: backButt_Cond/M_ctr_q[3]/CLK
  Logical resource: backButt_Cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: backButt_Cond/M_ctr_q[3]/CLK
  Logical resource: backButt_Cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: backButt_Cond/M_ctr_q[3]/CLK
  Logical resource: backButt_Cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: backButt_Cond/M_ctr_q[3]/CLK
  Logical resource: backButt_Cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: backButt_Cond/M_ctr_q[7]/CLK
  Logical resource: backButt_Cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.638|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 120  Score: 984545  (Setup/Max: 984545, Hold: 0)

Constraints cover 334075582336 paths, 0 nets, and 3867 connections

Design statistics:
   Minimum period:  29.638ns{1}   (Maximum frequency:  33.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 08:43:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



