// Seed: 3901591454
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4
);
  type_15(
      "", 1
  );
  logic id_5;
  logic id_6;
  specify
    (id_7 => id_8) = (1  : 1  : 1, 1);
    (id_9 => id_10) = (1  : id_1  : id_5, 1  : id_4  : id_1);
  endspecify
endmodule
