5 18 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate9.1.vcd) 2 -o (generate9.1.cdd) 2 -v (generate9.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate9.1.v 1 39 1
2 1 3d 26 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 A 1 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1 26 8 1 0 0 1
3 3 main.foo_task "main.foo_task" 0 generate9.1.v 16 23 1
2 2 3d 18 6000a 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 x 2 17 107000a 1 0 0 0 1 17 0 1 0 0 1 0
4 2 18 6 11 0 0 2
3 1 main.foo_task.$u1 "main.foo_task.$u1" 0 generate9.1.v 0 22 1
2 3 0 19 c000f 1 21008 0 0 1 16 1 0
2 4 1 19 80008 0 1410 0 0 1 1 x
2 5 37 19 8000f 1 1a 3 4
2 6 0 20 9000a 1 1008 0 0 32 48 a 0
2 7 2c 20 8000a 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 21 c000f 1 21004 0 0 1 16 0 0
2 9 1 21 80008 0 1410 0 0 1 1 x
2 10 37 21 8000f 1 16 8 9
4 5 19 8 11 7 7 5
4 7 20 8 0 10 0 5
4 10 21 8 0 0 0 5
3 1 main.$u2 "main.$u2" 0 generate9.1.v 0 28 1
2 11 3b 27 10009 1 5002 0 0 1 18 0 1 0 0 0 0 foo_task
4 11 27 1 11 0 0 11
3 1 main.$u3 "main.$u3" 0 generate9.1.v 0 37 1
