Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fa08f14373d94818ab2b0a4c04e2d8ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot gt2_gate_tb_behav xil_defaultlib.gt2_gate_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture sop_arch of entity xil_defaultlib.gt2 [gt2_default]
Compiling architecture tb_gate_arch of entity xil_defaultlib.gt2_gate_tb
Built simulation snapshot gt2_gate_tb_behav
