{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765032459767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765032459767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  6 17:47:39 2025 " "Processing started: Sat Dec  6 17:47:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765032459767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032459767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032459767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765032459911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765032459911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "para_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file para_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 para_mux2to1 " "Found entity 1: para_mux2to1" {  } { { "para_mux2to1.v" "" { Text "/home/kaz/Documents/Quartus_Projects/para_mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "adder.v" "" { Text "/home/kaz/Documents/Quartus_Projects/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463893 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "adder.v" "" { Text "/home/kaz/Documents/Quartus_Projects/adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463893 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_32bit " "Found entity 3: adder_32bit" {  } { { "adder.v" "" { Text "/home/kaz/Documents/Quartus_Projects/adder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_single_cycle_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle_datapath " "Found entity 1: mips_single_cycle_datapath" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1_1bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_1bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(18) " "Verilog HDL information at control_unit.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765032463894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "mux2to1_5bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "/home/kaz/Documents/Quartus_Projects/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "/home/kaz/Documents/Quartus_Projects/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765032463896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SLT_MUX_SEL alu.v(58) " "Verilog HDL Implicit Net warning at alu.v(58): created implicit net for \"SLT_MUX_SEL\"" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SLT_result alu.v(70) " "Verilog HDL Implicit Net warning at alu.v(70): created implicit net for \"SLT_result\"" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single_cycle_datapath " "Elaborating entity \"mips_single_cycle_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765032463929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt mips_single_cycle_datapath.v(14) " "Verilog HDL or VHDL warning at mips_single_cycle_datapath.v(14): object \"shamt\" assigned a value but never read" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765032463929 "|mips_single_cycle_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "mips_single_cycle_datapath.v" "CU" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463934 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(18) " "Verilog HDL Case Statement warning at control_unit.v(18): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempRegD control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"tempRegD\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempAlu control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"tempAlu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempRegW control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"tempRegW\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempAluOp control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"tempAluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempAluOp\[0\] control_unit.v(18) " "Inferred latch for \"tempAluOp\[0\]\" at control_unit.v(18)" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempAluOp\[1\] control_unit.v(18) " "Inferred latch for \"tempAluOp\[1\]\" at control_unit.v(18)" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempRegW control_unit.v(18) " "Inferred latch for \"tempRegW\" at control_unit.v(18)" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempAlu control_unit.v(18) " "Inferred latch for \"tempAlu\" at control_unit.v(18)" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempRegD control_unit.v(18) " "Inferred latch for \"tempRegD\" at control_unit.v(18)" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 "|mips_single_cycle_datapath|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_5bit mux2to1_5bit:rt_rd_write_reg_mux " "Elaborating entity \"mux2to1_5bit\" for hierarchy \"mux2to1_5bit:rt_rd_write_reg_mux\"" {  } { { "mips_single_cycle_datapath.v" "rt_rd_write_reg_mux" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1_5bit:rt_rd_write_reg_mux\|mux2to1:mux2to1_5bit\[0\].base_mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1_5bit:rt_rd_write_reg_mux\|mux2to1:mux2to1_5bit\[0\].base_mux\"" {  } { { "mux2to1_5bit.v" "mux2to1_5bit\[0\].base_mux" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_5bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "mips_single_cycle_datapath.v" "RF" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:SE " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:SE\"" {  } { { "mips_single_cycle_datapath.v" "SE" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_mux2to1 para_mux2to1:ALU_second_src_mux " "Elaborating entity \"para_mux2to1\" for hierarchy \"para_mux2to1:ALU_second_src_mux\"" {  } { { "mips_single_cycle_datapath.v" "ALU_second_src_mux" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALU_CTRL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALU_CTRL\"" {  } { { "mips_single_cycle_datapath.v" "ALU_CTRL" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(11) " "Verilog HDL assignment warning at alu_control.v(11): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463943 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(13) " "Verilog HDL assignment warning at alu_control.v(13): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(20) " "Verilog HDL assignment warning at alu_control.v(20): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(25) " "Verilog HDL assignment warning at alu_control.v(25): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(30) " "Verilog HDL assignment warning at alu_control.v(30): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(35) " "Verilog HDL assignment warning at alu_control.v(35): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(40) " "Verilog HDL assignment warning at alu_control.v(40): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(44) " "Verilog HDL assignment warning at alu_control.v(44): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(16) " "Verilog HDL Case Statement warning at alu_control.v(16): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_control.v(51) " "Verilog HDL assignment warning at alu_control.v(51): truncated value with size 4 to match size of target (1)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control_temp alu_control.v(10) " "Verilog HDL Always Construct warning at alu_control.v(10): inferring latch(es) for variable \"alu_control_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_temp alu_control.v(10) " "Inferred latch for \"alu_control_temp\" at alu_control.v(10)" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 "|mips_single_cycle_datapath|alu_control:ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "mips_single_cycle_datapath.v" "ALU" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463944 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu.v(12) " "Verilog HDL warning at alu.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 "|mips_single_cycle_datapath|alu:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu.v(17) " "Verilog HDL warning at alu.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 "|mips_single_cycle_datapath|alu:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu.v(31) " "Verilog HDL warning at alu.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 "|mips_single_cycle_datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(70) " "Verilog HDL assignment warning at alu.v(70): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 "|mips_single_cycle_datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero alu.v(7) " "Output port \"zero\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 "|mips_single_cycle_datapath|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit alu:ALU\|adder_32bit:ALU_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"alu:ALU\|adder_32bit:ALU_adder\"" {  } { { "alu.v" "ALU_adder" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:ALU\|adder_32bit:ALU_adder\|full_adder:concat_full_adder\[0\].generate_full_adder " "Elaborating entity \"full_adder\" for hierarchy \"alu:ALU\|adder_32bit:ALU_adder\|full_adder:concat_full_adder\[0\].generate_full_adder\"" {  } { { "adder.v" "concat_full_adder\[0\].generate_full_adder" { Text "/home/kaz/Documents/Quartus_Projects/adder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit alu:ALU\|adder_32bit:substractor_32bit " "Elaborating entity \"adder_32bit\" for hierarchy \"alu:ALU\|adder_32bit:substractor_32bit\"" {  } { { "alu.v" "substractor_32bit" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_mux2to1 alu:ALU\|para_mux2to1:mux_L1_0 " "Elaborating entity \"para_mux2to1\" for hierarchy \"alu:ALU\|para_mux2to1:mux_L1_0\"" {  } { { "alu.v" "mux_L1_0" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032463959 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_file:RF\|register " "RAM logic \"register_file:RF\|register\" is uninferred due to asynchronous read logic" {  } { { "register_file.v" "register" { Text "/home/kaz/Documents/Quartus_Projects/register_file.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765032464211 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765032464211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765032464319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|tempAlu " "Latch control_unit:CU\|tempAlu has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765032464330 ""}  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765032464330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_CTRL\|alu_control_temp " "Latch alu_control:ALU_CTRL\|alu_control_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765032464330 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE control_unit:CU\|tempAluOp\[0\] " "Ports ENA and PRE on the latch are fed by the same signal control_unit:CU\|tempAluOp\[0\]" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765032464330 ""}  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765032464330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|tempAluOp\[0\] " "Latch control_unit:CU\|tempAluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765032464330 ""}  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765032464330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|tempAluOp\[1\] " "Latch control_unit:CU\|tempAluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1765032464330 ""}  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1765032464330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[1\] GND " "Pin \"alu_result\[1\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[2\] GND " "Pin \"alu_result\[2\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[3\] GND " "Pin \"alu_result\[3\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[4\] GND " "Pin \"alu_result\[4\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[5\] GND " "Pin \"alu_result\[5\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[6\] GND " "Pin \"alu_result\[6\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[7\] GND " "Pin \"alu_result\[7\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[8\] GND " "Pin \"alu_result\[8\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[9\] GND " "Pin \"alu_result\[9\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[10\] GND " "Pin \"alu_result\[10\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[11\] GND " "Pin \"alu_result\[11\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[12\] GND " "Pin \"alu_result\[12\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[13\] GND " "Pin \"alu_result\[13\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[14\] GND " "Pin \"alu_result\[14\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[15\] GND " "Pin \"alu_result\[15\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[16\] GND " "Pin \"alu_result\[16\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[17\] GND " "Pin \"alu_result\[17\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[18\] GND " "Pin \"alu_result\[18\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[19\] GND " "Pin \"alu_result\[19\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[20\] GND " "Pin \"alu_result\[20\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[21\] GND " "Pin \"alu_result\[21\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[22\] GND " "Pin \"alu_result\[22\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[23\] GND " "Pin \"alu_result\[23\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[24\] GND " "Pin \"alu_result\[24\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[25\] GND " "Pin \"alu_result\[25\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[26\] GND " "Pin \"alu_result\[26\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[27\] GND " "Pin \"alu_result\[27\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[28\] GND " "Pin \"alu_result\[28\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[29\] GND " "Pin \"alu_result\[29\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[30\] GND " "Pin \"alu_result\[30\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[31\] GND " "Pin \"alu_result\[31\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|alu_result[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[0\] GND " "Pin \"write_data\[0\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[1\] GND " "Pin \"write_data\[1\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[2\] GND " "Pin \"write_data\[2\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[3\] GND " "Pin \"write_data\[3\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[4\] GND " "Pin \"write_data\[4\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[5\] GND " "Pin \"write_data\[5\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[6\] GND " "Pin \"write_data\[6\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[7\] GND " "Pin \"write_data\[7\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[8\] GND " "Pin \"write_data\[8\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[9\] GND " "Pin \"write_data\[9\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[10\] GND " "Pin \"write_data\[10\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[11\] GND " "Pin \"write_data\[11\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[12\] GND " "Pin \"write_data\[12\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[13\] GND " "Pin \"write_data\[13\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[14\] GND " "Pin \"write_data\[14\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[15\] GND " "Pin \"write_data\[15\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[16\] GND " "Pin \"write_data\[16\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[17\] GND " "Pin \"write_data\[17\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[18\] GND " "Pin \"write_data\[18\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[19\] GND " "Pin \"write_data\[19\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[20\] GND " "Pin \"write_data\[20\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[21\] GND " "Pin \"write_data\[21\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[22\] GND " "Pin \"write_data\[22\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[23\] GND " "Pin \"write_data\[23\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[24\] GND " "Pin \"write_data\[24\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[25\] GND " "Pin \"write_data\[25\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[26\] GND " "Pin \"write_data\[26\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[27\] GND " "Pin \"write_data\[27\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[28\] GND " "Pin \"write_data\[28\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[29\] GND " "Pin \"write_data\[29\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[30\] GND " "Pin \"write_data\[30\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[31\] GND " "Pin \"write_data\[31\]\" is stuck at GND" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765032464338 "|mips_single_cycle_datapath|write_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765032464338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765032464375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765032464443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kaz/Documents/Quartus_Projects/output_files/Assignment2_GTU_CSE331.map.smsg " "Generated suppressed messages file /home/kaz/Documents/Quartus_Projects/output_files/Assignment2_GTU_CSE331.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032464460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765032464524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765032464524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[20\] " "No output dependent on input pin \"instruction\[20\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[21\] " "No output dependent on input pin \"instruction\[21\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[22\] " "No output dependent on input pin \"instruction\[22\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[23\] " "No output dependent on input pin \"instruction\[23\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[24\] " "No output dependent on input pin \"instruction\[24\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[25\] " "No output dependent on input pin \"instruction\[25\]\"" {  } { { "mips_single_cycle_datapath.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mips_single_cycle_datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765032464574 "|mips_single_cycle_datapath|instruction[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765032464574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765032464575 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765032464575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765032464575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765032464575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765032464582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  6 17:47:44 2025 " "Processing ended: Sat Dec  6 17:47:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765032464582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765032464582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765032464582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765032464582 ""}
