#TRANSPOSE
The thesis centers around the exploration of enhanced information security within RTL (Register Transfer Level) designs

Execution Steps:
----------------

1) Install all the necessary tools or libraries mentioned in the requirements.txt file

2) Run pcs_secure_rtl.py file 
	* update the input file path at the end of the script.
	* Create a register input file and keep the name as \<module-name\>_register_list.txt) 
	* if there are multiple modules in the input verilog file then you have to create the register input file for all modules which require protection.
	
