OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 641635 641635 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22952
Number of terminals:      771
Number of snets:          2
Number of nets:           18412

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 399.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 779080.
[INFO DRT-0033] mcon shape region query size = 499764.
[INFO DRT-0033] met1 shape region query size = 139043.
[INFO DRT-0033] via shape region query size = 27615.
[INFO DRT-0033] met2 shape region query size = 16975.
[INFO DRT-0033] via2 shape region query size = 22092.
[INFO DRT-0033] met3 shape region query size = 16934.
[INFO DRT-0033] via3 shape region query size = 22092.
[INFO DRT-0033] met4 shape region query size = 6651.
[INFO DRT-0033] via4 shape region query size = 1081.
[INFO DRT-0033] met5 shape region query size = 1127.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3253 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 399 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10355 groups.
#scanned instances     = 22952
#unique  instances     = 399
#stdCellGenAp          = 14646
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9618
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69055
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:25, elapsed time = 00:01:32, memory = 433.14 (MB), peak = 446.68 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197049

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 92 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 92 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57927.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45505.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25819.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8472.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2380.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 391.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 493.60 (MB), peak = 493.60 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 86126 vertical wires in 2 frboxes and 54368 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13063 vertical wires in 2 frboxes and 17985 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 903.14 (MB), peak = 903.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.14 (MB), peak = 903.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 1453.41 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:29, memory = 1802.14 (MB).
    Completing 30% with 3396 violations.
    elapsed time = 00:00:57, memory = 1879.11 (MB).
    Completing 40% with 3396 violations.
    elapsed time = 00:01:09, memory = 1949.38 (MB).
    Completing 50% with 3396 violations.
    elapsed time = 00:01:25, memory = 1933.45 (MB).
    Completing 60% with 6999 violations.
    elapsed time = 00:01:49, memory = 1992.00 (MB).
    Completing 70% with 6999 violations.
    elapsed time = 00:01:56, memory = 2065.75 (MB).
    Completing 80% with 10352 violations.
    elapsed time = 00:02:18, memory = 2130.39 (MB).
    Completing 90% with 10352 violations.
    elapsed time = 00:02:31, memory = 2286.03 (MB).
    Completing 100% with 13447 violations.
    elapsed time = 00:02:37, memory = 1976.08 (MB).
[INFO DRT-0199]   Number of violations = 15934.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     29      0      1      0      0      0      1      0
Metal Spacing        8      0   2210      0   1067    322     78      0     76
Min Hole             0      0     11      0      0      0      0      0      0
Recheck             44      0   1254      0    768    227    109      0     85
Short                4      7   6351     10   2627    520     43      1     81
[INFO DRT-0267] cpu time = 00:24:57, elapsed time = 00:02:38, memory = 2250.50 (MB), peak = 2289.78 (MB)
Total wire length = 1024158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268354 um.
Total wire length on LAYER met2 = 417133 um.
Total wire length on LAYER met3 = 223591 um.
Total wire length on LAYER met4 = 97520 um.
Total wire length on LAYER met5 = 17559 um.
Total number of vias = 178462.
Up-via summary (total 178462):

-------------------------
 FR_MASTERSLICE         0
            li1     68826
           met1     85565
           met2     18626
           met3      4800
           met4       645
-------------------------
                   178462


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15934 violations.
    elapsed time = 00:00:15, memory = 2264.39 (MB).
    Completing 20% with 15934 violations.
    elapsed time = 00:00:30, memory = 2493.49 (MB).
    Completing 30% with 13851 violations.
    elapsed time = 00:01:03, memory = 2289.58 (MB).
    Completing 40% with 13851 violations.
    elapsed time = 00:01:18, memory = 2370.47 (MB).
    Completing 50% with 13851 violations.
    elapsed time = 00:01:38, memory = 2293.08 (MB).
    Completing 60% with 12269 violations.
    elapsed time = 00:01:59, memory = 2327.03 (MB).
    Completing 70% with 12269 violations.
    elapsed time = 00:02:08, memory = 2362.67 (MB).
    Completing 80% with 10236 violations.
    elapsed time = 00:02:21, memory = 2294.18 (MB).
    Completing 90% with 10236 violations.
    elapsed time = 00:02:36, memory = 2414.52 (MB).
    Completing 100% with 8417 violations.
    elapsed time = 00:02:45, memory = 2302.28 (MB).
[INFO DRT-0199]   Number of violations = 8417.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         13      0      1      0      0      0      0
Metal Spacing        0   1635      0    599    118     16      2
Short                0   4662      1   1304     53     10      3
[INFO DRT-0267] cpu time = 00:24:24, elapsed time = 00:02:46, memory = 2304.58 (MB), peak = 2499.54 (MB)
Total wire length = 1014281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 266330 um.
Total wire length on LAYER met2 = 412163 um.
Total wire length on LAYER met3 = 222489 um.
Total wire length on LAYER met4 = 97329 um.
Total wire length on LAYER met5 = 15969 um.
Total number of vias = 176286.
Up-via summary (total 176286):

-------------------------
 FR_MASTERSLICE         0
            li1     68874
           met1     83745
           met2     18407
           met3      4748
           met4       512
-------------------------
                   176286


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8417 violations.
    elapsed time = 00:00:08, memory = 2304.83 (MB).
    Completing 20% with 8417 violations.
    elapsed time = 00:00:26, memory = 2518.86 (MB).
    Completing 30% with 8512 violations.
    elapsed time = 00:00:42, memory = 2310.87 (MB).
    Completing 40% with 8512 violations.
    elapsed time = 00:01:00, memory = 2379.89 (MB).
    Completing 50% with 8512 violations.
    elapsed time = 00:01:12, memory = 2306.15 (MB).
    Completing 60% with 8522 violations.
    elapsed time = 00:01:25, memory = 2336.86 (MB).
    Completing 70% with 8522 violations.
    elapsed time = 00:01:40, memory = 2460.25 (MB).
    Completing 80% with 8271 violations.
    elapsed time = 00:01:58, memory = 2383.92 (MB).
    Completing 90% with 8271 violations.
    elapsed time = 00:02:15, memory = 2376.19 (MB).
    Completing 100% with 8134 violations.
    elapsed time = 00:02:26, memory = 2311.49 (MB).
[INFO DRT-0199]   Number of violations = 8134.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          7      0      2      0      1      0      0      0
Metal Spacing        0   1569      0    539      0    106     22      4
Min Hole             0      0      0      1      0      0      0      0
Short                0   4513      0   1287      0     72      9      2
[INFO DRT-0267] cpu time = 00:24:24, elapsed time = 00:02:26, memory = 2316.90 (MB), peak = 2518.86 (MB)
Total wire length = 1011565 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 265806 um.
Total wire length on LAYER met2 = 410733 um.
Total wire length on LAYER met3 = 222948 um.
Total wire length on LAYER met4 = 97369 um.
Total wire length on LAYER met5 = 14707 um.
Total number of vias = 175671.
Up-via summary (total 175671):

-------------------------
 FR_MASTERSLICE         0
            li1     68872
           met1     83300
           met2     18431
           met3      4627
           met4       441
-------------------------
                   175671


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8134 violations.
    elapsed time = 00:00:20, memory = 2332.94 (MB).
    Completing 20% with 8134 violations.
    elapsed time = 00:00:32, memory = 2456.39 (MB).
    Completing 30% with 6218 violations.
    elapsed time = 00:01:04, memory = 2335.91 (MB).
    Completing 40% with 6218 violations.
    elapsed time = 00:01:17, memory = 2602.73 (MB).
    Completing 50% with 6218 violations.
    elapsed time = 00:01:41, memory = 2336.09 (MB).
    Completing 60% with 4433 violations.
    elapsed time = 00:02:04, memory = 2396.80 (MB).
    Completing 70% with 4433 violations.
    elapsed time = 00:02:14, memory = 2459.65 (MB).
    Completing 80% with 2827 violations.
    elapsed time = 00:02:26, memory = 2441.64 (MB).
    Completing 90% with 2827 violations.
    elapsed time = 00:02:46, memory = 2558.14 (MB).
    Completing 100% with 1478 violations.
    elapsed time = 00:02:51, memory = 2394.71 (MB).
[INFO DRT-0199]   Number of violations = 1478.
Viol/Layer        mcon   met1    via   met2   met3   met5
Cut Spacing          3      0      2      0      0      0
Metal Spacing        0    391      0    170     29      1
Min Hole             0      1      0      0      0      0
Short                0    649      1    210     20      1
[INFO DRT-0267] cpu time = 00:26:00, elapsed time = 00:02:52, memory = 2394.71 (MB), peak = 2640.53 (MB)
Total wire length = 1010876 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261158 um.
Total wire length on LAYER met2 = 403783 um.
Total wire length on LAYER met3 = 226747 um.
Total wire length on LAYER met4 = 104638 um.
Total wire length on LAYER met5 = 14547 um.
Total number of vias = 179402.
Up-via summary (total 179402):

-------------------------
 FR_MASTERSLICE         0
            li1     68893
           met1     84544
           met2     20125
           met3      5406
           met4       434
-------------------------
                   179402


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1478 violations.
    elapsed time = 00:00:02, memory = 2394.71 (MB).
    Completing 20% with 1478 violations.
    elapsed time = 00:00:05, memory = 2525.54 (MB).
    Completing 30% with 1135 violations.
    elapsed time = 00:00:24, memory = 2403.53 (MB).
    Completing 40% with 1135 violations.
    elapsed time = 00:00:27, memory = 2449.70 (MB).
    Completing 50% with 1135 violations.
    elapsed time = 00:00:36, memory = 2406.69 (MB).
    Completing 60% with 736 violations.
    elapsed time = 00:00:38, memory = 2439.46 (MB).
    Completing 70% with 736 violations.
    elapsed time = 00:00:40, memory = 2435.15 (MB).
    Completing 80% with 401 violations.
    elapsed time = 00:00:43, memory = 2406.69 (MB).
    Completing 90% with 401 violations.
    elapsed time = 00:00:45, memory = 2439.98 (MB).
    Completing 100% with 140 violations.
    elapsed time = 00:00:51, memory = 2406.69 (MB).
[INFO DRT-0199]   Number of violations = 140.
Viol/Layer        met1   met2   met3
Metal Spacing       33     23      2
Short               57     25      0
[INFO DRT-0267] cpu time = 00:05:16, elapsed time = 00:00:52, memory = 2406.69 (MB), peak = 2640.53 (MB)
Total wire length = 1010687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260834 um.
Total wire length on LAYER met2 = 402973 um.
Total wire length on LAYER met3 = 226881 um.
Total wire length on LAYER met4 = 105533 um.
Total wire length on LAYER met5 = 14465 um.
Total number of vias = 179611.
Up-via summary (total 179611):

-------------------------
 FR_MASTERSLICE         0
            li1     68899
           met1     84621
           met2     20176
           met3      5483
           met4       432
-------------------------
                   179611


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 140 violations.
    elapsed time = 00:00:00, memory = 2406.69 (MB).
    Completing 20% with 140 violations.
    elapsed time = 00:00:00, memory = 2406.69 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:12, memory = 2406.69 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:12, memory = 2406.69 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:21, memory = 2406.69 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:21, memory = 2406.69 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:21, memory = 2406.69 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:22, memory = 2406.69 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:22, memory = 2406.69 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:25, memory = 2406.69 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met2
Metal Spacing        0      2
Short               10      0
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:25, memory = 2406.69 (MB), peak = 2640.53 (MB)
Total wire length = 1010652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260714 um.
Total wire length on LAYER met2 = 402865 um.
Total wire length on LAYER met3 = 226965 um.
Total wire length on LAYER met4 = 105627 um.
Total wire length on LAYER met5 = 14480 um.
Total number of vias = 179609.
Up-via summary (total 179609):

-------------------------
 FR_MASTERSLICE         0
            li1     68898
           met1     84589
           met2     20194
           met3      5496
           met4       432
-------------------------
                   179609


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2406.69 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2406.69 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:06, memory = 2406.69 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:06, memory = 2406.69 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:09, memory = 2406.69 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:09, memory = 2406.69 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:09, memory = 2406.69 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:09, memory = 2406.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:09, memory = 2406.69 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:11, memory = 2406.69 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:11, memory = 2406.69 (MB), peak = 2640.53 (MB)
Total wire length = 1010666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260687 um.
Total wire length on LAYER met2 = 402838 um.
Total wire length on LAYER met3 = 227009 um.
Total wire length on LAYER met4 = 105650 um.
Total wire length on LAYER met5 = 14480 um.
Total number of vias = 179617.
Up-via summary (total 179617):

-------------------------
 FR_MASTERSLICE         0
            li1     68899
           met1     84585
           met2     20204
           met3      5497
           met4       432
-------------------------
                   179617


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2541.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:01, memory = 2536.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:07, memory = 2469.60 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:09, memory = 2469.60 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:15, memory = 2479.59 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:16, memory = 2513.59 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:18, memory = 2599.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:20, memory = 2591.90 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:21, memory = 2529.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:24, memory = 2407.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:56, elapsed time = 00:00:24, memory = 2407.38 (MB), peak = 2640.53 (MB)
Total wire length = 1010665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260687 um.
Total wire length on LAYER met2 = 402838 um.
Total wire length on LAYER met3 = 227009 um.
Total wire length on LAYER met4 = 105650 um.
Total wire length on LAYER met5 = 14480 um.
Total number of vias = 179617.
Up-via summary (total 179617):

-------------------------
 FR_MASTERSLICE         0
            li1     68899
           met1     84585
           met2     20204
           met3      5497
           met4       432
-------------------------
                   179617


[INFO DRT-0198] Complete detail routing.
Total wire length = 1010665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260687 um.
Total wire length on LAYER met2 = 402838 um.
Total wire length on LAYER met3 = 227009 um.
Total wire length on LAYER met4 = 105650 um.
Total wire length on LAYER met5 = 14480 um.
Total number of vias = 179617.
Up-via summary (total 179617):

-------------------------
 FR_MASTERSLICE         0
            li1     68899
           met1     84585
           met2     20204
           met3      5497
           met4       432
-------------------------
                   179617


[INFO DRT-0267] cpu time = 01:50:03, elapsed time = 00:12:37, memory = 2407.38 (MB), peak = 2640.53 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 23 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3253 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 399 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10359 groups.
#scanned instances     = 22976
#unique  instances     = 399
#stdCellGenAp          = 14646
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9618
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69055
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:19:38, elapsed time = 00:01:43, memory = 2354.89 (MB), peak = 2640.53 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     205037

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 92 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 92 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57942.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45494.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25794.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8454.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2377.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 390.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2354.89 (MB), peak = 2640.53 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 86113 vertical wires in 2 frboxes and 54338 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13029 vertical wires in 2 frboxes and 17870 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2326.93 (MB), peak = 2640.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2326.93 (MB), peak = 2640.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2326.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2365.97 (MB).
    Completing 30% with 206 violations.
    elapsed time = 00:00:10, memory = 2326.94 (MB).
    Completing 40% with 206 violations.
    elapsed time = 00:00:12, memory = 2436.67 (MB).
    Completing 50% with 206 violations.
    elapsed time = 00:00:14, memory = 2326.94 (MB).
    Completing 60% with 343 violations.
    elapsed time = 00:00:17, memory = 2353.66 (MB).
    Completing 70% with 343 violations.
    elapsed time = 00:00:19, memory = 2384.94 (MB).
    Completing 80% with 481 violations.
    elapsed time = 00:00:22, memory = 2295.55 (MB).
    Completing 90% with 481 violations.
    elapsed time = 00:00:24, memory = 2426.55 (MB).
    Completing 100% with 582 violations.
    elapsed time = 00:00:26, memory = 2357.54 (MB).
[INFO DRT-0199]   Number of violations = 678.
Viol/Layer        met1    via   met2   via2   met3   met4   met5
Cut Spacing          0      0      0      2      0      0      0
Metal Spacing       20      0     36      0     26     14      0
Recheck              7      0     33      0     34     18      4
Short               75      1    230      0    128     38     12
[INFO DRT-0267] cpu time = 00:04:21, elapsed time = 00:00:26, memory = 2434.48 (MB), peak = 2640.53 (MB)
Total wire length = 1010273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260594 um.
Total wire length on LAYER met2 = 402753 um.
Total wire length on LAYER met3 = 226368 um.
Total wire length on LAYER met4 = 105479 um.
Total wire length on LAYER met5 = 15076 um.
Total number of vias = 179674.
Up-via summary (total 179674):

-------------------------
 FR_MASTERSLICE         0
            li1     68930
           met1     84590
           met2     20220
           met3      5493
           met4       441
-------------------------
                   179674


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 678 violations.
    elapsed time = 00:00:01, memory = 2434.48 (MB).
    Completing 20% with 678 violations.
    elapsed time = 00:00:04, memory = 2470.73 (MB).
    Completing 30% with 527 violations.
    elapsed time = 00:00:06, memory = 2434.48 (MB).
    Completing 40% with 527 violations.
    elapsed time = 00:00:08, memory = 2470.02 (MB).
    Completing 50% with 527 violations.
    elapsed time = 00:00:09, memory = 2441.02 (MB).
    Completing 60% with 406 violations.
    elapsed time = 00:00:13, memory = 2476.23 (MB).
    Completing 70% with 406 violations.
    elapsed time = 00:00:18, memory = 2475.01 (MB).
    Completing 80% with 303 violations.
    elapsed time = 00:00:20, memory = 2441.53 (MB).
    Completing 90% with 303 violations.
    elapsed time = 00:00:23, memory = 2545.53 (MB).
    Completing 100% with 170 violations.
    elapsed time = 00:00:24, memory = 2448.56 (MB).
[INFO DRT-0199]   Number of violations = 170.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing       13      2     13      0      0     17
Short               36     32     25      8      0     23
[INFO DRT-0267] cpu time = 00:04:06, elapsed time = 00:00:24, memory = 2448.56 (MB), peak = 2640.53 (MB)
Total wire length = 1010078 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260635 um.
Total wire length on LAYER met2 = 402638 um.
Total wire length on LAYER met3 = 226199 um.
Total wire length on LAYER met4 = 105557 um.
Total wire length on LAYER met5 = 15046 um.
Total number of vias = 179653.
Up-via summary (total 179653):

-------------------------
 FR_MASTERSLICE         0
            li1     68929
           met1     84594
           met2     20207
           met3      5486
           met4       437
-------------------------
                   179653


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 170 violations.
    elapsed time = 00:00:00, memory = 2448.56 (MB).
    Completing 20% with 170 violations.
    elapsed time = 00:00:00, memory = 2448.56 (MB).
    Completing 30% with 155 violations.
    elapsed time = 00:00:01, memory = 2448.56 (MB).
    Completing 40% with 155 violations.
    elapsed time = 00:00:01, memory = 2448.56 (MB).
    Completing 50% with 155 violations.
    elapsed time = 00:00:03, memory = 2448.56 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:03, memory = 2448.56 (MB).
    Completing 70% with 168 violations.
    elapsed time = 00:00:04, memory = 2448.56 (MB).
    Completing 80% with 144 violations.
    elapsed time = 00:00:04, memory = 2448.56 (MB).
    Completing 90% with 144 violations.
    elapsed time = 00:00:04, memory = 2448.56 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:07, memory = 2448.56 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing        6      5     10      1      0      8
Short               24     42     17      2      0     19
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:07, memory = 2448.56 (MB), peak = 2640.53 (MB)
Total wire length = 1010055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260606 um.
Total wire length on LAYER met2 = 402653 um.
Total wire length on LAYER met3 = 226258 um.
Total wire length on LAYER met4 = 105554 um.
Total wire length on LAYER met5 = 14983 um.
Total number of vias = 179657.
Up-via summary (total 179657):

-------------------------
 FR_MASTERSLICE         0
            li1     68929
           met1     84599
           met2     20202
           met3      5490
           met4       437
-------------------------
                   179657


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 2448.56 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:01, memory = 2448.56 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:01, memory = 2448.56 (MB).
    Completing 40% with 95 violations.
    elapsed time = 00:00:01, memory = 2448.56 (MB).
    Completing 50% with 95 violations.
    elapsed time = 00:00:06, memory = 2448.56 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:06, memory = 2448.56 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:06, memory = 2448.56 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:11, memory = 2448.56 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:11, memory = 2448.56 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:12, memory = 2448.56 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        4
Short                6
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:12, memory = 2451.59 (MB), peak = 2640.53 (MB)
Total wire length = 1010085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260806 um.
Total wire length on LAYER met2 = 402478 um.
Total wire length on LAYER met3 = 226268 um.
Total wire length on LAYER met4 = 105749 um.
Total wire length on LAYER met5 = 14782 um.
Total number of vias = 179746.
Up-via summary (total 179746):

-------------------------
 FR_MASTERSLICE         0
            li1     68930
           met1     84619
           met2     20244
           met3      5515
           met4       438
-------------------------
                   179746


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:01, memory = 2484.08 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:01, memory = 2506.56 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:02, memory = 2516.76 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:02, memory = 2478.37 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:02, memory = 2478.37 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:03, memory = 2478.37 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:04, memory = 2539.58 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:09, memory = 2574.10 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:10, memory = 2577.45 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:19, memory = 2486.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:39, elapsed time = 00:00:19, memory = 2454.84 (MB), peak = 2640.53 (MB)
Total wire length = 1010083 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260791 um.
Total wire length on LAYER met2 = 402457 um.
Total wire length on LAYER met3 = 226283 um.
Total wire length on LAYER met4 = 105768 um.
Total wire length on LAYER met5 = 14782 um.
Total number of vias = 179748.
Up-via summary (total 179748):

-------------------------
 FR_MASTERSLICE         0
            li1     68930
           met1     84617
           met2     20246
           met3      5517
           met4       438
-------------------------
                   179748


[INFO DRT-0198] Complete detail routing.
Total wire length = 1010083 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260791 um.
Total wire length on LAYER met2 = 402457 um.
Total wire length on LAYER met3 = 226283 um.
Total wire length on LAYER met4 = 105768 um.
Total wire length on LAYER met5 = 14782 um.
Total number of vias = 179748.
Up-via summary (total 179748):

-------------------------
 FR_MASTERSLICE         0
            li1     68930
           met1     84617
           met2     20246
           met3      5517
           met4       438
-------------------------
                   179748


[INFO DRT-0267] cpu time = 00:12:10, elapsed time = 00:01:31, memory = 2454.84 (MB), peak = 2640.53 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 17:51.63[h:]min:sec. CPU time: user 9736.94 sys 6.04 (909%). Peak memory: 2703900KB.
