ARM GAS  /tmp/ccZn8G3i.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_depthwise_conv_s8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.depthwise_conv_s8_mult_4,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	depthwise_conv_s8_mult_4:
  26              	.LVL0:
  27              	.LFB47:
  28              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_con
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * SPDX-FileCopyrightText: Copyright 2010-2022 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Title:        arm_depthwise_conv_s8.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Description:  s8 version of depthwise convolution.
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * $Date:        26 October 2022
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * $Revision:    V.3.0.4
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * Target Processor:  Cortex-M CPUs
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * -------------------------------------------------------------------- */
  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
ARM GAS  /tmp/ccZn8G3i.s 			page 2


  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #include "arm_nnfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #include "arm_nnsupportfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *  @ingroup Public
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  */
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** /**
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * @addtogroup NNConv
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  * @{
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  */
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if !defined(__ARMCC_VERSION) && !defined(__ICCARM__)
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** __attribute__((optimize("no-unroll-loops")))
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #endif
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** static void
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** depthwise_conv_s8_mult_4(const int8_t *input,
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t input_x,
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t input_y,
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t input_ch,
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int8_t *kernel,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_ch,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t ch_mult,
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t kernel_x,
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t kernel_y,
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t pad_x,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t pad_y,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t stride_x,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t stride_y,
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t *bias,
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          int8_t *output,
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t *output_shift,
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t *output_mult,
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_x,
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_y,
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_offset,
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t input_offset,
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_activation_min,
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                          const int32_t output_activation_max)
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 76, pretend = 0, frame = 88
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 70 1 is_stmt 0 view .LVU1
  34 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 36
  37              		.cfi_offset 4, -36
  38              		.cfi_offset 5, -32
  39              		.cfi_offset 6, -28
  40              		.cfi_offset 7, -24
  41              		.cfi_offset 8, -20
  42              		.cfi_offset 9, -16
  43              		.cfi_offset 10, -12
  44              		.cfi_offset 11, -8
  45              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZn8G3i.s 			page 3


  46 0004 97B0     		sub	sp, sp, #92
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 128
  49 0006 0292     		str	r2, [sp, #8]
  50 0008 9C46     		mov	ip, r3
  51 000a 219F     		ldr	r7, [sp, #132]
  52 000c DDF88CE0 		ldr	lr, [sp, #140]
  53 0010 DDF8C080 		ldr	r8, [sp, #192]
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const int32_t *bias_base = bias;
  54              		.loc 1 71 5 is_stmt 1 view .LVU2
  55              	.LVL1:
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const int32_t *mult_base = output_mult;
  56              		.loc 1 72 5 view .LVU3
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const int32_t *shift_base = output_shift;
  57              		.loc 1 73 5 view .LVU4
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const int8_t *kernel_base = kernel;
  58              		.loc 1 74 5 view .LVU5
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     for (int32_t in_h = -pad_y, out_h = 0; out_h < output_y; in_h += stride_y, ++out_h)
  59              		.loc 1 76 5 view .LVU6
  60              	.LBB58:
  61              		.loc 1 76 10 view .LVU7
  62              		.loc 1 76 18 is_stmt 0 view .LVU8
  63 0014 269B     		ldr	r3, [sp, #152]
  64              	.LVL2:
  65              		.loc 1 76 18 view .LVU9
  66 0016 5B42     		rsbs	r3, r3, #0
  67 0018 0093     		str	r3, [sp]
  68              	.LVL3:
  69              		.loc 1 76 33 view .LVU10
  70 001a 0023     		movs	r3, #0
  71              	.LVL4:
  72              		.loc 1 76 33 view .LVU11
  73 001c 1093     		str	r3, [sp, #64]
  74 001e 3E46     		mov	r6, r7
  75 0020 7746     		mov	r7, lr
  76 0022 8E46     		mov	lr, r1
  77 0024 8146     		mov	r9, r0
  78              		.loc 1 76 5 view .LVU12
  79 0026 CDE1     		b	.L2
  80              	.LVL5:
  81              	.L50:
  82              	.LBB59:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         for (int32_t in_w = -pad_x, out_w = 0, ker_h_start = MAX(0, -in_h); out_w < output_x; in_w 
  83              		.loc 1 78 62 discriminator 1 view .LVU13
  84 0028 5B42     		rsbs	r3, r3, #0
  85              	.LVL6:
  86              		.loc 1 78 62 discriminator 1 view .LVU14
  87 002a 0F93     		str	r3, [sp, #60]
  88 002c D7E1     		b	.L3
  89              	.LVL7:
  90              	.L48:
  91              	.LBB60:
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             bias = bias_base;
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_mult = mult_base;
ARM GAS  /tmp/ccZn8G3i.s 			page 4


  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_shift = shift_base;
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int32_t in_ch = 0, out_ch = 0, ker_w_start = MAX(0, -in_w); out_ch < output_ch;
  92              		.loc 1 83 63 discriminator 1 view .LVU15
  93 002e CBF10003 		rsb	r3, fp, #0
  94              	.LVL8:
  95              		.loc 1 83 63 discriminator 1 view .LVU16
  96 0032 0593     		str	r3, [sp, #20]
  97 0034 A4E1     		b	.L5
  98              	.LVL9:
  99              	.L10:
 100              	.LBB61:
 101              	.LBB62:
 102              	.LBB63:
 103              	.LBB64:
 104              	.LBB65:
 105              	.LBB66:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 for (int mult_tile = 0; mult_tile < ch_mult; mult_tile += 4)
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     int32_t out_buff[4] = {0, 0, 0, 0};
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     if (bias)
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[0] = *bias++;
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[1] = *bias++;
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[2] = *bias++;
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[3] = *bias++;
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     for (int32_t ker_h = ker_h_start; ker_h < MIN(kernel_y, input_y - in_h); ++ker_
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t ker_idx = ker_h * (output_ch * kernel_x) + ker_w_start * output_ch 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t in_idx = (in_h + ker_h) * (input_ch * input_x) + in_w * input_ch + 
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #pragma clang loop unroll(disable)
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #endif
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         for (int32_t ker_w = ker_w_start; ker_w < MIN(kernel_x, input_x - in_w);
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             int32_t in_val = input[in_idx + ker_w * input_ch] + input_offset;
 106              		.loc 1 108 29 is_stmt 1 view .LVU17
 107              		.loc 1 108 59 is_stmt 0 view .LVU18
 108 0036 0EFB0142 		mla	r2, lr, r1, r4
 109              		.loc 1 108 51 view .LVU19
 110 003a 19F90220 		ldrsb	r2, [r9, r2]
 111              		.loc 1 108 37 view .LVU20
 112 003e 6244     		add	r2, r2, ip
 113              	.LVL10:
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             out_buff[0] += in_val * kernel[0];
 114              		.loc 1 109 29 is_stmt 1 view .LVU21
 115              		.loc 1 109 59 is_stmt 0 view .LVU22
 116 0040 93F90060 		ldrsb	r6, [r3]
 117              		.loc 1 109 41 view .LVU23
 118 0044 1298     		ldr	r0, [sp, #72]
 119 0046 02FB0600 		mla	r0, r2, r6, r0
 120 004a 1290     		str	r0, [sp, #72]
ARM GAS  /tmp/ccZn8G3i.s 			page 5


 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             out_buff[1] += in_val * kernel[1];
 121              		.loc 1 110 29 is_stmt 1 view .LVU24
 122              		.loc 1 110 59 is_stmt 0 view .LVU25
 123 004c 93F90160 		ldrsb	r6, [r3, #1]
 124              		.loc 1 110 41 view .LVU26
 125 0050 1398     		ldr	r0, [sp, #76]
 126 0052 02FB0600 		mla	r0, r2, r6, r0
 127 0056 1390     		str	r0, [sp, #76]
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             out_buff[2] += in_val * kernel[2];
 128              		.loc 1 111 29 is_stmt 1 view .LVU27
 129              		.loc 1 111 59 is_stmt 0 view .LVU28
 130 0058 93F90260 		ldrsb	r6, [r3, #2]
 131              		.loc 1 111 41 view .LVU29
 132 005c 1498     		ldr	r0, [sp, #80]
 133 005e 02FB0600 		mla	r0, r2, r6, r0
 134 0062 1490     		str	r0, [sp, #80]
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             out_buff[3] += in_val * kernel[3];
 135              		.loc 1 112 29 is_stmt 1 view .LVU30
 136              		.loc 1 112 59 is_stmt 0 view .LVU31
 137 0064 93F90360 		ldrsb	r6, [r3, #3]
 138              		.loc 1 112 41 view .LVU32
 139 0068 1598     		ldr	r0, [sp, #84]
 140 006a 02FB0602 		mla	r2, r2, r6, r0
 141              	.LVL11:
 142              		.loc 1 112 41 view .LVU33
 143 006e 1592     		str	r2, [sp, #84]
 144              	.LBE66:
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 145              		.loc 1 106 30 is_stmt 1 view .LVU34
 146 0070 0131     		adds	r1, r1, #1
 147              	.LVL12:
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 148              		.loc 1 106 46 is_stmt 0 view .LVU35
 149 0072 3B44     		add	r3, r3, r7
 150              	.LVL13:
 151              	.L9:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 152              		.loc 1 105 59 is_stmt 1 discriminator 1 view .LVU36
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 153              		.loc 1 105 67 is_stmt 0 discriminator 1 view .LVU37
 154 0074 AAEB0B02 		sub	r2, r10, fp
 155 0078 4245     		cmp	r2, r8
 156 007a A8BF     		it	ge
 157 007c 4246     		movge	r2, r8
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 158              		.loc 1 105 25 discriminator 1 view .LVU38
 159 007e 8A42     		cmp	r2, r1
 160 0080 D9DC     		bgt	.L10
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 161              		.loc 1 105 25 discriminator 1 view .LVU39
 162              	.LBE65:
 163              	.LBE64:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 164              		.loc 1 97 94 is_stmt 1 discriminator 2 view .LVU40
 165 0082 0135     		adds	r5, r5, #1
 166              	.LVL14:
 167              	.L8:
ARM GAS  /tmp/ccZn8G3i.s 			page 6


  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 168              		.loc 1 97 55 discriminator 1 view .LVU41
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 169              		.loc 1 97 63 is_stmt 0 discriminator 1 view .LVU42
 170 0084 029B     		ldr	r3, [sp, #8]
 171 0086 009A     		ldr	r2, [sp]
 172 0088 9B1A     		subs	r3, r3, r2
 173 008a 249A     		ldr	r2, [sp, #144]
 174 008c 9342     		cmp	r3, r2
 175 008e A8BF     		it	ge
 176 0090 1346     		movge	r3, r2
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 177              		.loc 1 97 21 discriminator 1 view .LVU43
 178 0092 AB42     		cmp	r3, r5
 179 0094 19DD     		ble	.L36
 180              	.LBB68:
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 181              		.loc 1 99 25 is_stmt 1 view .LVU44
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 182              		.loc 1 99 62 is_stmt 0 view .LVU45
 183 0096 08FB07F3 		mul	r3, r8, r7
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 184              		.loc 1 99 88 view .LVU46
 185 009a 0598     		ldr	r0, [sp, #20]
 186 009c 0246     		mov	r2, r0
 187 009e 07FB02F2 		mul	r2, r7, r2
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 188              		.loc 1 99 74 view .LVU47
 189 00a2 05FB0323 		mla	r3, r5, r3, r2
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         kernel = kernel_base + mult_tile + ker_idx;
 190              		.loc 1 99 33 view .LVU48
 191 00a6 039A     		ldr	r2, [sp, #12]
 192 00a8 1344     		add	r3, r3, r2
 193              	.LVL15:
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t in_idx = (in_h + ker_h) * (input_ch * input_x) + in_w * input_ch + 
 194              		.loc 1 100 25 is_stmt 1 view .LVU49
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t in_idx = (in_h + ker_h) * (input_ch * input_x) + in_w * input_ch + 
 195              		.loc 1 100 58 is_stmt 0 view .LVU50
 196 00aa 019A     		ldr	r2, [sp, #4]
 197 00ac 1344     		add	r3, r3, r2
 198              	.LVL16:
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t in_idx = (in_h + ker_h) * (input_ch * input_x) + in_w * input_ch + 
 199              		.loc 1 100 32 view .LVU51
 200 00ae 209A     		ldr	r2, [sp, #128]
 201 00b0 1344     		add	r3, r3, r2
 202              	.LVL17:
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 203              		.loc 1 101 25 is_stmt 1 view .LVU52
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 204              		.loc 1 101 48 is_stmt 0 view .LVU53
 205 00b2 009A     		ldr	r2, [sp]
 206 00b4 2A44     		add	r2, r2, r5
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 207              		.loc 1 101 69 view .LVU54
 208 00b6 0AFB0EF4 		mul	r4, r10, lr
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 209              		.loc 1 101 87 view .LVU55
ARM GAS  /tmp/ccZn8G3i.s 			page 7


 210 00ba 0EFB0BF1 		mul	r1, lr, fp
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 211              		.loc 1 101 80 view .LVU56
 212 00be 04FB0214 		mla	r4, r4, r2, r1
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 213              		.loc 1 101 33 view .LVU57
 214 00c2 049A     		ldr	r2, [sp, #16]
 215 00c4 1444     		add	r4, r4, r2
 216              	.LVL18:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 217              		.loc 1 105 25 is_stmt 1 view .LVU58
 218              	.LBB67:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 219              		.loc 1 105 30 view .LVU59
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 220              		.loc 1 105 38 is_stmt 0 view .LVU60
 221 00c6 0146     		mov	r1, r0
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 222              		.loc 1 105 25 view .LVU61
 223 00c8 D4E7     		b	.L9
 224              	.LVL19:
 225              	.L36:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                              ++ker_w, kernel += output_ch)
 226              		.loc 1 105 25 view .LVU62
 227              	.LBE67:
 228              	.LBE68:
 229              	.LBE63:
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #if defined(ARM_MATH_MVEI)
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     int32x4_t res = vldrwq_s32(out_buff);
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     res = arm_requantize_mve_32x4(res, vldrwq_s32(output_mult), vldrwq_s32(output_s
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     output_mult += 4;
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     output_shift += 4;
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     res = vaddq_n_s32(res, output_offset);
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     res = vmaxq_s32(res, vdupq_n_s32(output_activation_min));
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     res = vminq_s32(res, vdupq_n_s32(output_activation_max));
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     vstrbq_s32(output, res);
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     output += 4;
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #else
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[0] = arm_nn_requantize(out_buff[0], *output_mult++, *output_shift++);
 230              		.loc 1 127 21 is_stmt 1 discriminator 2 view .LVU63
 231              		.loc 1 127 35 is_stmt 0 discriminator 2 view .LVU64
 232 00ca 079B     		ldr	r3, [sp, #28]
 233 00cc 1D68     		ldr	r5, [r3]
 234              	.LVL20:
 235              		.loc 1 127 35 discriminator 2 view .LVU65
 236 00ce 069B     		ldr	r3, [sp, #24]
 237 00d0 1C68     		ldr	r4, [r3]
 238              	.LVL21:
 239              	.LBB69:
 240              	.LBI69:
 241              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccZn8G3i.s 			page 8


   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
ARM GAS  /tmp/ccZn8G3i.s 			page 9


  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccZn8G3i.s 			page 10


 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
ARM GAS  /tmp/ccZn8G3i.s 			page 11


 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
ARM GAS  /tmp/ccZn8G3i.s 			page 12


 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccZn8G3i.s 			page 13


 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
ARM GAS  /tmp/ccZn8G3i.s 			page 14


 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
ARM GAS  /tmp/ccZn8G3i.s 			page 15


 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
ARM GAS  /tmp/ccZn8G3i.s 			page 16


 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
ARM GAS  /tmp/ccZn8G3i.s 			page 17


 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
ARM GAS  /tmp/ccZn8G3i.s 			page 18


 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccZn8G3i.s 			page 19


 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
ARM GAS  /tmp/ccZn8G3i.s 			page 20


 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccZn8G3i.s 			page 21


 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccZn8G3i.s 			page 22


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccZn8G3i.s 			page 23


 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 242              		.loc 2 882 30 is_stmt 1 discriminator 2 view .LVU66
 243              	.LBB70:
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 244              		.loc 2 893 5 discriminator 2 view .LVU67
 245              		.loc 2 893 87 is_stmt 0 discriminator 2 view .LVU68
 246 00d2 24EAE472 		bic	r2, r4, r4, asr #31
 247              		.loc 2 893 12 discriminator 2 view .LVU69
 248 00d6 129B     		ldr	r3, [sp, #72]
 249 00d8 03FA02F6 		lsl	r6, r3, r2
 250              	.LVL22:
 251              	.LBB71:
 252              	.LBI71:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 253              		.loc 2 823 30 is_stmt 1 discriminator 2 view .LVU70
 254              	.LBB72:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 255              		.loc 2 825 5 discriminator 2 view .LVU71
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 256              		.loc 2 826 5 discriminator 2 view .LVU72
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 257              		.loc 2 829 5 discriminator 2 view .LVU73
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 258              		.loc 2 830 5 discriminator 2 view .LVU74
ARM GAS  /tmp/ccZn8G3i.s 			page 24


 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 259              		.loc 2 833 5 discriminator 2 view .LVU75
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 260              		.loc 2 833 26 is_stmt 0 discriminator 2 view .LVU76
 261 00dc 4FF08043 		mov	r3, #1073741824
 262 00e0 0893     		str	r3, [sp, #32]
 263 00e2 0022     		movs	r2, #0
 264 00e4 0A92     		str	r2, [sp, #40]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 265              		.loc 2 833 39 discriminator 2 view .LVU77
 266 00e6 F117     		asrs	r1, r6, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 267              		.loc 2 833 51 discriminator 2 view .LVU78
 268 00e8 EB17     		asrs	r3, r5, #31
 269 00ea 05FB01F1 		mul	r1, r5, r1
 270 00ee 06FB0311 		mla	r1, r6, r3, r1
 271 00f2 A5FB0623 		umull	r2, r3, r5, r6
 272 00f6 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 273              		.loc 2 833 37 discriminator 2 view .LVU79
 274 00f8 4FF08041 		mov	r1, #1073741824
 275 00fc 8D18     		adds	r5, r1, r2
 276              	.LVL23:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 277              		.loc 2 833 37 discriminator 2 view .LVU80
 278 00fe 4FF00001 		mov	r1, #0
 279 0102 41EB0303 		adc	r3, r1, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 280              		.loc 2 837 5 is_stmt 1 discriminator 2 view .LVU81
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 281              		.loc 2 837 39 is_stmt 0 discriminator 2 view .LVU82
 282 0106 ED0F     		lsrs	r5, r5, #31
 283 0108 45EA4303 		orr	r3, r5, r3, lsl #1
 284              	.LVL24:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 285              		.loc 2 839 5 is_stmt 1 discriminator 2 view .LVU83
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 286              		.loc 2 839 5 is_stmt 0 discriminator 2 view .LVU84
 287              	.LBE72:
 288              	.LBE71:
 289              		.loc 2 893 12 discriminator 2 view .LVU85
 290 010c 8C42     		cmp	r4, r1
 291 010e 40F30181 		ble	.L37
 292              		.loc 2 893 12 view .LVU86
 293 0112 0024     		movs	r4, #0
 294              	.LVL25:
 295              	.L12:
 296              	.LBB73:
 297              	.LBI73:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 298              		.loc 2 850 30 is_stmt 1 view .LVU87
 299              	.LBB74:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 300              		.loc 2 852 5 view .LVU88
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 301              		.loc 2 853 5 view .LVU89
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/ccZn8G3i.s 			page 25


 302              		.loc 2 853 39 is_stmt 0 view .LVU90
 303 0114 0122     		movs	r2, #1
 304 0116 A240     		lsls	r2, r2, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 305              		.loc 2 853 19 view .LVU91
 306 0118 013A     		subs	r2, r2, #1
 307              	.LVL26:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 308              		.loc 2 854 5 is_stmt 1 view .LVU92
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 309              		.loc 2 854 13 is_stmt 0 view .LVU93
 310 011a 03EA0201 		and	r1, r3, r2
 311              	.LVL27:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 312              		.loc 2 857 5 is_stmt 1 view .LVU94
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 313              		.loc 2 860 5 view .LVU95
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 314              		.loc 2 860 13 is_stmt 0 view .LVU96
 315 011e 5210     		asrs	r2, r2, #1
 316              	.LVL28:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 317              		.loc 2 861 5 is_stmt 1 view .LVU97
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 318              		.loc 2 861 8 is_stmt 0 view .LVU98
 319 0120 2341     		asrs	r3, r3, r4
 320              	.LVL29:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 321              		.loc 2 861 8 view .LVU99
 322 0122 0C93     		str	r3, [sp, #48]
 323 0124 00F1F880 		bmi	.L38
 324              	.L13:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 325              		.loc 2 865 5 is_stmt 1 view .LVU100
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 326              		.loc 2 865 8 is_stmt 0 view .LVU101
 327 0128 9142     		cmp	r1, r2
 328 012a 02DD     		ble	.L14
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 329              		.loc 2 867 9 is_stmt 1 view .LVU102
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 330              		.loc 2 867 15 is_stmt 0 view .LVU103
 331 012c 0C9B     		ldr	r3, [sp, #48]
 332              	.LVL30:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 333              		.loc 2 867 15 view .LVU104
 334 012e 0133     		adds	r3, r3, #1
 335 0130 0C93     		str	r3, [sp, #48]
 336              	.LVL31:
 337              	.L14:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 338              		.loc 2 870 5 is_stmt 1 view .LVU105
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 339              		.loc 2 870 5 is_stmt 0 view .LVU106
 340              	.LBE74:
 341              	.LBE73:
 342              	.LBE70:
ARM GAS  /tmp/ccZn8G3i.s 			page 26


 343              	.LBE69:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[1] = arm_nn_requantize(out_buff[1], *output_mult++, *output_shift++);
 344              		.loc 1 128 21 is_stmt 1 view .LVU107
 345              		.loc 1 128 35 is_stmt 0 view .LVU108
 346 0132 079B     		ldr	r3, [sp, #28]
 347 0134 5D68     		ldr	r5, [r3, #4]
 348              	.LVL32:
 349              		.loc 1 128 35 view .LVU109
 350 0136 069B     		ldr	r3, [sp, #24]
 351 0138 5C68     		ldr	r4, [r3, #4]
 352              	.LVL33:
 353              	.LBB78:
 354              	.LBI78:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 355              		.loc 2 882 30 is_stmt 1 view .LVU110
 356              	.LBB79:
 357              		.loc 2 893 5 view .LVU111
 358              		.loc 2 893 87 is_stmt 0 view .LVU112
 359 013a 24EAE472 		bic	r2, r4, r4, asr #31
 360              		.loc 2 893 12 view .LVU113
 361 013e 139B     		ldr	r3, [sp, #76]
 362 0140 03FA02F6 		lsl	r6, r3, r2
 363              	.LVL34:
 364              	.LBB80:
 365              	.LBI80:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 366              		.loc 2 823 30 is_stmt 1 view .LVU114
 367              	.LBB81:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 368              		.loc 2 825 5 view .LVU115
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 369              		.loc 2 826 5 view .LVU116
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 370              		.loc 2 829 5 view .LVU117
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 371              		.loc 2 830 5 view .LVU118
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 372              		.loc 2 833 5 view .LVU119
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 373              		.loc 2 833 26 is_stmt 0 view .LVU120
 374 0144 4FF08043 		mov	r3, #1073741824
 375 0148 0893     		str	r3, [sp, #32]
 376 014a 0022     		movs	r2, #0
 377 014c 0A92     		str	r2, [sp, #40]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 378              		.loc 2 833 39 view .LVU121
 379 014e F117     		asrs	r1, r6, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 380              		.loc 2 833 51 view .LVU122
 381 0150 EB17     		asrs	r3, r5, #31
 382 0152 05FB01F1 		mul	r1, r5, r1
 383 0156 06FB0311 		mla	r1, r6, r3, r1
 384 015a A5FB0623 		umull	r2, r3, r5, r6
 385 015e 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 386              		.loc 2 833 37 view .LVU123
 387 0160 4FF08041 		mov	r1, #1073741824
ARM GAS  /tmp/ccZn8G3i.s 			page 27


 388 0164 8D18     		adds	r5, r1, r2
 389              	.LVL35:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 390              		.loc 2 833 37 view .LVU124
 391 0166 4FF00001 		mov	r1, #0
 392 016a 41EB0303 		adc	r3, r1, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 393              		.loc 2 837 5 is_stmt 1 view .LVU125
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 394              		.loc 2 837 39 is_stmt 0 view .LVU126
 395 016e ED0F     		lsrs	r5, r5, #31
 396 0170 45EA4303 		orr	r3, r5, r3, lsl #1
 397              	.LVL36:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 398              		.loc 2 839 5 is_stmt 1 view .LVU127
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 399              		.loc 2 839 5 is_stmt 0 view .LVU128
 400              	.LBE81:
 401              	.LBE80:
 402              		.loc 2 893 12 view .LVU129
 403 0174 8C42     		cmp	r4, r1
 404 0176 40F3D180 		ble	.L39
 405 017a 0024     		movs	r4, #0
 406              	.LVL37:
 407              	.L15:
 408              	.LBB82:
 409              	.LBI82:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 410              		.loc 2 850 30 is_stmt 1 view .LVU130
 411              	.LBB83:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 412              		.loc 2 852 5 view .LVU131
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 413              		.loc 2 853 5 view .LVU132
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 414              		.loc 2 853 39 is_stmt 0 view .LVU133
 415 017c 0122     		movs	r2, #1
 416 017e A240     		lsls	r2, r2, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 417              		.loc 2 853 19 view .LVU134
 418 0180 013A     		subs	r2, r2, #1
 419              	.LVL38:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 420              		.loc 2 854 5 is_stmt 1 view .LVU135
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 421              		.loc 2 854 13 is_stmt 0 view .LVU136
 422 0182 03EA0201 		and	r1, r3, r2
 423              	.LVL39:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 424              		.loc 2 857 5 is_stmt 1 view .LVU137
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 425              		.loc 2 860 5 view .LVU138
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 426              		.loc 2 860 13 is_stmt 0 view .LVU139
 427 0186 5210     		asrs	r2, r2, #1
 428              	.LVL40:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccZn8G3i.s 			page 28


 429              		.loc 2 861 5 is_stmt 1 view .LVU140
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 430              		.loc 2 861 8 is_stmt 0 view .LVU141
 431 0188 2341     		asrs	r3, r3, r4
 432              	.LVL41:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 433              		.loc 2 861 8 view .LVU142
 434 018a 0B93     		str	r3, [sp, #44]
 435 018c 00F1C880 		bmi	.L40
 436              	.L16:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 437              		.loc 2 865 5 is_stmt 1 view .LVU143
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 438              		.loc 2 865 8 is_stmt 0 view .LVU144
 439 0190 9142     		cmp	r1, r2
 440 0192 02DD     		ble	.L17
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 441              		.loc 2 867 9 is_stmt 1 view .LVU145
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 442              		.loc 2 867 15 is_stmt 0 view .LVU146
 443 0194 0B9B     		ldr	r3, [sp, #44]
 444              	.LVL42:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 445              		.loc 2 867 15 view .LVU147
 446 0196 0133     		adds	r3, r3, #1
 447 0198 0B93     		str	r3, [sp, #44]
 448              	.LVL43:
 449              	.L17:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 450              		.loc 2 870 5 is_stmt 1 view .LVU148
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 451              		.loc 2 870 5 is_stmt 0 view .LVU149
 452              	.LBE83:
 453              	.LBE82:
 454              	.LBE79:
 455              	.LBE78:
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[2] = arm_nn_requantize(out_buff[2], *output_mult++, *output_shift++);
 456              		.loc 1 129 21 is_stmt 1 view .LVU150
 457              		.loc 1 129 35 is_stmt 0 view .LVU151
 458 019a 079B     		ldr	r3, [sp, #28]
 459 019c 9D68     		ldr	r5, [r3, #8]
 460              	.LVL44:
 461              		.loc 1 129 35 view .LVU152
 462 019e 069B     		ldr	r3, [sp, #24]
 463 01a0 9C68     		ldr	r4, [r3, #8]
 464              	.LVL45:
 465              	.LBB87:
 466              	.LBI87:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 467              		.loc 2 882 30 is_stmt 1 view .LVU153
 468              	.LBB88:
 469              		.loc 2 893 5 view .LVU154
 470              		.loc 2 893 87 is_stmt 0 view .LVU155
 471 01a2 24EAE472 		bic	r2, r4, r4, asr #31
 472              		.loc 2 893 12 view .LVU156
 473 01a6 149B     		ldr	r3, [sp, #80]
 474 01a8 03FA02F6 		lsl	r6, r3, r2
ARM GAS  /tmp/ccZn8G3i.s 			page 29


 475              	.LVL46:
 476              	.LBB89:
 477              	.LBI89:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 478              		.loc 2 823 30 is_stmt 1 view .LVU157
 479              	.LBB90:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 480              		.loc 2 825 5 view .LVU158
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 481              		.loc 2 826 5 view .LVU159
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 482              		.loc 2 829 5 view .LVU160
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 483              		.loc 2 830 5 view .LVU161
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 484              		.loc 2 833 5 view .LVU162
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 485              		.loc 2 833 26 is_stmt 0 view .LVU163
 486 01ac 4FF08043 		mov	r3, #1073741824
 487 01b0 0893     		str	r3, [sp, #32]
 488 01b2 0022     		movs	r2, #0
 489 01b4 0A92     		str	r2, [sp, #40]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 490              		.loc 2 833 39 view .LVU164
 491 01b6 F117     		asrs	r1, r6, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 492              		.loc 2 833 51 view .LVU165
 493 01b8 EB17     		asrs	r3, r5, #31
 494 01ba 05FB01F1 		mul	r1, r5, r1
 495 01be 06FB0311 		mla	r1, r6, r3, r1
 496 01c2 A5FB0623 		umull	r2, r3, r5, r6
 497 01c6 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 498              		.loc 2 833 37 view .LVU166
 499 01c8 4FF08041 		mov	r1, #1073741824
 500 01cc 8D18     		adds	r5, r1, r2
 501              	.LVL47:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 502              		.loc 2 833 37 view .LVU167
 503 01ce 4FF00001 		mov	r1, #0
 504 01d2 41EB0303 		adc	r3, r1, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 505              		.loc 2 837 5 is_stmt 1 view .LVU168
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 506              		.loc 2 837 39 is_stmt 0 view .LVU169
 507 01d6 ED0F     		lsrs	r5, r5, #31
 508 01d8 45EA4303 		orr	r3, r5, r3, lsl #1
 509              	.LVL48:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 510              		.loc 2 839 5 is_stmt 1 view .LVU170
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 511              		.loc 2 839 5 is_stmt 0 view .LVU171
 512              	.LBE90:
 513              	.LBE89:
 514              		.loc 2 893 12 view .LVU172
 515 01dc 8C42     		cmp	r4, r1
 516 01de 40F3A180 		ble	.L41
ARM GAS  /tmp/ccZn8G3i.s 			page 30


 517 01e2 0024     		movs	r4, #0
 518              	.LVL49:
 519              	.L18:
 520              	.LBB91:
 521              	.LBI91:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 522              		.loc 2 850 30 is_stmt 1 view .LVU173
 523              	.LBB92:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 524              		.loc 2 852 5 view .LVU174
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 525              		.loc 2 853 5 view .LVU175
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 526              		.loc 2 853 39 is_stmt 0 view .LVU176
 527 01e4 0122     		movs	r2, #1
 528 01e6 A240     		lsls	r2, r2, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 529              		.loc 2 853 19 view .LVU177
 530 01e8 013A     		subs	r2, r2, #1
 531              	.LVL50:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 532              		.loc 2 854 5 is_stmt 1 view .LVU178
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 533              		.loc 2 854 13 is_stmt 0 view .LVU179
 534 01ea 03EA0201 		and	r1, r3, r2
 535              	.LVL51:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 536              		.loc 2 857 5 is_stmt 1 view .LVU180
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 537              		.loc 2 860 5 view .LVU181
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 538              		.loc 2 860 13 is_stmt 0 view .LVU182
 539 01ee 5210     		asrs	r2, r2, #1
 540              	.LVL52:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 541              		.loc 2 861 5 is_stmt 1 view .LVU183
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 542              		.loc 2 861 8 is_stmt 0 view .LVU184
 543 01f0 53FA04F0 		asrs	r0, r3, r4
 544              	.LVL53:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 545              		.loc 2 861 8 view .LVU185
 546 01f4 00F19880 		bmi	.L42
 547              	.L19:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 548              		.loc 2 865 5 is_stmt 1 view .LVU186
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 549              		.loc 2 865 8 is_stmt 0 view .LVU187
 550 01f8 9142     		cmp	r1, r2
 551 01fa 00DD     		ble	.L20
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 552              		.loc 2 867 9 is_stmt 1 view .LVU188
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 553              		.loc 2 867 15 is_stmt 0 view .LVU189
 554 01fc 0130     		adds	r0, r0, #1
 555              	.LVL54:
 556              	.L20:
ARM GAS  /tmp/ccZn8G3i.s 			page 31


 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 557              		.loc 2 870 5 is_stmt 1 view .LVU190
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 558              		.loc 2 870 5 is_stmt 0 view .LVU191
 559              	.LBE92:
 560              	.LBE91:
 561              	.LBE88:
 562              	.LBE87:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[3] = arm_nn_requantize(out_buff[3], *output_mult++, *output_shift++);
 563              		.loc 1 130 21 is_stmt 1 view .LVU192
 564              		.loc 1 130 78 is_stmt 0 view .LVU193
 565 01fe 079B     		ldr	r3, [sp, #28]
 566 0200 1A46     		mov	r2, r3
 567 0202 1032     		adds	r2, r2, #16
 568 0204 0A92     		str	r2, [sp, #40]
 569              	.LVL55:
 570              		.loc 1 130 35 view .LVU194
 571 0206 DD68     		ldr	r5, [r3, #12]
 572              		.loc 1 130 95 view .LVU195
 573 0208 069B     		ldr	r3, [sp, #24]
 574 020a 1A46     		mov	r2, r3
 575              	.LVL56:
 576              		.loc 1 130 95 view .LVU196
 577 020c 1032     		adds	r2, r2, #16
 578 020e 0D92     		str	r2, [sp, #52]
 579              	.LVL57:
 580              		.loc 1 130 35 view .LVU197
 581 0210 DC68     		ldr	r4, [r3, #12]
 582              	.LVL58:
 583              	.LBB96:
 584              	.LBI96:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 585              		.loc 2 882 30 is_stmt 1 view .LVU198
 586              	.LBB97:
 587              		.loc 2 893 5 view .LVU199
 588              		.loc 2 893 87 is_stmt 0 view .LVU200
 589 0212 24EAE472 		bic	r2, r4, r4, asr #31
 590              	.LVL59:
 591              		.loc 2 893 12 view .LVU201
 592 0216 159B     		ldr	r3, [sp, #84]
 593 0218 03FA02F6 		lsl	r6, r3, r2
 594              	.LVL60:
 595              	.LBB98:
 596              	.LBI98:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 597              		.loc 2 823 30 is_stmt 1 view .LVU202
 598              	.LBB99:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 599              		.loc 2 825 5 view .LVU203
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 600              		.loc 2 826 5 view .LVU204
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 601              		.loc 2 829 5 view .LVU205
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 602              		.loc 2 830 5 view .LVU206
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 603              		.loc 2 833 5 view .LVU207
ARM GAS  /tmp/ccZn8G3i.s 			page 32


 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 604              		.loc 2 833 26 is_stmt 0 view .LVU208
 605 021c 4FF08043 		mov	r3, #1073741824
 606 0220 0693     		str	r3, [sp, #24]
 607 0222 0022     		movs	r2, #0
 608 0224 0792     		str	r2, [sp, #28]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 609              		.loc 2 833 39 view .LVU209
 610 0226 3146     		mov	r1, r6
 611 0228 F217     		asrs	r2, r6, #31
 612 022a CDE90812 		strd	r1, [sp, #32]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 613              		.loc 2 833 51 view .LVU210
 614 022e EB17     		asrs	r3, r5, #31
 615 0230 0999     		ldr	r1, [sp, #36]
 616 0232 05FB01F1 		mul	r1, r5, r1
 617 0236 06FB0311 		mla	r1, r6, r3, r1
 618 023a A5FB0656 		umull	r5, r6, r5, r6
 619              	.LVL61:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 620              		.loc 2 833 51 view .LVU211
 621 023e 0E44     		add	r6, r6, r1
 622              	.LVL62:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 623              		.loc 2 833 37 view .LVU212
 624 0240 4FF08043 		mov	r3, #1073741824
 625 0244 5A19     		adds	r2, r3, r5
 626 0246 4FF00003 		mov	r3, #0
 627 024a 46EB0303 		adc	r3, r6, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 628              		.loc 2 837 5 is_stmt 1 view .LVU213
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 629              		.loc 2 837 39 is_stmt 0 view .LVU214
 630 024e D20F     		lsrs	r2, r2, #31
 631 0250 42EA4303 		orr	r3, r2, r3, lsl #1
 632              	.LVL63:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 633              		.loc 2 839 5 is_stmt 1 view .LVU215
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 634              		.loc 2 839 5 is_stmt 0 view .LVU216
 635              	.LBE99:
 636              	.LBE98:
 637              		.loc 2 893 12 view .LVU217
 638 0254 002C     		cmp	r4, #0
 639 0256 69DD     		ble	.L43
 640 0258 0024     		movs	r4, #0
 641              	.LVL64:
 642              	.L21:
 643              	.LBB100:
 644              	.LBI100:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 645              		.loc 2 850 30 is_stmt 1 view .LVU218
 646              	.LBB101:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 647              		.loc 2 852 5 view .LVU219
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 648              		.loc 2 853 5 view .LVU220
ARM GAS  /tmp/ccZn8G3i.s 			page 33


 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 649              		.loc 2 853 39 is_stmt 0 view .LVU221
 650 025a 0122     		movs	r2, #1
 651 025c A240     		lsls	r2, r2, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 652              		.loc 2 853 19 view .LVU222
 653 025e 013A     		subs	r2, r2, #1
 654              	.LVL65:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 655              		.loc 2 854 5 is_stmt 1 view .LVU223
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656              		.loc 2 854 13 is_stmt 0 view .LVU224
 657 0260 03EA0201 		and	r1, r3, r2
 658              	.LVL66:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 659              		.loc 2 857 5 is_stmt 1 view .LVU225
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 660              		.loc 2 860 5 view .LVU226
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 661              		.loc 2 860 13 is_stmt 0 view .LVU227
 662 0264 5210     		asrs	r2, r2, #1
 663              	.LVL67:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 664              		.loc 2 861 5 is_stmt 1 view .LVU228
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 665              		.loc 2 861 8 is_stmt 0 view .LVU229
 666 0266 53FA04F4 		asrs	r4, r3, r4
 667              	.LVL68:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 668              		.loc 2 861 8 view .LVU230
 669 026a 61D4     		bmi	.L44
 670              	.L22:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 671              		.loc 2 865 5 is_stmt 1 view .LVU231
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 672              		.loc 2 865 8 is_stmt 0 view .LVU232
 673 026c 9142     		cmp	r1, r2
 674 026e 00DD     		ble	.L23
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 675              		.loc 2 867 9 is_stmt 1 view .LVU233
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 676              		.loc 2 867 15 is_stmt 0 view .LVU234
 677 0270 0134     		adds	r4, r4, #1
 678              	.LVL69:
 679              	.L23:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 680              		.loc 2 870 5 is_stmt 1 view .LVU235
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 681              		.loc 2 870 5 is_stmt 0 view .LVU236
 682              	.LBE101:
 683              	.LBE100:
 684              	.LBE97:
 685              	.LBE96:
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[0] += output_offset;
 686              		.loc 1 132 21 is_stmt 1 view .LVU237
 687              		.loc 1 132 33 is_stmt 0 view .LVU238
ARM GAS  /tmp/ccZn8G3i.s 			page 34


 688 0272 0C9B     		ldr	r3, [sp, #48]
 689 0274 2F9A     		ldr	r2, [sp, #188]
 690 0276 1344     		add	r3, r3, r2
 691 0278 1946     		mov	r1, r3
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[1] += output_offset;
 692              		.loc 1 133 21 is_stmt 1 view .LVU239
 693              		.loc 1 133 33 is_stmt 0 view .LVU240
 694 027a 0B9B     		ldr	r3, [sp, #44]
 695 027c 1546     		mov	r5, r2
 696 027e 1344     		add	r3, r3, r2
 697 0280 1A46     		mov	r2, r3
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[2] += output_offset;
 698              		.loc 1 134 21 is_stmt 1 view .LVU241
 699              		.loc 1 134 33 is_stmt 0 view .LVU242
 700 0282 2844     		add	r0, r0, r5
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[3] += output_offset;
 701              		.loc 1 135 21 is_stmt 1 view .LVU243
 702              		.loc 1 135 33 is_stmt 0 view .LVU244
 703 0284 2C44     		add	r4, r4, r5
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[0] = MIN(MAX(out_buff[0], output_activation_min), output_activation_ma
 704              		.loc 1 137 21 is_stmt 1 view .LVU245
 705              		.loc 1 137 35 is_stmt 0 view .LVU246
 706 0286 319B     		ldr	r3, [sp, #196]
 707 0288 9942     		cmp	r1, r3
 708 028a B8BF     		it	lt
 709 028c 1946     		movlt	r1, r3
 710 028e 329B     		ldr	r3, [sp, #200]
 711 0290 9942     		cmp	r1, r3
 712 0292 A8BF     		it	ge
 713 0294 1946     		movge	r1, r3
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[1] = MIN(MAX(out_buff[1], output_activation_min), output_activation_ma
 714              		.loc 1 138 21 is_stmt 1 view .LVU247
 715              		.loc 1 138 35 is_stmt 0 view .LVU248
 716 0296 319B     		ldr	r3, [sp, #196]
 717 0298 9A42     		cmp	r2, r3
 718 029a B8BF     		it	lt
 719 029c 1A46     		movlt	r2, r3
 720 029e 329B     		ldr	r3, [sp, #200]
 721 02a0 9A42     		cmp	r2, r3
 722 02a2 A8BF     		it	ge
 723 02a4 1A46     		movge	r2, r3
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[2] = MIN(MAX(out_buff[2], output_activation_min), output_activation_ma
 724              		.loc 1 139 21 is_stmt 1 view .LVU249
 725              		.loc 1 139 35 is_stmt 0 view .LVU250
 726 02a6 319B     		ldr	r3, [sp, #196]
 727 02a8 9842     		cmp	r0, r3
 728 02aa B8BF     		it	lt
 729 02ac 1846     		movlt	r0, r3
 730 02ae 329B     		ldr	r3, [sp, #200]
 731 02b0 9842     		cmp	r0, r3
 732 02b2 A8BF     		it	ge
 733 02b4 1846     		movge	r0, r3
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     out_buff[3] = MIN(MAX(out_buff[3], output_activation_min), output_activation_ma
 734              		.loc 1 140 21 is_stmt 1 view .LVU251
 735              		.loc 1 140 35 is_stmt 0 view .LVU252
 736 02b6 319B     		ldr	r3, [sp, #196]
ARM GAS  /tmp/ccZn8G3i.s 			page 35


 737 02b8 9C42     		cmp	r4, r3
 738 02ba B8BF     		it	lt
 739 02bc 1C46     		movlt	r4, r3
 740 02be 329B     		ldr	r3, [sp, #200]
 741 02c0 9C42     		cmp	r4, r3
 742 02c2 A8BF     		it	ge
 743 02c4 1C46     		movge	r4, r3
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     *output++ = (int8_t)out_buff[0];
 744              		.loc 1 142 21 is_stmt 1 view .LVU253
 745              	.LVL70:
 746              		.loc 1 142 31 is_stmt 0 view .LVU254
 747 02c6 2A9B     		ldr	r3, [sp, #168]
 748 02c8 1970     		strb	r1, [r3]
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     *output++ = (int8_t)out_buff[1];
 749              		.loc 1 143 21 is_stmt 1 view .LVU255
 750              	.LVL71:
 751              		.loc 1 143 31 is_stmt 0 view .LVU256
 752 02ca 5A70     		strb	r2, [r3, #1]
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     *output++ = (int8_t)out_buff[2];
 753              		.loc 1 144 21 is_stmt 1 view .LVU257
 754              	.LVL72:
 755              		.loc 1 144 31 is_stmt 0 view .LVU258
 756 02cc 9870     		strb	r0, [r3, #2]
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     *output++ = (int8_t)out_buff[3];
 757              		.loc 1 145 21 is_stmt 1 view .LVU259
 758              	.LVL73:
 759              		.loc 1 145 31 is_stmt 0 view .LVU260
 760 02ce DC70     		strb	r4, [r3, #3]
 761              	.LBE62:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 762              		.loc 1 86 62 is_stmt 1 view .LVU261
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 763              		.loc 1 86 72 is_stmt 0 view .LVU262
 764 02d0 019B     		ldr	r3, [sp, #4]
 765 02d2 0433     		adds	r3, r3, #4
 766 02d4 0193     		str	r3, [sp, #4]
 767              	.LVL74:
 768              	.LBB110:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 769              		.loc 1 130 78 view .LVU263
 770 02d6 0A9B     		ldr	r3, [sp, #40]
 771              	.LVL75:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 772              		.loc 1 130 78 view .LVU264
 773 02d8 0793     		str	r3, [sp, #28]
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 774              		.loc 1 130 95 view .LVU265
 775 02da 0D9B     		ldr	r3, [sp, #52]
 776 02dc 0693     		str	r3, [sp, #24]
 777              		.loc 1 145 28 view .LVU266
 778 02de 2A9B     		ldr	r3, [sp, #168]
 779 02e0 0433     		adds	r3, r3, #4
 780              	.LVL76:
 781              		.loc 1 145 28 view .LVU267
 782 02e2 2A93     		str	r3, [sp, #168]
 783              	.LVL77:
ARM GAS  /tmp/ccZn8G3i.s 			page 36


 784              	.L25:
 785              		.loc 1 145 28 view .LVU268
 786              	.LBE110:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 787              		.loc 1 86 41 is_stmt 1 discriminator 1 view .LVU269
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 788              		.loc 1 86 17 is_stmt 0 discriminator 1 view .LVU270
 789 02e4 019B     		ldr	r3, [sp, #4]
 790 02e6 229A     		ldr	r2, [sp, #136]
 791 02e8 9342     		cmp	r3, r2
 792 02ea 23DA     		bge	.L45
 793              	.LBB111:
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     if (bias)
 794              		.loc 1 88 21 is_stmt 1 view .LVU271
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     if (bias)
 795              		.loc 1 88 29 is_stmt 0 view .LVU272
 796 02ec 0023     		movs	r3, #0
 797 02ee 1293     		str	r3, [sp, #72]
 798 02f0 1393     		str	r3, [sp, #76]
 799 02f2 1493     		str	r3, [sp, #80]
 800 02f4 1593     		str	r3, [sp, #84]
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 801              		.loc 1 89 21 is_stmt 1 view .LVU273
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 802              		.loc 1 89 24 is_stmt 0 view .LVU274
 803 02f6 0E9A     		ldr	r2, [sp, #56]
 804 02f8 52B1     		cbz	r2, .L7
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[1] = *bias++;
 805              		.loc 1 91 25 is_stmt 1 view .LVU275
 806              	.LVL78:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[1] = *bias++;
 807              		.loc 1 91 39 is_stmt 0 view .LVU276
 808 02fa 1368     		ldr	r3, [r2]
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[1] = *bias++;
 809              		.loc 1 91 37 view .LVU277
 810 02fc 1293     		str	r3, [sp, #72]
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[2] = *bias++;
 811              		.loc 1 92 25 is_stmt 1 view .LVU278
 812              	.LVL79:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[2] = *bias++;
 813              		.loc 1 92 39 is_stmt 0 view .LVU279
 814 02fe 5368     		ldr	r3, [r2, #4]
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[2] = *bias++;
 815              		.loc 1 92 37 view .LVU280
 816 0300 1393     		str	r3, [sp, #76]
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[3] = *bias++;
 817              		.loc 1 93 25 is_stmt 1 view .LVU281
 818              	.LVL80:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[3] = *bias++;
 819              		.loc 1 93 39 is_stmt 0 view .LVU282
 820 0302 9368     		ldr	r3, [r2, #8]
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         out_buff[3] = *bias++;
 821              		.loc 1 93 37 view .LVU283
 822 0304 1493     		str	r3, [sp, #80]
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 823              		.loc 1 94 25 is_stmt 1 view .LVU284
 824              	.LVL81:
ARM GAS  /tmp/ccZn8G3i.s 			page 37


  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 825              		.loc 1 94 39 is_stmt 0 view .LVU285
 826 0306 D368     		ldr	r3, [r2, #12]
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 827              		.loc 1 94 37 view .LVU286
 828 0308 1593     		str	r3, [sp, #84]
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 829              		.loc 1 94 44 view .LVU287
 830 030a 02F11003 		add	r3, r2, #16
 831              	.LVL82:
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 832              		.loc 1 94 44 view .LVU288
 833 030e 0E93     		str	r3, [sp, #56]
 834              	.LVL83:
 835              	.L7:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 836              		.loc 1 97 21 is_stmt 1 view .LVU289
 837              	.LBB105:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 838              		.loc 1 97 26 view .LVU290
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 839              		.loc 1 97 34 is_stmt 0 view .LVU291
 840 0310 0F9D     		ldr	r5, [sp, #60]
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 841              		.loc 1 97 21 view .LVU292
 842 0312 B7E6     		b	.L8
 843              	.LVL84:
 844              	.L37:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 845              		.loc 1 97 21 view .LVU293
 846              	.LBE105:
 847              	.LBB106:
 848              	.LBB77:
 849              		.loc 2 893 12 view .LVU294
 850 0314 6442     		rsbs	r4, r4, #0
 851              	.LVL85:
 852              		.loc 2 893 12 view .LVU295
 853 0316 FDE6     		b	.L12
 854              	.LVL86:
 855              	.L38:
 856              	.LBB76:
 857              	.LBB75:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 858              		.loc 2 863 9 is_stmt 1 view .LVU296
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 859              		.loc 2 863 18 is_stmt 0 view .LVU297
 860 0318 0132     		adds	r2, r2, #1
 861              	.LVL87:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 862              		.loc 2 863 18 view .LVU298
 863 031a 05E7     		b	.L13
 864              	.LVL88:
 865              	.L39:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 866              		.loc 2 863 18 view .LVU299
 867              	.LBE75:
 868              	.LBE76:
ARM GAS  /tmp/ccZn8G3i.s 			page 38


 869              	.LBE77:
 870              	.LBE106:
 871              	.LBB107:
 872              	.LBB86:
 873              		.loc 2 893 12 view .LVU300
 874 031c 6442     		rsbs	r4, r4, #0
 875              	.LVL89:
 876              		.loc 2 893 12 view .LVU301
 877 031e 2DE7     		b	.L15
 878              	.LVL90:
 879              	.L40:
 880              	.LBB85:
 881              	.LBB84:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 882              		.loc 2 863 9 is_stmt 1 view .LVU302
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 883              		.loc 2 863 18 is_stmt 0 view .LVU303
 884 0320 0132     		adds	r2, r2, #1
 885              	.LVL91:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 886              		.loc 2 863 18 view .LVU304
 887 0322 35E7     		b	.L16
 888              	.LVL92:
 889              	.L41:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 890              		.loc 2 863 18 view .LVU305
 891              	.LBE84:
 892              	.LBE85:
 893              	.LBE86:
 894              	.LBE107:
 895              	.LBB108:
 896              	.LBB95:
 897              		.loc 2 893 12 view .LVU306
 898 0324 6442     		rsbs	r4, r4, #0
 899              	.LVL93:
 900              		.loc 2 893 12 view .LVU307
 901 0326 5DE7     		b	.L18
 902              	.LVL94:
 903              	.L42:
 904              	.LBB94:
 905              	.LBB93:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 906              		.loc 2 863 9 is_stmt 1 view .LVU308
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 907              		.loc 2 863 18 is_stmt 0 view .LVU309
 908 0328 0132     		adds	r2, r2, #1
 909              	.LVL95:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 910              		.loc 2 863 18 view .LVU310
 911 032a 65E7     		b	.L19
 912              	.LVL96:
 913              	.L43:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 914              		.loc 2 863 18 view .LVU311
 915              	.LBE93:
 916              	.LBE94:
 917              	.LBE95:
ARM GAS  /tmp/ccZn8G3i.s 			page 39


 918              	.LBE108:
 919              	.LBB109:
 920              	.LBB104:
 921              		.loc 2 893 12 view .LVU312
 922 032c 6442     		rsbs	r4, r4, #0
 923              	.LVL97:
 924              		.loc 2 893 12 view .LVU313
 925 032e 94E7     		b	.L21
 926              	.LVL98:
 927              	.L44:
 928              	.LBB103:
 929              	.LBB102:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 930              		.loc 2 863 9 is_stmt 1 view .LVU314
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 931              		.loc 2 863 18 is_stmt 0 view .LVU315
 932 0330 0132     		adds	r2, r2, #1
 933              	.LVL99:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 934              		.loc 2 863 18 view .LVU316
 935 0332 9BE7     		b	.L22
 936              	.LVL100:
 937              	.L45:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 938              		.loc 2 863 18 view .LVU317
 939              	.LBE102:
 940              	.LBE103:
 941              	.LBE104:
 942              	.LBE109:
 943              	.LBE111:
 944              	.LBE61:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 945              		.loc 1 84 18 is_stmt 1 view .LVU318
 946 0334 049B     		ldr	r3, [sp, #16]
 947              	.LVL101:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 948              		.loc 1 84 18 is_stmt 0 view .LVU319
 949 0336 0133     		adds	r3, r3, #1
 950 0338 0493     		str	r3, [sp, #16]
 951              	.LVL102:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 952              		.loc 1 84 34 view .LVU320
 953 033a 039B     		ldr	r3, [sp, #12]
 954              	.LVL103:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 955              		.loc 1 84 34 view .LVU321
 956 033c 1344     		add	r3, r3, r2
 957 033e 0393     		str	r3, [sp, #12]
 958              	.LVL104:
 959              	.L6:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 960              		.loc 1 83 78 is_stmt 1 discriminator 5 view .LVU322
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 961              		.loc 1 83 13 is_stmt 0 discriminator 5 view .LVU323
 962 0340 039B     		ldr	r3, [sp, #12]
 963 0342 BB42     		cmp	r3, r7
 964 0344 02DA     		bge	.L46
ARM GAS  /tmp/ccZn8G3i.s 			page 40


 965              	.LBB112:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 966              		.loc 1 86 26 view .LVU324
 967 0346 0023     		movs	r3, #0
 968 0348 0193     		str	r3, [sp, #4]
 969 034a CBE7     		b	.L25
 970              	.LVL105:
 971              	.L46:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 972              		.loc 1 86 26 view .LVU325
 973 034c CDF88C80 		str	r8, [sp, #140]
 974 0350 C846     		mov	r8, r9
 975 0352 CDF8C0C0 		str	ip, [sp, #192]
 976 0356 D446     		mov	ip, r10
 977 0358 F246     		mov	r10, lr
 978              	.LVL106:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 979              		.loc 1 86 26 view .LVU326
 980 035a DDF8C0E0 		ldr	lr, [sp, #192]
 981              	.LVL107:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 982              		.loc 1 86 26 view .LVU327
 983 035e DDF88C90 		ldr	r9, [sp, #140]
 984              	.LVL108:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 985              		.loc 1 86 26 view .LVU328
 986              	.LBE112:
 987              	.LBE60:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 988              		.loc 1 78 95 is_stmt 1 discriminator 6 view .LVU329
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 989              		.loc 1 78 100 is_stmt 0 discriminator 6 view .LVU330
 990 0362 279B     		ldr	r3, [sp, #156]
 991              	.LVL109:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 992              		.loc 1 78 100 discriminator 6 view .LVU331
 993 0364 9B44     		add	fp, fp, r3
 994              	.LVL110:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 995              		.loc 1 78 113 discriminator 6 view .LVU332
 996 0366 119B     		ldr	r3, [sp, #68]
 997 0368 0133     		adds	r3, r3, #1
 998 036a 1193     		str	r3, [sp, #68]
 999              	.LVL111:
 1000              	.L4:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1001              		.loc 1 78 77 is_stmt 1 discriminator 5 view .LVU333
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1002              		.loc 1 78 9 is_stmt 0 discriminator 5 view .LVU334
 1003 036c 119B     		ldr	r3, [sp, #68]
 1004 036e 2D9A     		ldr	r2, [sp, #180]
 1005 0370 9342     		cmp	r3, r2
 1006 0372 1ADA     		bge	.L47
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_mult = mult_base;
 1007              		.loc 1 80 13 is_stmt 1 view .LVU335
 1008              	.LVL112:
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_shift = shift_base;
ARM GAS  /tmp/ccZn8G3i.s 			page 41


 1009              		.loc 1 81 13 view .LVU336
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int32_t in_ch = 0, out_ch = 0, ker_w_start = MAX(0, -in_w); out_ch < output_ch;
 1010              		.loc 1 82 13 view .LVU337
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1011              		.loc 1 83 13 view .LVU338
 1012              	.LBB113:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1013              		.loc 1 83 18 view .LVU339
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1014              		.loc 1 83 63 is_stmt 0 view .LVU340
 1015 0374 BBF1000F 		cmp	fp, #0
 1016 0378 7FF759AE 		ble	.L48
 1017 037c 0023     		movs	r3, #0
 1018 037e 0593     		str	r3, [sp, #20]
 1019              	.L5:
 1020              	.LVL113:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1021              		.loc 1 83 63 view .LVU341
 1022              	.LBE113:
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_shift = shift_base;
 1023              		.loc 1 81 25 discriminator 4 view .LVU342
 1024 0380 2C9B     		ldr	r3, [sp, #176]
 1025 0382 0793     		str	r3, [sp, #28]
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int32_t in_ch = 0, out_ch = 0, ker_w_start = MAX(0, -in_w); out_ch < output_ch;
 1026              		.loc 1 82 26 discriminator 4 view .LVU343
 1027 0384 2B9B     		ldr	r3, [sp, #172]
 1028 0386 0693     		str	r3, [sp, #24]
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             output_mult = mult_base;
 1029              		.loc 1 80 18 discriminator 4 view .LVU344
 1030 0388 299B     		ldr	r3, [sp, #164]
 1031 038a 0E93     		str	r3, [sp, #56]
 1032              	.LBB114:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1033              		.loc 1 83 37 discriminator 4 view .LVU345
 1034 038c 0023     		movs	r3, #0
 1035 038e 0393     		str	r3, [sp, #12]
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1036              		.loc 1 83 26 discriminator 4 view .LVU346
 1037 0390 0493     		str	r3, [sp, #16]
 1038 0392 CDF88C90 		str	r9, [sp, #140]
 1039 0396 C146     		mov	r9, r8
 1040 0398 CDF8C0E0 		str	lr, [sp, #192]
 1041 039c D646     		mov	lr, r10
 1042 039e E246     		mov	r10, ip
 1043              	.LVL114:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1044              		.loc 1 83 26 discriminator 4 view .LVU347
 1045 03a0 DDF8C0C0 		ldr	ip, [sp, #192]
 1046              	.LVL115:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1047              		.loc 1 83 26 discriminator 4 view .LVU348
 1048 03a4 DDF88C80 		ldr	r8, [sp, #140]
 1049              	.LVL116:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1050              		.loc 1 83 13 discriminator 4 view .LVU349
 1051 03a8 CAE7     		b	.L6
 1052              	.LVL117:
ARM GAS  /tmp/ccZn8G3i.s 			page 42


 1053              	.L47:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1054              		.loc 1 83 13 discriminator 4 view .LVU350
 1055 03aa 3E46     		mov	r6, r7
 1056 03ac 4F46     		mov	r7, r9
 1057 03ae C146     		mov	r9, r8
 1058 03b0 F046     		mov	r8, lr
 1059              	.LVL118:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1060              		.loc 1 83 13 discriminator 4 view .LVU351
 1061 03b2 E646     		mov	lr, ip
 1062 03b4 D446     		mov	ip, r10
 1063              	.LVL119:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                  ++in_ch, out_ch += ch_mult)
 1064              		.loc 1 83 13 discriminator 4 view .LVU352
 1065              	.LBE114:
 1066              	.LBE59:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1067              		.loc 1 76 62 is_stmt 1 discriminator 2 view .LVU353
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1068              		.loc 1 76 67 is_stmt 0 discriminator 2 view .LVU354
 1069 03b6 009B     		ldr	r3, [sp]
 1070              	.LVL120:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1071              		.loc 1 76 67 discriminator 2 view .LVU355
 1072 03b8 289A     		ldr	r2, [sp, #160]
 1073 03ba 1344     		add	r3, r3, r2
 1074 03bc 0093     		str	r3, [sp]
 1075              	.LVL121:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1076              		.loc 1 76 80 discriminator 2 view .LVU356
 1077 03be 109B     		ldr	r3, [sp, #64]
 1078              	.LVL122:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1079              		.loc 1 76 80 discriminator 2 view .LVU357
 1080 03c0 0133     		adds	r3, r3, #1
 1081 03c2 1093     		str	r3, [sp, #64]
 1082              	.LVL123:
 1083              	.L2:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1084              		.loc 1 76 44 is_stmt 1 discriminator 1 view .LVU358
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1085              		.loc 1 76 5 is_stmt 0 discriminator 1 view .LVU359
 1086 03c4 109B     		ldr	r3, [sp, #64]
 1087 03c6 2E9A     		ldr	r2, [sp, #184]
 1088 03c8 9342     		cmp	r3, r2
 1089 03ca 12DA     		bge	.L49
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1090              		.loc 1 78 9 is_stmt 1 view .LVU360
 1091              	.LBB115:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1092              		.loc 1 78 14 view .LVU361
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1093              		.loc 1 78 22 is_stmt 0 view .LVU362
 1094 03cc 259B     		ldr	r3, [sp, #148]
 1095 03ce C3F1000A 		rsb	r10, r3, #0
 1096              	.LVL124:
ARM GAS  /tmp/ccZn8G3i.s 			page 43


  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1097              		.loc 1 78 62 view .LVU363
 1098 03d2 009B     		ldr	r3, [sp]
 1099 03d4 002B     		cmp	r3, #0
 1100 03d6 7FF727AE 		ble	.L50
 1101 03da 0023     		movs	r3, #0
 1102 03dc 0F93     		str	r3, [sp, #60]
 1103              	.L3:
 1104              	.LVL125:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1105              		.loc 1 78 37 discriminator 4 view .LVU364
 1106 03de 0023     		movs	r3, #0
 1107 03e0 1193     		str	r3, [sp, #68]
 1108 03e2 D346     		mov	fp, r10
 1109 03e4 E246     		mov	r10, ip
 1110              	.LVL126:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1111              		.loc 1 78 37 discriminator 4 view .LVU365
 1112 03e6 F446     		mov	ip, lr
 1113              	.LVL127:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1114              		.loc 1 78 37 discriminator 4 view .LVU366
 1115 03e8 C646     		mov	lr, r8
 1116              	.LVL128:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1117              		.loc 1 78 37 discriminator 4 view .LVU367
 1118 03ea C846     		mov	r8, r9
 1119 03ec B946     		mov	r9, r7
 1120              	.LVL129:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1121              		.loc 1 78 37 discriminator 4 view .LVU368
 1122 03ee 3746     		mov	r7, r6
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1123              		.loc 1 78 9 discriminator 4 view .LVU369
 1124 03f0 BCE7     		b	.L4
 1125              	.LVL130:
 1126              	.L49:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1127              		.loc 1 78 9 discriminator 4 view .LVU370
 1128              	.LBE115:
 1129              	.LBE58:
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** #endif
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 }
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             }
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         }
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     }
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** }
 1130              		.loc 1 152 1 view .LVU371
 1131 03f2 17B0     		add	sp, sp, #92
 1132              	.LCFI2:
 1133              		.cfi_def_cfa_offset 36
 1134              	.LVL131:
 1135              		.loc 1 152 1 view .LVU372
 1136              		@ sp needed
 1137 03f4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1138              		.loc 1 152 1 view .LVU373
ARM GAS  /tmp/ccZn8G3i.s 			page 44


 1139              		.cfi_endproc
 1140              	.LFE47:
 1142              		.section	.text.depthwise_conv_s8_generic,"ax",%progbits
 1143              		.align	1
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1147              		.fpu fpv4-sp-d16
 1149              	depthwise_conv_s8_generic:
 1150              	.LVL132:
 1151              	.LFB48:
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** static void depthwise_conv_s8_generic(const int8_t *input,
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t input_batches,
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t input_x,
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t input_y,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t input_ch,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int8_t *kernel,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t output_ch,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t ch_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t kernel_x,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t kernel_y,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t pad_x,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t pad_y,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t stride_x,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t stride_y,
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t *bias,
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       int8_t *output,
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t *output_shift,
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t *output_mult,
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t output_x,
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t output_y,
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t output_offset,
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t input_offset,
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t output_activation_min,
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const int32_t output_activation_max,
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t dilation_x,
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                       const uint16_t dilation_y)
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** {
 1152              		.loc 1 181 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 88, pretend = 0, frame = 96
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		.loc 1 181 1 is_stmt 0 view .LVU375
 1157 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1158              	.LCFI3:
 1159              		.cfi_def_cfa_offset 36
 1160              		.cfi_offset 4, -36
 1161              		.cfi_offset 5, -32
 1162              		.cfi_offset 6, -28
 1163              		.cfi_offset 7, -24
 1164              		.cfi_offset 8, -20
 1165              		.cfi_offset 9, -16
 1166              		.cfi_offset 10, -12
 1167              		.cfi_offset 11, -8
 1168              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZn8G3i.s 			page 45


 1169 0004 99B0     		sub	sp, sp, #100
 1170              	.LCFI4:
 1171              		.cfi_def_cfa_offset 136
 1172 0006 0390     		str	r0, [sp, #12]
 1173 0008 1191     		str	r1, [sp, #68]
 1174 000a 0B93     		str	r3, [sp, #44]
 1175 000c BDF88830 		ldrh	r3, [sp, #136]
 1176              	.LVL133:
 1177              		.loc 1 181 1 view .LVU376
 1178 0010 1093     		str	r3, [sp, #64]
 1179 0012 BDF89430 		ldrh	r3, [sp, #148]
 1180 0016 0993     		str	r3, [sp, #36]
 1181 0018 BDF89830 		ldrh	r3, [sp, #152]
 1182 001c 0293     		str	r3, [sp, #8]
 1183 001e BDF89C30 		ldrh	r3, [sp, #156]
 1184 0022 0C93     		str	r3, [sp, #48]
 1185 0024 BDF8A030 		ldrh	r3, [sp, #160]
 1186 0028 1293     		str	r3, [sp, #72]
 1187 002a BDF8A430 		ldrh	r3, [sp, #164]
 1188 002e 1393     		str	r3, [sp, #76]
 1189 0030 BDF8A830 		ldrh	r3, [sp, #168]
 1190 0034 1493     		str	r3, [sp, #80]
 1191 0036 BDF8AC30 		ldrh	r3, [sp, #172]
 1192 003a 1593     		str	r3, [sp, #84]
 1193 003c BDF8C030 		ldrh	r3, [sp, #192]
 1194 0040 1693     		str	r3, [sp, #88]
 1195 0042 BDF8C430 		ldrh	r3, [sp, #196]
 1196 0046 1793     		str	r3, [sp, #92]
 1197 0048 BDF8D8B0 		ldrh	fp, [sp, #216]
 1198 004c BDF8DC30 		ldrh	r3, [sp, #220]
 1199 0050 0693     		str	r3, [sp, #24]
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     (void)output_ch;
 1200              		.loc 1 182 5 is_stmt 1 view .LVU377
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     int i_out = 0;
 1201              		.loc 1 183 5 view .LVU378
 1202              	.LVL134:
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     int i_batch;
 1203              		.loc 1 184 5 view .LVU379
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     for (i_batch = 0; i_batch < input_batches; i_batch++)
 1204              		.loc 1 186 5 view .LVU380
 1205              		.loc 1 186 18 is_stmt 0 view .LVU381
 1206 0052 0023     		movs	r3, #0
 1207 0054 0F93     		str	r3, [sp, #60]
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     int i_batch;
 1208              		.loc 1 183 9 view .LVU382
 1209 0056 0A93     		str	r3, [sp, #40]
 1210 0058 5B46     		mov	r3, fp
 1211 005a 9346     		mov	fp, r2
 1212 005c 9A46     		mov	r10, r3
 1213              		.loc 1 186 5 view .LVU383
 1214 005e 00E1     		b	.L52
 1215              	.LVL135:
 1216              	.L55:
 1217              	.LBB116:
 1218              	.LBB117:
 1219              	.LBB118:
ARM GAS  /tmp/ccZn8G3i.s 			page 46


 1220              	.LBB119:
 1221              	.LBB120:
 1222              	.LBB121:
 1223              	.LBB122:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             const int16_t base_idx_y = (i_out_y * stride_y) - pad_y;
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 const int16_t base_idx_x = (i_out_x * stride_x) - pad_x;
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 for (int i_input_ch = 0; i_input_ch < input_ch; i_input_ch++)
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     for (int i_ch_mult = 0; i_ch_mult < ch_mult; i_ch_mult++)
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         const int idx_out_ch = i_ch_mult + i_input_ch * ch_mult;
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t acc_0 = 0;
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_y_start;
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_x_start;
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_y_end;
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_x_end;
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         if (dilation_x > 1)
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t start_x_max = (-base_idx_x + dilation_x - 1) / dilation_x
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, start_x_max);
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_x = (input_x - base_idx_x + dilation_x - 1) / dil
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         else
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, -base_idx_x);
 1224              		.loc 1 215 29 is_stmt 1 view .LVU384
 1225              		.loc 1 215 43 is_stmt 0 view .LVU385
 1226 0060 B9F1000F 		cmp	r9, #0
 1227 0064 08DD     		ble	.L81
 1228 0066 0023     		movs	r3, #0
 1229 0068 0793     		str	r3, [sp, #28]
 1230              	.L57:
 1231              	.LVL136:
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, input_x - base_idx_x);
 1232              		.loc 1 216 29 is_stmt 1 discriminator 4 view .LVU386
 1233              		.loc 1 216 41 is_stmt 0 discriminator 4 view .LVU387
 1234 006a A8EB0907 		sub	r7, r8, r9
 1235              		.loc 1 216 39 discriminator 4 view .LVU388
 1236 006e 029B     		ldr	r3, [sp, #8]
 1237 0070 9F42     		cmp	r7, r3
 1238 0072 A8BF     		it	ge
 1239 0074 1F46     		movge	r7, r3
 1240              	.LVL137:
 1241              		.loc 1 216 39 discriminator 4 view .LVU389
 1242 0076 97E0     		b	.L56
 1243              	.LVL138:
 1244              	.L81:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, input_x - base_idx_x);
 1245              		.loc 1 215 43 discriminator 1 view .LVU390
ARM GAS  /tmp/ccZn8G3i.s 			page 47


 1246 0078 C9F10003 		rsb	r3, r9, #0
 1247 007c 0793     		str	r3, [sp, #28]
 1248 007e F4E7     		b	.L57
 1249              	.LVL139:
 1250              	.L58:
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         if (dilation_y > 1)
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t start_y_max = (-base_idx_y + dilation_y - 1) / dilation_y
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, start_y_max);
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_y = (input_y - base_idx_y + dilation_y - 1) / dil
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         else
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, -base_idx_y);
 1251              		.loc 1 228 29 is_stmt 1 view .LVU391
 1252              		.loc 1 228 43 is_stmt 0 view .LVU392
 1253 0080 059B     		ldr	r3, [sp, #20]
 1254 0082 002B     		cmp	r3, #0
 1255 0084 09DD     		ble	.L82
 1256 0086 0026     		movs	r6, #0
 1257              	.L60:
 1258              	.LVL140:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, input_y - base_idx_y);
 1259              		.loc 1 229 29 is_stmt 1 discriminator 4 view .LVU393
 1260              		.loc 1 229 41 is_stmt 0 discriminator 4 view .LVU394
 1261 0088 0B9B     		ldr	r3, [sp, #44]
 1262 008a 059A     		ldr	r2, [sp, #20]
 1263 008c 9B1A     		subs	r3, r3, r2
 1264              		.loc 1 229 39 discriminator 4 view .LVU395
 1265 008e 0C9A     		ldr	r2, [sp, #48]
 1266 0090 9342     		cmp	r3, r2
 1267 0092 A8BF     		it	ge
 1268 0094 1346     		movge	r3, r2
 1269 0096 0493     		str	r3, [sp, #16]
 1270              	.LVL141:
 1271              		.loc 1 229 39 discriminator 4 view .LVU396
 1272 0098 9CE0     		b	.L59
 1273              	.LVL142:
 1274              	.L82:
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, input_y - base_idx_y);
 1275              		.loc 1 228 43 discriminator 1 view .LVU397
 1276 009a 5E42     		rsbs	r6, r3, #0
 1277 009c F4E7     		b	.L60
 1278              	.LVL143:
 1279              	.L76:
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 1280              		.loc 1 199 33 view .LVU398
 1281 009e 0020     		movs	r0, #0
 1282 00a0 19E0     		b	.L62
 1283              	.LVL144:
 1284              	.L64:
 1285              	.LBB123:
 1286              	.LBB124:
 1287              	.LBB125:
ARM GAS  /tmp/ccZn8G3i.s 			page 48


 1288              	.LBB126:
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         if (bias)
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             acc_0 = bias[idx_out_ch];
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         for (int i_ker_y = ker_y_start; i_ker_y < ker_y_end; i_ker_y++)
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t idx_y = base_idx_y + dilation_y * i_ker_y;
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             for (int i_ker_x = ker_x_start; i_ker_x < ker_x_end; i_ker_x++)
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                 const int32_t idx_x = base_idx_x + dilation_x * i_ker_x;
 1289              		.loc 1 242 33 is_stmt 1 discriminator 3 view .LVU399
 1290              		.loc 1 242 47 is_stmt 0 discriminator 3 view .LVU400
 1291 00a2 02FB0A93 		mla	r3, r2, r10, r9
 1292              	.LVL145:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                 int32_t idx_0 = (idx_y * input_x + idx_x) * input_ch + i_input_ch;
 1293              		.loc 1 243 33 is_stmt 1 discriminator 3 view .LVU401
 1294              		.loc 1 243 66 is_stmt 0 discriminator 3 view .LVU402
 1295 00a6 0CFB0833 		mla	r3, ip, r8, r3
 1296              	.LVL146:
 1297              		.loc 1 243 41 discriminator 3 view .LVU403
 1298 00aa 04FB03B3 		mla	r3, r4, r3, fp
 1299              	.LVL147:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                 int32_t ker_idx_0 = (i_ker_y * kernel_x + i_ker_x) * (input_ch * ch
 1300              		.loc 1 244 33 is_stmt 1 discriminator 3 view .LVU404
 1301              		.loc 1 244 73 is_stmt 0 discriminator 3 view .LVU405
 1302 00ae 0299     		ldr	r1, [sp, #8]
 1303 00b0 06FB0121 		mla	r1, r6, r1, r2
 1304              		.loc 1 244 96 discriminator 3 view .LVU406
 1305 00b4 019D     		ldr	r5, [sp, #4]
 1306 00b6 04FB05F5 		mul	r5, r4, r5
 1307              		.loc 1 244 41 discriminator 3 view .LVU407
 1308 00ba 05FB01E1 		mla	r1, r5, r1, lr
 1309              	.LVL148:
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                 acc_0 += (input[idx_0] + input_offset) * kernel[ker_idx_0];
 1310              		.loc 1 246 33 is_stmt 1 discriminator 3 view .LVU408
 1311              		.loc 1 246 48 is_stmt 0 discriminator 3 view .LVU409
 1312 00be 039D     		ldr	r5, [sp, #12]
 1313 00c0 EB56     		ldrsb	r3, [r5, r3]
 1314              	.LVL149:
 1315              		.loc 1 246 56 discriminator 3 view .LVU410
 1316 00c2 339D     		ldr	r5, [sp, #204]
 1317 00c4 2B44     		add	r3, r3, r5
 1318              		.loc 1 246 80 discriminator 3 view .LVU411
 1319 00c6 239D     		ldr	r5, [sp, #140]
 1320 00c8 6956     		ldrsb	r1, [r5, r1]
 1321              	.LVL150:
 1322              		.loc 1 246 39 discriminator 3 view .LVU412
 1323 00ca 01FB0300 		mla	r0, r1, r3, r0
 1324              	.LVL151:
 1325              		.loc 1 246 39 discriminator 3 view .LVU413
 1326              	.LBE126:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
ARM GAS  /tmp/ccZn8G3i.s 			page 49


 1327              		.loc 1 240 82 is_stmt 1 discriminator 3 view .LVU414
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1328              		.loc 1 240 89 is_stmt 0 discriminator 3 view .LVU415
 1329 00ce 0132     		adds	r2, r2, #1
 1330              	.LVL152:
 1331              	.L63:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1332              		.loc 1 240 61 is_stmt 1 discriminator 1 view .LVU416
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1333              		.loc 1 240 29 is_stmt 0 discriminator 1 view .LVU417
 1334 00d0 9742     		cmp	r7, r2
 1335 00d2 E6DC     		bgt	.L64
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1336              		.loc 1 240 29 discriminator 1 view .LVU418
 1337              	.LBE125:
 1338              	.LBE124:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1339              		.loc 1 237 78 is_stmt 1 discriminator 2 view .LVU419
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1340              		.loc 1 237 85 is_stmt 0 discriminator 2 view .LVU420
 1341 00d4 0136     		adds	r6, r6, #1
 1342              	.LVL153:
 1343              	.L62:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1344              		.loc 1 237 57 is_stmt 1 discriminator 1 view .LVU421
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1345              		.loc 1 237 25 is_stmt 0 discriminator 1 view .LVU422
 1346 00d6 049B     		ldr	r3, [sp, #16]
 1347 00d8 B342     		cmp	r3, r6
 1348 00da 05DD     		ble	.L83
 1349              	.LBB128:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             for (int i_ker_x = ker_x_start; i_ker_x < ker_x_end; i_ker_x++)
 1350              		.loc 1 239 29 is_stmt 1 view .LVU423
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             for (int i_ker_x = ker_x_start; i_ker_x < ker_x_end; i_ker_x++)
 1351              		.loc 1 239 43 is_stmt 0 view .LVU424
 1352 00dc 069B     		ldr	r3, [sp, #24]
 1353 00de 059A     		ldr	r2, [sp, #20]
 1354 00e0 06FB032C 		mla	ip, r6, r3, r2
 1355              	.LVL154:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1356              		.loc 1 240 29 is_stmt 1 view .LVU425
 1357              	.LBB127:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1358              		.loc 1 240 34 view .LVU426
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1359              		.loc 1 240 38 is_stmt 0 view .LVU427
 1360 00e4 079A     		ldr	r2, [sp, #28]
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1361              		.loc 1 240 29 view .LVU428
 1362 00e6 F3E7     		b	.L63
 1363              	.LVL155:
 1364              	.L83:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             {
 1365              		.loc 1 240 29 view .LVU429
 1366              	.LBE127:
 1367              	.LBE128:
 1368              	.LBE123:
ARM GAS  /tmp/ccZn8G3i.s 			page 50


 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             }
 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         /* Requantize and clamp output to provided range */
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         acc_0 = arm_nn_requantize(acc_0, output_mult[idx_out_ch], output_shift[idx_
 1369              		.loc 1 251 25 is_stmt 1 discriminator 2 view .LVU430
 1370              		.loc 1 251 33 is_stmt 0 discriminator 2 view .LVU431
 1371 00e8 2F9B     		ldr	r3, [sp, #188]
 1372 00ea 53F82E60 		ldr	r6, [r3, lr, lsl #2]
 1373              	.LVL156:
 1374              		.loc 1 251 33 discriminator 2 view .LVU432
 1375 00ee 2E9B     		ldr	r3, [sp, #184]
 1376 00f0 53F82E70 		ldr	r7, [r3, lr, lsl #2]
 1377              	.LVL157:
 1378              	.LBB129:
 1379              	.LBI129:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1380              		.loc 2 882 30 is_stmt 1 discriminator 2 view .LVU433
 1381              	.LBB130:
 1382              		.loc 2 893 5 discriminator 2 view .LVU434
 1383              		.loc 2 893 87 is_stmt 0 discriminator 2 view .LVU435
 1384 00f4 27EAE772 		bic	r2, r7, r7, asr #31
 1385              		.loc 2 893 12 discriminator 2 view .LVU436
 1386 00f8 00FA02F5 		lsl	r5, r0, r2
 1387              	.LVL158:
 1388              	.LBB131:
 1389              	.LBI131:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1390              		.loc 2 823 30 is_stmt 1 discriminator 2 view .LVU437
 1391              	.LBB132:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1392              		.loc 2 825 5 discriminator 2 view .LVU438
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1393              		.loc 2 826 5 discriminator 2 view .LVU439
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1394              		.loc 2 829 5 discriminator 2 view .LVU440
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1395              		.loc 2 830 5 discriminator 2 view .LVU441
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1396              		.loc 2 833 5 discriminator 2 view .LVU442
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1397              		.loc 2 833 26 is_stmt 0 discriminator 2 view .LVU443
 1398 00fc 4FF0804C 		mov	ip, #1073741824
 1399 0100 4FF0000E 		mov	lr, #0
 1400              	.LVL159:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1401              		.loc 2 833 39 discriminator 2 view .LVU444
 1402 0104 EB17     		asrs	r3, r5, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1403              		.loc 2 833 51 discriminator 2 view .LVU445
 1404 0106 F117     		asrs	r1, r6, #31
 1405 0108 06FB03F3 		mul	r3, r6, r3
 1406 010c 05FB0131 		mla	r1, r5, r1, r3
 1407 0110 A6FB0523 		umull	r2, r3, r6, r5
 1408 0114 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1409              		.loc 2 833 37 discriminator 2 view .LVU446
ARM GAS  /tmp/ccZn8G3i.s 			page 51


 1410 0116 1CEB020C 		adds	ip, ip, r2
 1411 011a 4EEB030E 		adc	lr, lr, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1412              		.loc 2 837 5 is_stmt 1 discriminator 2 view .LVU447
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1413              		.loc 2 837 39 is_stmt 0 discriminator 2 view .LVU448
 1414 011e 4FEADC7C 		lsr	ip, ip, #31
 1415 0122 4CEA4E03 		orr	r3, ip, lr, lsl #1
 1416              	.LVL160:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1417              		.loc 2 839 5 is_stmt 1 discriminator 2 view .LVU449
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1418              		.loc 2 839 5 is_stmt 0 discriminator 2 view .LVU450
 1419              	.LBE132:
 1420              	.LBE131:
 1421              		.loc 2 893 12 discriminator 2 view .LVU451
 1422 0126 002F     		cmp	r7, #0
 1423 0128 5BDD     		ble	.L84
 1424              		.loc 2 893 12 view .LVU452
 1425 012a 0027     		movs	r7, #0
 1426              	.LVL161:
 1427              	.L66:
 1428              	.LBB133:
 1429              	.LBI133:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1430              		.loc 2 850 30 is_stmt 1 view .LVU453
 1431              	.LBB134:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1432              		.loc 2 852 5 view .LVU454
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1433              		.loc 2 853 5 view .LVU455
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1434              		.loc 2 853 39 is_stmt 0 view .LVU456
 1435 012c 0122     		movs	r2, #1
 1436 012e BA40     		lsls	r2, r2, r7
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1437              		.loc 2 853 19 view .LVU457
 1438 0130 013A     		subs	r2, r2, #1
 1439              	.LVL162:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1440              		.loc 2 854 5 is_stmt 1 view .LVU458
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1441              		.loc 2 854 13 is_stmt 0 view .LVU459
 1442 0132 03EA0201 		and	r1, r3, r2
 1443              	.LVL163:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1444              		.loc 2 857 5 is_stmt 1 view .LVU460
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1445              		.loc 2 860 5 view .LVU461
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1446              		.loc 2 860 13 is_stmt 0 view .LVU462
 1447 0136 5210     		asrs	r2, r2, #1
 1448              	.LVL164:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1449              		.loc 2 861 5 is_stmt 1 view .LVU463
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1450              		.loc 2 861 8 is_stmt 0 view .LVU464
ARM GAS  /tmp/ccZn8G3i.s 			page 52


 1451 0138 53FA07F7 		asrs	r7, r3, r7
 1452              	.LVL165:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1453              		.loc 2 861 8 view .LVU465
 1454 013c 53D4     		bmi	.L85
 1455              	.L67:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1456              		.loc 2 865 5 is_stmt 1 view .LVU466
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1457              		.loc 2 865 8 is_stmt 0 view .LVU467
 1458 013e 9142     		cmp	r1, r2
 1459 0140 00DD     		ble	.L68
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1460              		.loc 2 867 9 is_stmt 1 view .LVU468
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1461              		.loc 2 867 15 is_stmt 0 view .LVU469
 1462 0142 0137     		adds	r7, r7, #1
 1463              	.LVL166:
 1464              	.L68:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1465              		.loc 2 870 5 is_stmt 1 view .LVU470
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1466              		.loc 2 870 5 is_stmt 0 view .LVU471
 1467              	.LBE134:
 1468              	.LBE133:
 1469              	.LBE130:
 1470              	.LBE129:
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         acc_0 += output_offset;
 1471              		.loc 1 252 25 is_stmt 1 view .LVU472
 1472              		.loc 1 252 31 is_stmt 0 view .LVU473
 1473 0144 329B     		ldr	r3, [sp, #200]
 1474 0146 1F44     		add	r7, r7, r3
 1475              	.LVL167:
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         acc_0 = MAX(acc_0, output_activation_min);
 1476              		.loc 1 253 25 is_stmt 1 view .LVU474
 1477              		.loc 1 253 31 is_stmt 0 view .LVU475
 1478 0148 349B     		ldr	r3, [sp, #208]
 1479 014a 9F42     		cmp	r7, r3
 1480 014c B8BF     		it	lt
 1481 014e 1F46     		movlt	r7, r3
 1482              	.LVL168:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         acc_0 = MIN(acc_0, output_activation_max);
 1483              		.loc 1 254 25 is_stmt 1 view .LVU476
 1484              		.loc 1 254 31 is_stmt 0 view .LVU477
 1485 0150 359B     		ldr	r3, [sp, #212]
 1486 0152 9F42     		cmp	r7, r3
 1487 0154 A8BF     		it	ge
 1488 0156 1F46     		movge	r7, r3
 1489              	.LVL169:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         output[i_out++] = acc_0;
 1490              		.loc 1 256 25 is_stmt 1 view .LVU478
 1491              		.loc 1 256 41 is_stmt 0 view .LVU479
 1492 0158 2D9B     		ldr	r3, [sp, #180]
 1493 015a 1946     		mov	r1, r3
 1494 015c 0A9B     		ldr	r3, [sp, #40]
 1495 015e CF54     		strb	r7, [r1, r3]
ARM GAS  /tmp/ccZn8G3i.s 			page 53


 1496              	.LBE122:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1497              		.loc 1 196 66 is_stmt 1 view .LVU480
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1498              		.loc 1 196 75 is_stmt 0 view .LVU481
 1499 0160 089A     		ldr	r2, [sp, #32]
 1500 0162 0132     		adds	r2, r2, #1
 1501 0164 0892     		str	r2, [sp, #32]
 1502              	.LVL170:
 1503              	.LBB141:
 1504              		.loc 1 256 37 view .LVU482
 1505 0166 0133     		adds	r3, r3, #1
 1506              	.LVL171:
 1507              		.loc 1 256 37 view .LVU483
 1508 0168 0A93     		str	r3, [sp, #40]
 1509              	.LVL172:
 1510              	.L70:
 1511              		.loc 1 256 37 view .LVU484
 1512              	.LBE141:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1513              		.loc 1 196 45 is_stmt 1 discriminator 1 view .LVU485
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1514              		.loc 1 196 55 is_stmt 0 discriminator 1 view .LVU486
 1515 016a 099B     		ldr	r3, [sp, #36]
 1516 016c 0193     		str	r3, [sp, #4]
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1517              		.loc 1 196 21 discriminator 1 view .LVU487
 1518 016e 089A     		ldr	r2, [sp, #32]
 1519 0170 9342     		cmp	r3, r2
 1520 0172 3ADD     		ble	.L86
 1521              	.LBB142:
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t acc_0 = 0;
 1522              		.loc 1 198 25 is_stmt 1 view .LVU488
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int32_t acc_0 = 0;
 1523              		.loc 1 198 35 is_stmt 0 view .LVU489
 1524 0174 099B     		ldr	r3, [sp, #36]
 1525 0176 089A     		ldr	r2, [sp, #32]
 1526 0178 0BFB032E 		mla	lr, fp, r3, r2
 1527              	.LVL173:
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 1528              		.loc 1 199 25 is_stmt 1 view .LVU490
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_x_start;
 1529              		.loc 1 201 25 view .LVU491
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_y_end;
 1530              		.loc 1 202 25 view .LVU492
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         int ker_x_end;
 1531              		.loc 1 203 25 view .LVU493
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 1532              		.loc 1 204 25 view .LVU494
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1533              		.loc 1 206 25 view .LVU495
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1534              		.loc 1 206 28 is_stmt 0 view .LVU496
 1535 017c BAF1010F 		cmp	r10, #1
 1536 0180 7FF66EAF 		bls	.L55
 1537              	.LBB138:
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, start_x_max);
ARM GAS  /tmp/ccZn8G3i.s 			page 54


 1538              		.loc 1 208 29 is_stmt 1 view .LVU497
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, start_x_max);
 1539              		.loc 1 208 70 is_stmt 0 view .LVU498
 1540 0184 AAEB0903 		sub	r3, r10, r9
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, start_x_max);
 1541              		.loc 1 208 83 view .LVU499
 1542 0188 013B     		subs	r3, r3, #1
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_start = MAX(0, start_x_max);
 1543              		.loc 1 208 43 view .LVU500
 1544 018a 93FBFAF3 		sdiv	r3, r3, r10
 1545              	.LVL174:
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_x = (input_x - base_idx_x + dilation_x - 1) / dil
 1546              		.loc 1 209 29 is_stmt 1 view .LVU501
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_x = (input_x - base_idx_x + dilation_x - 1) / dil
 1547              		.loc 1 209 41 is_stmt 0 view .LVU502
 1548 018e 23EAE373 		bic	r3, r3, r3, asr #31
 1549              	.LVL175:
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_x = (input_x - base_idx_x + dilation_x - 1) / dil
 1550              		.loc 1 209 41 view .LVU503
 1551 0192 0793     		str	r3, [sp, #28]
 1552              	.LVL176:
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 1553              		.loc 1 210 29 is_stmt 1 view .LVU504
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 1554              		.loc 1 210 64 is_stmt 0 view .LVU505
 1555 0194 A8EB0907 		sub	r7, r8, r9
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 1556              		.loc 1 210 77 view .LVU506
 1557 0198 5744     		add	r7, r7, r10
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 1558              		.loc 1 210 90 view .LVU507
 1559 019a 013F     		subs	r7, r7, #1
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_x_end = MIN(kernel_x, end_min_x);
 1560              		.loc 1 210 43 view .LVU508
 1561 019c 97FBFAF7 		sdiv	r7, r7, r10
 1562              	.LVL177:
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1563              		.loc 1 211 29 is_stmt 1 view .LVU509
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1564              		.loc 1 211 39 is_stmt 0 view .LVU510
 1565 01a0 029B     		ldr	r3, [sp, #8]
 1566              	.LVL178:
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1567              		.loc 1 211 39 view .LVU511
 1568 01a2 9F42     		cmp	r7, r3
 1569 01a4 A8BF     		it	ge
 1570 01a6 1F46     		movge	r7, r3
 1571              	.LVL179:
 1572              	.L56:
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1573              		.loc 1 211 39 view .LVU512
 1574              	.LBE138:
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1575              		.loc 1 219 25 is_stmt 1 view .LVU513
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1576              		.loc 1 219 28 is_stmt 0 view .LVU514
 1577 01a8 069A     		ldr	r2, [sp, #24]
ARM GAS  /tmp/ccZn8G3i.s 			page 55


 1578 01aa 012A     		cmp	r2, #1
 1579 01ac 7FF668AF 		bls	.L58
 1580              	.LBB139:
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, start_y_max);
 1581              		.loc 1 221 29 is_stmt 1 view .LVU515
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, start_y_max);
 1582              		.loc 1 221 70 is_stmt 0 view .LVU516
 1583 01b0 0599     		ldr	r1, [sp, #20]
 1584 01b2 561A     		subs	r6, r2, r1
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, start_y_max);
 1585              		.loc 1 221 83 view .LVU517
 1586 01b4 013E     		subs	r6, r6, #1
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_start = MAX(0, start_y_max);
 1587              		.loc 1 221 43 view .LVU518
 1588 01b6 96FBF2F6 		sdiv	r6, r6, r2
 1589              	.LVL180:
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_y = (input_y - base_idx_y + dilation_y - 1) / dil
 1590              		.loc 1 222 29 is_stmt 1 view .LVU519
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             const int32_t end_min_y = (input_y - base_idx_y + dilation_y - 1) / dil
 1591              		.loc 1 222 41 is_stmt 0 view .LVU520
 1592 01ba 26EAE676 		bic	r6, r6, r6, asr #31
 1593              	.LVL181:
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 1594              		.loc 1 223 29 is_stmt 1 view .LVU521
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 1595              		.loc 1 223 64 is_stmt 0 view .LVU522
 1596 01be 0B9B     		ldr	r3, [sp, #44]
 1597 01c0 5B1A     		subs	r3, r3, r1
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 1598              		.loc 1 223 77 view .LVU523
 1599 01c2 1344     		add	r3, r3, r2
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 1600              		.loc 1 223 90 view .LVU524
 1601 01c4 013B     		subs	r3, r3, #1
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                             ker_y_end = MIN(kernel_y, end_min_y);
 1602              		.loc 1 223 43 view .LVU525
 1603 01c6 93FBF2F3 		sdiv	r3, r3, r2
 1604              	.LVL182:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1605              		.loc 1 224 29 is_stmt 1 view .LVU526
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1606              		.loc 1 224 39 is_stmt 0 view .LVU527
 1607 01ca 0C9A     		ldr	r2, [sp, #48]
 1608              	.LVL183:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1609              		.loc 1 224 39 view .LVU528
 1610 01cc 9342     		cmp	r3, r2
 1611 01ce A8BF     		it	ge
 1612 01d0 1346     		movge	r3, r2
 1613              	.LVL184:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1614              		.loc 1 224 39 view .LVU529
 1615 01d2 0493     		str	r3, [sp, #16]
 1616              	.LVL185:
 1617              	.L59:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1618              		.loc 1 224 39 view .LVU530
ARM GAS  /tmp/ccZn8G3i.s 			page 56


 1619              	.LBE139:
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1620              		.loc 1 232 25 is_stmt 1 view .LVU531
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         {
 1621              		.loc 1 232 28 is_stmt 0 view .LVU532
 1622 01d4 2C9B     		ldr	r3, [sp, #176]
 1623 01d6 002B     		cmp	r3, #0
 1624 01d8 3FF461AF 		beq	.L76
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1625              		.loc 1 234 29 is_stmt 1 view .LVU533
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1626              		.loc 1 234 35 is_stmt 0 view .LVU534
 1627 01dc 53F82E00 		ldr	r0, [r3, lr, lsl #2]
 1628              	.LVL186:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                         }
 1629              		.loc 1 234 35 view .LVU535
 1630 01e0 79E7     		b	.L62
 1631              	.LVL187:
 1632              	.L84:
 1633              	.LBB140:
 1634              	.LBB137:
 1635              		.loc 2 893 12 view .LVU536
 1636 01e2 7F42     		rsbs	r7, r7, #0
 1637              	.LVL188:
 1638              		.loc 2 893 12 view .LVU537
 1639 01e4 A2E7     		b	.L66
 1640              	.LVL189:
 1641              	.L85:
 1642              	.LBB136:
 1643              	.LBB135:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1644              		.loc 2 863 9 is_stmt 1 view .LVU538
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1645              		.loc 2 863 18 is_stmt 0 view .LVU539
 1646 01e6 0132     		adds	r2, r2, #1
 1647              	.LVL190:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1648              		.loc 2 863 18 view .LVU540
 1649 01e8 A9E7     		b	.L67
 1650              	.LVL191:
 1651              	.L86:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1652              		.loc 2 863 18 view .LVU541
 1653              	.LBE135:
 1654              	.LBE136:
 1655              	.LBE137:
 1656              	.LBE140:
 1657              	.LBE142:
 1658              	.LBE121:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1659              		.loc 1 194 65 is_stmt 1 discriminator 2 view .LVU542
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1660              		.loc 1 194 75 is_stmt 0 discriminator 2 view .LVU543
 1661 01ea 0BF1010B 		add	fp, fp, #1
 1662              	.LVL192:
 1663              	.L54:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
ARM GAS  /tmp/ccZn8G3i.s 			page 57


 1664              		.loc 1 194 42 is_stmt 1 discriminator 1 view .LVU544
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1665              		.loc 1 194 53 is_stmt 0 discriminator 1 view .LVU545
 1666 01ee 109B     		ldr	r3, [sp, #64]
 1667 01f0 1C46     		mov	r4, r3
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1668              		.loc 1 194 17 discriminator 1 view .LVU546
 1669 01f2 5B45     		cmp	r3, fp
 1670 01f4 02DD     		ble	.L87
 1671              	.LBB143:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1672              		.loc 1 196 30 view .LVU547
 1673 01f6 0023     		movs	r3, #0
 1674 01f8 0893     		str	r3, [sp, #32]
 1675 01fa B6E7     		b	.L70
 1676              	.L87:
 1677 01fc C346     		mov	fp, r8
 1678              	.LVL193:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     {
 1679              		.loc 1 196 30 view .LVU548
 1680              	.LBE143:
 1681              	.LBE120:
 1682              	.LBE119:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1683              		.loc 1 191 55 is_stmt 1 discriminator 2 view .LVU549
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1684              		.loc 1 191 62 is_stmt 0 discriminator 2 view .LVU550
 1685 01fe 0E9B     		ldr	r3, [sp, #56]
 1686 0200 0133     		adds	r3, r3, #1
 1687 0202 0E93     		str	r3, [sp, #56]
 1688              	.LVL194:
 1689              	.L53:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1690              		.loc 1 191 35 is_stmt 1 discriminator 1 view .LVU551
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1691              		.loc 1 191 13 is_stmt 0 discriminator 1 view .LVU552
 1692 0204 169B     		ldr	r3, [sp, #88]
 1693 0206 0E9A     		ldr	r2, [sp, #56]
 1694 0208 9342     		cmp	r3, r2
 1695 020a 0DDD     		ble	.L88
 1696              	.LBB145:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 for (int i_input_ch = 0; i_input_ch < input_ch; i_input_ch++)
 1697              		.loc 1 193 17 is_stmt 1 view .LVU553
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 for (int i_input_ch = 0; i_input_ch < input_ch; i_input_ch++)
 1698              		.loc 1 193 65 is_stmt 0 view .LVU554
 1699 020c 0E9B     		ldr	r3, [sp, #56]
 1700 020e 149A     		ldr	r2, [sp, #80]
 1701 0210 13FB02F3 		smulbb	r3, r3, r2
 1702 0214 129A     		ldr	r2, [sp, #72]
 1703 0216 9B1A     		subs	r3, r3, r2
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 for (int i_input_ch = 0; i_input_ch < input_ch; i_input_ch++)
 1704              		.loc 1 193 31 view .LVU555
 1705 0218 0FFA83F9 		sxth	r9, r3
 1706              	.LVL195:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1707              		.loc 1 194 17 is_stmt 1 view .LVU556
 1708              	.LBB144:
ARM GAS  /tmp/ccZn8G3i.s 			page 58


 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1709              		.loc 1 194 22 view .LVU557
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1710              		.loc 1 194 26 is_stmt 0 view .LVU558
 1711 021c 4FF00008 		mov	r8, #0
 1712 0220 5B46     		mov	r3, fp
 1713 0222 C346     		mov	fp, r8
 1714 0224 9846     		mov	r8, r3
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1715              		.loc 1 194 17 view .LVU559
 1716 0226 E2E7     		b	.L54
 1717              	.LVL196:
 1718              	.L88:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 {
 1719              		.loc 1 194 17 view .LVU560
 1720              	.LBE144:
 1721              	.LBE145:
 1722              	.LBE118:
 1723              	.LBE117:
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1724              		.loc 1 188 51 is_stmt 1 discriminator 2 view .LVU561
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1725              		.loc 1 188 58 is_stmt 0 discriminator 2 view .LVU562
 1726 0228 0D9B     		ldr	r3, [sp, #52]
 1727 022a 0133     		adds	r3, r3, #1
 1728 022c 0D93     		str	r3, [sp, #52]
 1729              	.LVL197:
 1730              	.L73:
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1731              		.loc 1 188 31 is_stmt 1 discriminator 1 view .LVU563
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1732              		.loc 1 188 9 is_stmt 0 discriminator 1 view .LVU564
 1733 022e 179B     		ldr	r3, [sp, #92]
 1734 0230 0D9A     		ldr	r2, [sp, #52]
 1735 0232 9342     		cmp	r3, r2
 1736 0234 0ADD     		ble	.L89
 1737              	.LBB147:
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1738              		.loc 1 190 13 is_stmt 1 view .LVU565
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1739              		.loc 1 190 61 is_stmt 0 view .LVU566
 1740 0236 0D9B     		ldr	r3, [sp, #52]
 1741 0238 159A     		ldr	r2, [sp, #84]
 1742 023a 13FB02F3 		smulbb	r3, r3, r2
 1743 023e 139A     		ldr	r2, [sp, #76]
 1744 0240 9B1A     		subs	r3, r3, r2
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1745              		.loc 1 190 27 view .LVU567
 1746 0242 1BB2     		sxth	r3, r3
 1747 0244 0593     		str	r3, [sp, #20]
 1748              	.LVL198:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1749              		.loc 1 191 13 is_stmt 1 view .LVU568
 1750              	.LBB146:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1751              		.loc 1 191 18 view .LVU569
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
ARM GAS  /tmp/ccZn8G3i.s 			page 59


 1752              		.loc 1 191 22 is_stmt 0 view .LVU570
 1753 0246 0023     		movs	r3, #0
 1754 0248 0E93     		str	r3, [sp, #56]
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1755              		.loc 1 191 13 view .LVU571
 1756 024a DBE7     		b	.L53
 1757              	.LVL199:
 1758              	.L89:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             {
 1759              		.loc 1 191 13 view .LVU572
 1760              	.LBE146:
 1761              	.LBE147:
 1762              	.LBE116:
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                     }
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                 }
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****             }
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         /* Advance to the next batch */
 262:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         input += (input_x * input_y * input_ch);
 1763              		.loc 1 262 9 is_stmt 1 discriminator 2 view .LVU573
 1764              		.loc 1 262 27 is_stmt 0 discriminator 2 view .LVU574
 1765 024c 0B9B     		ldr	r3, [sp, #44]
 1766 024e 03FB0BF3 		mul	r3, r3, fp
 1767              		.loc 1 262 15 discriminator 2 view .LVU575
 1768 0252 109A     		ldr	r2, [sp, #64]
 1769              	.LVL200:
 1770              		.loc 1 262 15 discriminator 2 view .LVU576
 1771 0254 0399     		ldr	r1, [sp, #12]
 1772 0256 03FB0213 		mla	r3, r3, r2, r1
 1773 025a 0393     		str	r3, [sp, #12]
 1774              	.LVL201:
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1775              		.loc 1 186 48 is_stmt 1 discriminator 2 view .LVU577
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1776              		.loc 1 186 55 is_stmt 0 discriminator 2 view .LVU578
 1777 025c 0F9B     		ldr	r3, [sp, #60]
 1778              	.LVL202:
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1779              		.loc 1 186 55 discriminator 2 view .LVU579
 1780 025e 0133     		adds	r3, r3, #1
 1781 0260 0F93     		str	r3, [sp, #60]
 1782              	.LVL203:
 1783              	.L52:
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1784              		.loc 1 186 23 is_stmt 1 discriminator 1 view .LVU580
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 1785              		.loc 1 186 5 is_stmt 0 discriminator 1 view .LVU581
 1786 0262 119B     		ldr	r3, [sp, #68]
 1787 0264 0F9A     		ldr	r2, [sp, #60]
 1788 0266 9342     		cmp	r3, r2
 1789 0268 02DD     		ble	.L90
 1790              	.LBB148:
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         {
 1791              		.loc 1 188 18 view .LVU582
 1792 026a 0023     		movs	r3, #0
 1793 026c 0D93     		str	r3, [sp, #52]
 1794 026e DEE7     		b	.L73
ARM GAS  /tmp/ccZn8G3i.s 			page 60


 1795              	.L90:
 1796              	.LBE148:
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     }
 264:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** }
 1797              		.loc 1 264 1 view .LVU583
 1798 0270 19B0     		add	sp, sp, #100
 1799              	.LCFI5:
 1800              		.cfi_def_cfa_offset 36
 1801              		@ sp needed
 1802 0272 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1803              		.loc 1 264 1 view .LVU584
 1804              		.cfi_endproc
 1805              	.LFE48:
 1807              		.section	.text.arm_depthwise_conv_s8,"ax",%progbits
 1808              		.align	1
 1809              		.global	arm_depthwise_conv_s8
 1810              		.syntax unified
 1811              		.thumb
 1812              		.thumb_func
 1813              		.fpu fpv4-sp-d16
 1815              	arm_depthwise_conv_s8:
 1816              	.LVL204:
 1817              	.LFB49:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** /*
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *  Basic s8 depthwise convolution function.
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *  Refer header file for details.
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *  Optimization using DSP extension is not available for the generic case where channel multiplier
 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  *
 272:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****  */
 273:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** arm_cmsis_nn_status arm_depthwise_conv_s8(const cmsis_nn_context *ctx,
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_dw_conv_params *dw_conv_params,
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_per_channel_quant_params *quant_params,
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_dims *input_dims,
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const int8_t *input,
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_dims *filter_dims,
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const int8_t *kernel,
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_dims *bias_dims,
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const int32_t *bias,
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           const cmsis_nn_dims *output_dims,
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                           int8_t *output)
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** {
 1818              		.loc 1 284 1 is_stmt 1 view -0
 1819              		.cfi_startproc
 1820              		@ args = 28, pretend = 0, frame = 0
 1821              		@ frame_needed = 0, uses_anonymous_args = 0
 1822              		.loc 1 284 1 is_stmt 0 view .LVU586
 1823 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1824              	.LCFI6:
 1825              		.cfi_def_cfa_offset 24
 1826              		.cfi_offset 4, -24
 1827              		.cfi_offset 5, -20
 1828              		.cfi_offset 6, -16
 1829              		.cfi_offset 7, -12
 1830              		.cfi_offset 8, -8
 1831              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZn8G3i.s 			page 61


 1832 0004 96B0     		sub	sp, sp, #88
 1833              	.LCFI7:
 1834              		.cfi_def_cfa_offset 112
 1835 0006 1846     		mov	r0, r3
 1836              	.LVL205:
 1837              		.loc 1 284 1 view .LVU587
 1838 0008 DDF874C0 		ldr	ip, [sp, #116]
 1839 000c 219E     		ldr	r6, [sp, #132]
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const uint16_t dilation_x = dw_conv_params->dilation.w;
 1840              		.loc 1 285 5 is_stmt 1 view .LVU588
 1841              		.loc 1 285 57 is_stmt 0 view .LVU589
 1842 000e CC69     		ldr	r4, [r1, #28]
 1843              		.loc 1 285 20 view .LVU590
 1844 0010 1FFA84FE 		uxth	lr, r4
 1845              	.LVL206:
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     const uint16_t dilation_y = dw_conv_params->dilation.h;
 1846              		.loc 1 286 5 is_stmt 1 view .LVU591
 1847              		.loc 1 286 57 is_stmt 0 view .LVU592
 1848 0014 0D6A     		ldr	r5, [r1, #32]
 1849              		.loc 1 286 20 view .LVU593
 1850 0016 1FFA85F8 		uxth	r8, r5
 1851              	.LVL207:
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     (void)bias_dims;
 1852              		.loc 1 288 5 is_stmt 1 view .LVU594
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     (void)ctx;
 1853              		.loc 1 289 5 view .LVU595
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     if (dw_conv_params->ch_mult % 4 == 0 && input_dims->n == 1 && dw_conv_params->dilation.w == 1 &
 1854              		.loc 1 291 5 view .LVU596
 1855              		.loc 1 291 23 is_stmt 0 view .LVU597
 1856 001a 8B68     		ldr	r3, [r1, #8]
 1857              	.LVL208:
 1858              		.loc 1 291 8 view .LVU598
 1859 001c 13F0030F 		tst	r3, #3
 1860 0020 02D1     		bne	.L92
 1861              		.loc 1 291 42 discriminator 1 view .LVU599
 1862 0022 0768     		ldr	r7, [r0]
 1863 0024 012F     		cmp	r7, #1
 1864 0026 37D0     		beq	.L95
 1865              	.L92:
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         dw_conv_params->dilation.h == 1)
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         depthwise_conv_s8_mult_4(input,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->h,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->c,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  kernel,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  output_dims->c,
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->ch_mult,
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  filter_dims->w,
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  filter_dims->h,
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->padding.w,
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->padding.h,
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->stride.w,
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->stride.h,
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  bias,
ARM GAS  /tmp/ccZn8G3i.s 			page 62


 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  output,
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  quant_params->shift,
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  quant_params->multiplier,
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  output_dims->w,
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  output_dims->h,
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->output_offset,
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->input_offset,
 315:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->activation.min,
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  dw_conv_params->activation.max);
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     }
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     else
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     {
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         depthwise_conv_s8_generic(input,
 1866              		.loc 1 320 9 is_stmt 1 view .LVU600
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->n,
 322:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->w,
 323:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->h,
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->c,
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   kernel,
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   output_dims->c,
 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->ch_mult,
 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   filter_dims->w,
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   filter_dims->h,
 330:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->padding.w,
 331:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->padding.h,
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->stride.w,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->stride.h,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   output,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   quant_params->shift,
 1867              		.loc 1 336 47 is_stmt 0 view .LVU601
 1868 0028 5468     		ldr	r4, [r2, #4]
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   quant_params->multiplier,
 1869              		.loc 1 337 47 view .LVU602
 1870 002a 1268     		ldr	r2, [r2]
 1871              	.LVL209:
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->n,
 1872              		.loc 1 320 9 view .LVU603
 1873 002c CDF85480 		str	r8, [sp, #84]
 1874 0030 CDF850E0 		str	lr, [sp, #80]
 1875 0034 8D6A     		ldr	r5, [r1, #40]
 1876 0036 1395     		str	r5, [sp, #76]
 1877 0038 4D6A     		ldr	r5, [r1, #36]
 1878 003a 1295     		str	r5, [sp, #72]
 1879 003c 0D68     		ldr	r5, [r1]
 1880 003e 1195     		str	r5, [sp, #68]
 1881 0040 4D68     		ldr	r5, [r1, #4]
 1882 0042 1095     		str	r5, [sp, #64]
 1883 0044 B588     		ldrh	r5, [r6, #4]
 1884 0046 0F95     		str	r5, [sp, #60]
 1885 0048 3589     		ldrh	r5, [r6, #8]
 1886 004a 0E95     		str	r5, [sp, #56]
 1887 004c 0D92     		str	r2, [sp, #52]
 1888 004e 0C94     		str	r4, [sp, #48]
 1889 0050 229A     		ldr	r2, [sp, #136]
 1890 0052 0B92     		str	r2, [sp, #44]
 1891 0054 209A     		ldr	r2, [sp, #128]
ARM GAS  /tmp/ccZn8G3i.s 			page 63


 1892 0056 0A92     		str	r2, [sp, #40]
 1893 0058 0A8A     		ldrh	r2, [r1, #16]
 1894 005a 0992     		str	r2, [sp, #36]
 1895 005c 8A89     		ldrh	r2, [r1, #12]
 1896 005e 0892     		str	r2, [sp, #32]
 1897 0060 0A8B     		ldrh	r2, [r1, #24]
 1898 0062 0792     		str	r2, [sp, #28]
 1899 0064 8A8A     		ldrh	r2, [r1, #20]
 1900 0066 0692     		str	r2, [sp, #24]
 1901 0068 BCF80420 		ldrh	r2, [ip, #4]
 1902 006c 0592     		str	r2, [sp, #20]
 1903 006e BCF80820 		ldrh	r2, [ip, #8]
 1904 0072 0492     		str	r2, [sp, #16]
 1905 0074 9BB2     		uxth	r3, r3
 1906 0076 0393     		str	r3, [sp, #12]
 1907 0078 B389     		ldrh	r3, [r6, #12]
 1908 007a 0293     		str	r3, [sp, #8]
 1909 007c 1E9B     		ldr	r3, [sp, #120]
 1910 007e 0193     		str	r3, [sp, #4]
 1911 0080 8389     		ldrh	r3, [r0, #12]
 1912 0082 0093     		str	r3, [sp]
 1913 0084 8388     		ldrh	r3, [r0, #4]
 1914 0086 0289     		ldrh	r2, [r0, #8]
 1915 0088 0188     		ldrh	r1, [r0]
 1916              	.LVL210:
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->n,
 1917              		.loc 1 320 9 view .LVU604
 1918 008a 1C98     		ldr	r0, [sp, #112]
 1919              	.LVL211:
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   input_dims->n,
 1920              		.loc 1 320 9 view .LVU605
 1921 008c FFF7FEFF 		bl	depthwise_conv_s8_generic
 1922              	.LVL212:
 1923              	.L93:
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   output_dims->w,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   output_dims->h,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->output_offset,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->input_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->activation.min,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dw_conv_params->activation.max,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dilation_x,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                   dilation_y);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     }
 347:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** 
 348:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     /* Return to application */
 349:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****     return ARM_CMSIS_NN_SUCCESS;
 1924              		.loc 1 349 5 is_stmt 1 view .LVU606
 350:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c **** }
 1925              		.loc 1 350 1 is_stmt 0 view .LVU607
 1926 0090 0020     		movs	r0, #0
 1927 0092 16B0     		add	sp, sp, #88
 1928              	.LCFI8:
 1929              		.cfi_remember_state
 1930              		.cfi_def_cfa_offset 24
 1931              		@ sp needed
 1932 0094 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1933              	.LVL213:
ARM GAS  /tmp/ccZn8G3i.s 			page 64


 1934              	.L95:
 1935              	.LCFI9:
 1936              		.cfi_restore_state
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         dw_conv_params->dilation.h == 1)
 1937              		.loc 1 291 64 discriminator 2 view .LVU608
 1938 0098 012C     		cmp	r4, #1
 1939 009a C5D1     		bne	.L92
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****         dw_conv_params->dilation.h == 1)
 1940              		.loc 1 291 99 discriminator 3 view .LVU609
 1941 009c 012D     		cmp	r5, #1
 1942 009e C3D1     		bne	.L92
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 1943              		.loc 1 294 9 is_stmt 1 view .LVU610
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  quant_params->multiplier,
 1944              		.loc 1 309 46 is_stmt 0 view .LVU611
 1945 00a0 5468     		ldr	r4, [r2, #4]
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  output_dims->w,
 1946              		.loc 1 310 46 view .LVU612
 1947 00a2 1268     		ldr	r2, [r2]
 1948              	.LVL214:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 1949              		.loc 1 294 9 view .LVU613
 1950 00a4 8D6A     		ldr	r5, [r1, #40]
 1951 00a6 1295     		str	r5, [sp, #72]
 1952 00a8 4D6A     		ldr	r5, [r1, #36]
 1953 00aa 1195     		str	r5, [sp, #68]
 1954 00ac 0D68     		ldr	r5, [r1]
 1955 00ae 1095     		str	r5, [sp, #64]
 1956 00b0 4D68     		ldr	r5, [r1, #4]
 1957 00b2 0F95     		str	r5, [sp, #60]
 1958 00b4 7568     		ldr	r5, [r6, #4]
 1959 00b6 0E95     		str	r5, [sp, #56]
 1960 00b8 B568     		ldr	r5, [r6, #8]
 1961 00ba 0D95     		str	r5, [sp, #52]
 1962 00bc 0C92     		str	r2, [sp, #48]
 1963 00be 0B94     		str	r4, [sp, #44]
 1964 00c0 229A     		ldr	r2, [sp, #136]
 1965 00c2 0A92     		str	r2, [sp, #40]
 1966 00c4 209A     		ldr	r2, [sp, #128]
 1967 00c6 0992     		str	r2, [sp, #36]
 1968 00c8 0A69     		ldr	r2, [r1, #16]
 1969 00ca 0892     		str	r2, [sp, #32]
 1970 00cc CA68     		ldr	r2, [r1, #12]
 1971 00ce 0792     		str	r2, [sp, #28]
 1972 00d0 8A69     		ldr	r2, [r1, #24]
 1973 00d2 0692     		str	r2, [sp, #24]
 1974 00d4 4A69     		ldr	r2, [r1, #20]
 1975 00d6 0592     		str	r2, [sp, #20]
 1976 00d8 DCF80420 		ldr	r2, [ip, #4]
 1977 00dc 0492     		str	r2, [sp, #16]
 1978 00de DCF80820 		ldr	r2, [ip, #8]
 1979 00e2 0392     		str	r2, [sp, #12]
 1980 00e4 0293     		str	r3, [sp, #8]
 1981 00e6 F368     		ldr	r3, [r6, #12]
 1982 00e8 0193     		str	r3, [sp, #4]
 1983 00ea 1E9B     		ldr	r3, [sp, #120]
 1984 00ec 0093     		str	r3, [sp]
ARM GAS  /tmp/ccZn8G3i.s 			page 65


 1985 00ee C368     		ldr	r3, [r0, #12]
 1986 00f0 4268     		ldr	r2, [r0, #4]
 1987 00f2 8168     		ldr	r1, [r0, #8]
 1988              	.LVL215:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 1989              		.loc 1 294 9 view .LVU614
 1990 00f4 1C98     		ldr	r0, [sp, #112]
 1991              	.LVL216:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 1992              		.loc 1 294 9 view .LVU615
 1993 00f6 FFF7FEFF 		bl	depthwise_conv_s8_mult_4
 1994              	.LVL217:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8.c ****                                  input_dims->w,
 1995              		.loc 1 294 9 view .LVU616
 1996 00fa C9E7     		b	.L93
 1997              		.cfi_endproc
 1998              	.LFE49:
 2000              		.text
 2001              	.Letext0:
 2002              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2003              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2004              		.file 5 "/usr/include/newlib/sys/_types.h"
 2005              		.file 6 "/usr/include/newlib/sys/reent.h"
 2006              		.file 7 "/usr/include/newlib/sys/lock.h"
 2007              		.file 8 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nn_types.h"
ARM GAS  /tmp/ccZn8G3i.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_depthwise_conv_s8.c
     /tmp/ccZn8G3i.s:18     .text.depthwise_conv_s8_mult_4:0000000000000000 $t
     /tmp/ccZn8G3i.s:25     .text.depthwise_conv_s8_mult_4:0000000000000000 depthwise_conv_s8_mult_4
     /tmp/ccZn8G3i.s:1143   .text.depthwise_conv_s8_generic:0000000000000000 $t
     /tmp/ccZn8G3i.s:1149   .text.depthwise_conv_s8_generic:0000000000000000 depthwise_conv_s8_generic
     /tmp/ccZn8G3i.s:1808   .text.arm_depthwise_conv_s8:0000000000000000 $t
     /tmp/ccZn8G3i.s:1815   .text.arm_depthwise_conv_s8:0000000000000000 arm_depthwise_conv_s8

NO UNDEFINED SYMBOLS
