// Seed: 2801663216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) force id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    inout logic id_3,
    input wor id_4
    , id_19,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    output tri id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri0 id_16,
    output supply1 id_17
);
  wire id_20;
  module_0(
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20,
      id_19
  );
  always @(posedge id_10) $display;
  initial begin
    #1 id_3 <= #1 1;
  end
endmodule
