
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035302                       # Number of seconds simulated
sim_ticks                                 35302468983                       # Number of ticks simulated
final_tick                               563350929654                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217396                       # Simulator instruction rate (inst/s)
host_op_rate                                   281550                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2389439                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912220                       # Number of bytes of host memory used
host_seconds                                 14774.38                       # Real time elapsed on the host
sim_insts                                  3211894867                       # Number of instructions simulated
sim_ops                                    4159731330                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2284672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1791488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4660352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1134976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1134976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17849                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13996                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36409                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8867                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8867                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16395907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64717060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50746819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132012070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32150046                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32150046                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32150046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16395907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64717060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50746819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164162116                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84658200                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31104437                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25358389                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076704                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13082013                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12155021                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350857                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92018                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31112896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170900321                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31104437                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505878                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37964985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11044230                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5164590                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15355814                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83184437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45219452     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509539      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706945      5.66%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4660261      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908303      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2300863      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447166      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360204      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18071704     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83184437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367412                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018710                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32441240                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5105429                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36471237                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224848                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8941675                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261500                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205078587                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8941675                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34797066                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991334                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       882966                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34294985                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3276403                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197771465                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362001                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1004460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277649335                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922713952                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922713952                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105944766                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35265                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9127532                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18309492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9351842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       118196                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3187613                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186425468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148481630                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291784                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63061335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192924616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83184437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784969                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28382142     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18123404     21.79%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953973     14.37%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7851204      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8267799      9.94%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3997449      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3155963      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717575      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734928      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83184437                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         926000     72.43%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177607     13.89%     86.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174892     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124202044     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994823      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356014      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7911843      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148481630                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753895                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278499                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008610                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381717980                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249520958                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145083170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149760129                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464953                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7116057                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2061                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2260800                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8941675                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507278                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88548                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186459286                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18309492                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9351842                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454307                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146506215                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699447                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1975415                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422224                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773949                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7722777                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730561                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145124782                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145083170                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92477118                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265425735                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713752                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348411                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63330312                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74242762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28037196     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20859944     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665034     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322624      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4311517      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1737486      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1748653      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936348      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3623960      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74242762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3623960                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257078530                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381866959                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1473763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846582                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846582                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181220                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181220                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658130607                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201520482                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188358821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84658200                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29712189                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24149820                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024931                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12175813                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11580695                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3133071                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85379                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29773160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             164704274                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29712189                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14713766                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36228957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10897566                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6851817                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14583736                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       873144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81681371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45452414     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3182212      3.90%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2564264      3.14%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6254450      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1695602      2.08%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2168277      2.65%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1573073      1.93%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          880305      1.08%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17910774     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81681371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350966                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.945521                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31155039                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6668861                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34831453                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       238765                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8787248                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5070041                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40517                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196993021                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76128                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8787248                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33440368                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1394784                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1897803                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32730337                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3430826                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190041998                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        33070                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1420401                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1066573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2699                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    266001890                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    887148519                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    887148519                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162935237                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103066653                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39203                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22151                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9413781                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17768204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9026769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140210                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2542353                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179701730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142687361                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277724                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62186728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189853227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81681371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28842041     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17517885     21.45%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11247925     13.77%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8456126     10.35%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7311805      8.95%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3764991      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3243581      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604549      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       692468      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81681371                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         833490     70.64%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175780     14.90%     85.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170618     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118884321     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030750      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15783      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14137431      9.91%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7619076      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142687361                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.685452                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1179894                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008269                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    368513711                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241926798                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139062764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143867255                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       535217                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7044884                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2609                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          587                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2320374                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8787248                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         566943                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        77961                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179739484                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17768204                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9026769                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21969                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         69979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          587                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2352365                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140422458                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13276336                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2264903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20686551                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19807881                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7410215                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658699                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139153424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139062764                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90647653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255980143                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642638                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95454209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117226771                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62513641                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2029587                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     72894123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28781754     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20009330     27.45%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8139480     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4570321      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3733383      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1498607      2.06%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1791607      2.46%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       905819      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3463822      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     72894123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95454209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117226771                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17429715                       # Number of memory references committed
system.switch_cpus1.commit.loads             10723320                       # Number of loads committed
system.switch_cpus1.commit.membars              15784                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16843350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105625430                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2386536                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3463822                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249170713                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368273807                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2976829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95454209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117226771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95454209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886899                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886899                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127525                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127525                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631667084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192158180                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      181711629                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31568                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84658200                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30152175                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26365694                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1907563                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15021810                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14493585                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2168464                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        60056                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35530460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167749010                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30152175                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16662049                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34534443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9374885                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4228311                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17516250                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       758414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81749705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.362295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47215262     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1708429      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3137445      3.84%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2931385      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4837401      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5027663      6.15%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1194340      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          896735      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14801045     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81749705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356164                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981486                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36651865                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4091925                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33421635                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       133325                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7450947                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3276283                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5521                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     187697294                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7450947                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38193699                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1519272                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       453569                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31998418                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2133792                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     182745927                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        729512                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       860321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    242577472                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    831817721                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    831817721                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    157915230                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        84662214                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21528                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10535                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5717992                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28136266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6113374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       100655                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1916185                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172967510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21049                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146007276                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194455                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     51864931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    142393772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81749705                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841448                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28365888     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15266809     18.68%     53.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13211333     16.16%     69.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8144724      9.96%     79.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8530194     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5022580      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2213479      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       588505      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       406193      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81749705                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574716     66.10%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187437     21.56%     87.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       107375     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114505097     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1150807      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10514      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25137945     17.22%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5202913      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146007276                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724668                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             869528                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005955                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374828239                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224853933                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141252286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146876804                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       358134                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8035898                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          868                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1496068                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7450947                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         900669                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61554                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172988565                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       202555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28136266                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6113374                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10535                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1013884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1128785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2142669                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143284553                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24166547                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2722722                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29241572                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21656022                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5075025                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692506                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141410024                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141252286                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86795916                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211808104                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409786                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106090159                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120514187                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     52475053                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1912602                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74298758                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622022                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319743                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34204728     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15741707     21.19%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8810097     11.86%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2982140      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2855761      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1184658      1.59%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3186020      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       925764      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4407883      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74298758                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106090159                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120514187                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              24717668                       # Number of memory references committed
system.switch_cpus2.commit.loads             20100362                       # Number of loads committed
system.switch_cpus2.commit.membars              10514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18871400                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105202762                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1629145                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4407883                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           242880115                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353435732                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2908495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106090159                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120514187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106090159                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797984                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797984                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253159                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253159                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662838099                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185101149                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193479320                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21028                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370970                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104554                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.764159                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702144                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.434728                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.098969                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207464                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760459                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34333                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34333                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34333                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34333                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34333                       # number of overall hits
system.l20.overall_hits::total                  34333                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    593608234                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      595901048                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    593608234                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       595901048                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    593608234                       # number of overall miss cycles
system.l20.overall_miss_latency::total      595901048                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38855                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38869                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38855                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38869                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38855                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38869                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116381                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116700                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116381                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116700                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116381                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116700                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131271.170721                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131371.483245                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131271.170721                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131371.483245                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131271.170721                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131371.483245                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    551042090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    553202052                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    551042090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    553202052                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    551042090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    553202052                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116700                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116700                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116700                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121858.047324                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121958.124339                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121858.047324                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121958.124339                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121858.047324                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121958.124339                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17863                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          725270                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.807565                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.256511                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.328646                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3582.362342                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6404.052501                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023951                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000813                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.349840                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.625396                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51544                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51544                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19008                       # number of Writeback hits
system.l21.Writeback_hits::total                19008                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51544                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51544                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51544                       # number of overall hits
system.l21.overall_hits::total                  51544                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17849                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17862                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17849                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17862                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17849                       # number of overall misses
system.l21.overall_misses::total                17862                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1748703                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2378452313                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2380201016                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1748703                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2378452313                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2380201016                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1748703                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2378452313                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2380201016                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        69393                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              69406                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19008                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19008                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        69393                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               69406                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        69393                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              69406                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.257216                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.257355                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.257216                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.257355                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.257216                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.257355                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 133254.093395                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 133255.011533                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 133254.093395                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 133255.011533                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 133254.093395                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 133255.011533                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3377                       # number of writebacks
system.l21.writebacks::total                     3377                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17849                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17862                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17849                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17862                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17849                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17862                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1626444                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2210330205                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2211956649                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1626444                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2210330205                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2211956649                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1626444                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2210330205                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2211956649                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257216                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.257355                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.257216                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.257355                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.257216                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.257355                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125111.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123834.960222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123835.888982                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 125111.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123834.960222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123835.888982                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 125111.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123834.960222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123835.888982                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14011                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          203665                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26299                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.744211                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.934036                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.383344                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5978.116574                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5886.566046                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033767                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000682                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.486500                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.479050                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38500                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38500                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10811                       # number of Writeback hits
system.l22.Writeback_hits::total                10811                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38500                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38500                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38500                       # number of overall hits
system.l22.overall_hits::total                  38500                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13996                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14011                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13996                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14011                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13996                       # number of overall misses
system.l22.overall_misses::total                14011                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2074254                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1693605936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1695680190                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2074254                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1693605936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1695680190                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2074254                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1693605936                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1695680190                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52496                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52511                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10811                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10811                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52496                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52511                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52496                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52511                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266611                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266820                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266611                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266820                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266611                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266820                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121006.425836                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121024.922561                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121006.425836                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121024.922561                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121006.425836                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121024.922561                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2243                       # number of writebacks
system.l22.writebacks::total                     2243                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13996                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14011                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13996                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14011                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13996                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14011                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1561616640                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1563550166                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1561616640                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1563550166                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1561616640                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1563550166                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266611                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266820                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266611                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266820                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266611                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266820                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111575.924550                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111594.473342                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111575.924550                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111594.473342                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111575.924550                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111594.473342                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015363447                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193009.604752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15355798                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15355798                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15355798                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15355798                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15355798                       # number of overall hits
system.cpu0.icache.overall_hits::total       15355798                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15355814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15355814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15355814                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15355814                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15355814                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15355814                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38855                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192706                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39111                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.962159                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599314                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400686                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450829                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508606                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508606                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508606                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508606                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100472                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100472                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100472                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100472                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100472                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4565971677                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4565971677                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4565971677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4565971677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4565971677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4565971677                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10551301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10551301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17609078                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17609078                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17609078                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17609078                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005706                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005706                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005706                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005706                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45445.215354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45445.215354                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45445.215354                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45445.215354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45445.215354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45445.215354                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61617                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61617                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61617                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38855                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38855                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38855                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    819346109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    819346109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    819346109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819346109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    819346109                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819346109                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21087.276001                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21087.276001                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21087.276001                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21087.276001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21087.276001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21087.276001                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996269                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016704400                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049807.258065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996269                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14583715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14583715                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14583715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14583715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14583715                       # number of overall hits
system.cpu1.icache.overall_hits::total       14583715                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2654211                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2654211                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14583736                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14583736                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14583736                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14583736                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14583736                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14583736                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       126391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       126391                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69393                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180078724                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69649                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2585.517725                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.398006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.601994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10084014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10084014                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6674828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6674828                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21655                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21655                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15784                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15784                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16758842                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16758842                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16758842                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16758842                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146858                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146858                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146858                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146858                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146858                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8113827420                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8113827420                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8113827420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8113827420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8113827420                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8113827420                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10230872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10230872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6674828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6674828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16905700                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16905700                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16905700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16905700                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014354                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008687                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008687                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55249.475139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55249.475139                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55249.475139                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55249.475139                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55249.475139                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55249.475139                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19008                       # number of writebacks
system.cpu1.dcache.writebacks::total            19008                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77465                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77465                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69393                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69393                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2792756603                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2792756603                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2792756603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2792756603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2792756603                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2792756603                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40245.508956                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40245.508956                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40245.508956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40245.508956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40245.508956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40245.508956                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996573                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925785772                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708091.830258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996573                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17516231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17516231                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17516231                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17516231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17516231                       # number of overall hits
system.cpu2.icache.overall_hits::total       17516231                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2687583                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2687583                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17516250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17516250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17516250                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17516250                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17516250                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17516250                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230922358                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4377.509061                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.267423                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.732577                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833076                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166924                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21944240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21944240                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4596260                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4596260                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10528                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10528                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26540500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26540500                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26540500                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26540500                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164372                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164372                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164372                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164372                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164372                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164372                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12012548484                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12012548484                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12012548484                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12012548484                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12012548484                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12012548484                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22108612                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22108612                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4596260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4596260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     26704872                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     26704872                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     26704872                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     26704872                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007435                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007435                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006155                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006155                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006155                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73081.476675                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73081.476675                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73081.476675                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73081.476675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73081.476675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73081.476675                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10811                       # number of writebacks
system.cpu2.dcache.writebacks::total            10811                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111876                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111876                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111876                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52496                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52496                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1972066039                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1972066039                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1972066039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1972066039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1972066039                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1972066039                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37566.024821                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37566.024821                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37566.024821                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37566.024821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37566.024821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37566.024821                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
