
#####################
##  INIT VARIABLES ##
#####################

#set FOUNDRY TSMC; set TECH 3nm; set LIBRARY default
set AF_CURRENT_DESIGN "gcpu_ecore_lsu_wrapper"
set AF_VERILOG_SEARCH_PATH /usr/local/google/gcpu/orion/prj-pd/krishnakodali/aprisa/cdns/gcpu_ecore_lsu_wrapper_h143/post_syn_data
set AF_VERILOG_FILES gcpu_ecore_lsu_wrapper.v.gz 
set AF_SDC_FILES { /usr/local/google/gcpu/collab/ment-collab/prj-pd/rajivdarji/ecore_lsu_wrapper/SDC/func.ssgnp-NM-m25-cworst_ccworst_t_1.sdc
                  /usr/local/google/gcpu/collab/ment-collab/prj-pd/rajivdarji/ecore_lsu_wrapper/SDC/latency_1.sdc  
                 }
set AF_UPF_FILE "/usr/local/google/gcpu/orion/prj-pd/krishnakodali/aprisa/cdns/gcpu_ecore_lsu_wrapper_h143/post_syn_data/gcpu_ecore_lsu_wrapper.upf"

set AF_ENABLE_UPF 1
set power_net VDD
set ground_net VSS

   if {!$AF_ENABLE_UPF} {
   set AF_DEFAULT_POWER_NET $power_net 
   set AF_DEFAULT_GROUND_NET $ground_net 
}

set PG_EEQ_STR "PGQA"

####################
## LAYOUT OPTIONS ##
####################
set HYBRID_ROWS 1
set M0_ROUTING 1


##################
## PRE_PLACE_DB ##
##################
#!!!REVIEW
set PRE_PLACE_DB "/google/gchips/workspace/collab-mentor/tpe/user/pavankumarram/rapidsw/default/db/preplace_11282023.proj"
if { [file exist $LOADDB/fp.proj] } { set PRE_PLACE_DB "$LOADDB/fp.proj" }
#!!!

######################
## DESIGN VARIABLES ##
######################
set FP_FILE "/usr/local/google/gcpu/orion/prj-pd/krishnakodali/aprisa/cdns/gcpu_ecore_lsu_wrapper_h143/post_syn_data/gcpu_ecore_lsu_wrapper.def.gz"
#set FP_FILE "/usr/local/google/gcpu/orion/prj-pd/rajivdarji/TRF/floorplan/outs/gcpu_trf_ff_lvt.def.gz"
set AF_SCAN_DEF ""
set CLK_BUF_LIST {{CKBD5BWP143M169H3P48CPDULVTLL} {DCCKBD6BWP143M169H3P48CPDULVTLL} {DCCKBD8BWP143M169H3P48CPDULVTLL} {DCCKBD10BWP143M169H3P48CPDULVTLL} {DCCKBD12BWP143M169H3P48CPDULVTLL} {DCCKBD14BWP143M169H3P48CPDULVTLL} {CKND3BWP143M169H3P48CPDULVTLL} {CKND4BWP143M169H3P48CPDULVTLL} {CKND5BWP143M169H3P48CPDULVTLL} {CKND6BWP143M169H3P48CPDULVTLL} {DCCKND8BWP143M169H3P48CPDULVTLL} {DCCKND10BWP143M169H3P48CPDULVTLL} {DCCKND12BWP143M169H3P48CPDULVTLL} }
set AF_ICG_LIST {{CKLNQD3BWP143M169H3P48CPDULVTLL} {CKLNQD3BWP143M286H3P48CPDULVTLL} {CKLNQD4BWP143M169H3P48CPDULVTLL} {CKLNQD4BWP143M286H3P48CPDULVTLL} {CKLNQOPTBBD4BWP143M169H3P48CPDULVTLL} {CKLNQOPTBBD4BWP143M286H3P48CPDULVTLL} {CKLNQD5BWP143M169H3P48CPDULVTLL} {CKLNQD5BWP143M286H3P48CPDULVTLL} {CKLNQD6BWP143M169H3P48CPDULVTLL} {CKLNQD6BWP143M286H3P48CPDULVTLL} {CKLNQOPTBBD8BWP143M169H3P48CPDULVTLL} {CKLNQOPTBBD8BWP143M286H3P48CPDULVTLL} {CKLNQD8BWP143M169H3P48CPDULVTLL} {CKLNQD8BWP143M286H3P48CPDULVTLL} {CKLNQD10BWP143M169H3P48CPDULVTLL} {CKLNQD10BWP143M286H3P48CPDULVTLL} {CKLNQOPTBBD10BWP143M169H3P48CPDULVTLL} {CKLNQOPTBBD10BWP143M286H3P48CPDULVTLL} {CKLNQD12BWP143M169H3P48CPDULVTLL} {CKLNQD12BWP143M286H3P48CPDULVTLL} {CKLNQOPTBBD12BWP143M169H3P48CPDULVTLL} {CKLNQOPTBBD12BWP143M286H3P48CPDULVTLL} }
set HOLD_BUF_LIST ""
set HOLD_DLY_BUF_LIST {{DELCD2BWP143M117H3P48CPDLVTLL} {DELAD2BWP143M117H3P48CPDLVTLL} {DELAD1BWP143M117H3P48CPDLVT} {DELAD1BWP143M169H3P48CPDLVT} {DELAD2BWP143M117H3P48CPDLVT} {DELCD1BWP143M117H3P48CPDLVT} {DELCD1BWP143M169H3P48CPDLVT} {DELCD2BWP143M117H3P48CPDLVT} {DELED1BWP143M169H3P48CPDLVT} {DELGD1BWP143M169H3P48CPDLVT} {BUFFD2BWP143M169H3P48CPDLVT} {BUFFD2BWP143M117H3P48CPDLVT} {BUFFD4BWP143M169H3P48CPDLVT} {BUFFD4BWP143M117H3P48CPDLVT} {BUFFD2BWP143M169H3P48CPDLVTLL} {BUFFD3BWP143M117H3P48CPDLVTLL} }
set TIE_HIGH_LIST {{TIEHXPBWP143M169H3P48CPDLVT} }
set TIE_LOW_LIST {{TIELXNBWP143M169H3P48CPDLVT} }

######################
## SCENARIO ##
######################


set PLACE_EFFECTIVE_SCENARIO "func.ssgnp-NM-m25-cworst_ccworst"
set CTS_EFFECTIVE_SCENARIO "func.ssgnp-NM-m25-cworst_ccworst"
set CTS_OPT_EFFECTIVE_SCENARIO "func.ssgnp-NM-m25-cworst_ccworst"
set ROUTE_EFFECTIVE_SCENARIO "func.ssgnp-NM-m25-cworst_ccworst"
set LEAKAGE_SCENARIO ""


######################
## CLOCK CELL SPACING ##
######################


set X_CLOCK_CELL_SPACING "0.2"
set Y_CLOCK_CELL_SPACING "0.0"


######################
## SKEW GROUP CONSTRAINTS ##
######################

set MAX_CLK_SKEW 0.075
set MAX_CLK_TRAN 0.07
set MAX_SINK_TRAN 0.07
set MAX_CAP 0.0
set MAX_FANOUT 32

######################
## FILLER INSERTION ##
######################


set DCAP_CELLS "{ DCAP64XPRBWP143M169H3P48CPDLVTLL DCAP64XPRBWP143M117H3P48CPDLVTLL DCAP16XPRBWP143M169H3P48CPDLVTLL DCAP16XPRBWP143M117H3P48CPDLVTLL DCAP16OPT3FXPRBWP143M286H3P48CPDLVTLL DCAP32OPT3FXPRBWP143M286H3P48CPDLVTLL DCAP64OPT3FXPRBWP143M286H3P48CPDLVTLL DCAP8OPT3FXPRBWP143M286H3P48CPDLVTLL DCAP32XPRBWP143M117H3P48CPDLVTLL DCAP32XPRBWP143M169H3P48CPDLVTLL DCAP4XPRBWP143M169H3P48CPDLVTLL DCAP8XPRBWP143M169H3P48CPDLVTLL DCAP8XPRBWP143M117H3P48CPDLVTLL }"
set FILLER_CELLS " { FILL64BWP143M169H3P48CPDSVT FILL64BWP143M169H3P48CPDLVTLL FILL64BWP143M169H3P48CPDLVT FILL64BWP143M169H3P48CPDULVTLL FILL64BWP143M169H3P48CPDULVT FILL64BWP143M117H3P48CPDSVT FILL64BWP143M117H3P48CPDLVTLL FILL64BWP143M117H3P48CPDLVT FILL64BWP143M117H3P48CPDULVTLL FILL64BWP143M117H3P48CPDULVT FILL32BWP143M169H3P48CPDSVT FILL32BWP143M169H3P48CPDLVTLL FILL32BWP143M169H3P48CPDLVT FILL32BWP143M169H3P48CPDULVTLL FILL32BWP143M169H3P48CPDULVT FILL32BWP143M117H3P48CPDSVT FILL32BWP143M117H3P48CPDLVTLL FILL32BWP143M117H3P48CPDLVT FILL32BWP143M117H3P48CPDULVTLL FILL32BWP143M117H3P48CPDULVT FILL16BWP143M169H3P48CPDSVT FILL16BWP143M169H3P48CPDLVTLL FILL16BWP143M169H3P48CPDLVT FILL16BWP143M169H3P48CPDULVTLL FILL16BWP143M169H3P48CPDULVT FILL16BWP143M117H3P48CPDSVT FILL16BWP143M117H3P48CPDLVTLL FILL16BWP143M117H3P48CPDLVT FILL16BWP143M117H3P48CPDULVTLL FILL16BWP143M117H3P48CPDULVT FILL12BWP143M169H3P48CPDSVT FILL12BWP143M169H3P48CPDLVTLL FILL12BWP143M169H3P48CPDLVT FILL12BWP143M169H3P48CPDULVTLL FILL12BWP143M169H3P48CPDULVT FILL12BWP143M117H3P48CPDSVT FILL12BWP143M117H3P48CPDLVTLL FILL12BWP143M117H3P48CPDLVT FILL12BWP143M117H3P48CPDULVTLL FILL12BWP143M117H3P48CPDULVT FILL8BWP143M169H3P48CPDSVT FILL8BWP143M169H3P48CPDLVTLL FILL8BWP143M169H3P48CPDLVT FILL8BWP143M169H3P48CPDULVTLL FILL8BWP143M169H3P48CPDULVT FILL8BWP143M117H3P48CPDSVT FILL8BWP143M117H3P48CPDLVTLL FILL8BWP143M117H3P48CPDLVT FILL8BWP143M117H3P48CPDULVTLL FILL8BWP143M117H3P48CPDULVT FILL5BWP143M169H3P48CPDSVT FILL5BWP143M169H3P48CPDLVTLL FILL5BWP143M169H3P48CPDLVT FILL5BWP143M169H3P48CPDULVTLL FILL5BWP143M169H3P48CPDULVT FILL5BWP143M117H3P48CPDSVT FILL5BWP143M117H3P48CPDLVTLL FILL5BWP143M117H3P48CPDLVT FILL5BWP143M117H3P48CPDULVTLL FILL5BWP143M117H3P48CPDULVT FILL4BWP143M169H3P48CPDSVT FILL4BWP143M169H3P48CPDLVTLL FILL4BWP143M169H3P48CPDLVT FILL4BWP143M169H3P48CPDULVTLL FILL4BWP143M169H3P48CPDULVT FILL4BWP143M117H3P48CPDSVT FILL4BWP143M117H3P48CPDLVTLL FILL4BWP143M117H3P48CPDLVT FILL4BWP143M117H3P48CPDULVTLL FILL4BWP143M117H3P48CPDULVT FILL3BWP143M169H3P48CPDSVT FILL3BWP143M169H3P48CPDLVTLL FILL3BWP143M169H3P48CPDLVT FILL3BWP143M169H3P48CPDULVTLL FILL3BWP143M169H3P48CPDULVT FILL3BWP143M169H3P48CPDELVT FILL3BWP143M117H3P48CPDSVT FILL3BWP143M117H3P48CPDLVTLL FILL3BWP143M117H3P48CPDLVT FILL3BWP143M117H3P48CPDULVTLL FILL3BWP143M117H3P48CPDULVT FILL3BWP143M117H3P48CPDELVT FILL2BWP143M169H3P48CPDSVT FILL2BWP143M169H3P48CPDLVTLL FILL2BWP143M169H3P48CPDLVT FILL2BWP143M169H3P48CPDULVTLL FILL2BWP143M169H3P48CPDULVT FILL2BWP143M169H3P48CPDELVT FILL2BWP143M117H3P48CPDSVT FILL2BWP143M117H3P48CPDLVTLL FILL2BWP143M117H3P48CPDLVT FILL2BWP143M117H3P48CPDULVTLL FILL2BWP143M117H3P48CPDULVT FILL2BWP143M117H3P48CPDELVT FILL1BWP143M169H3P48CPDSVT FILL1BWP143M169H3P48CPDLVTLL FILL1BWP143M169H3P48CPDLVT FILL1BWP143M169H3P48CPDULVTLL FILL1BWP143M169H3P48CPDULVT FILL1BWP143M169H3P48CPDELVT FILL1BWP143M117H3P48CPDSVT FILL1BWP143M117H3P48CPDLVTLL FILL1BWP143M117H3P48CPDLVT FILL1BWP143M117H3P48CPDULVTLL FILL1BWP143M117H3P48CPDULVT FILL1BWP143M117H3P48CPDELVT } "

set ALT_FILLER_CELLS "{}"


######################
## SWAP TAP CELL ##
######################


set LEFT_VIO_CELLS "{}"
set RIGHT_VIO_CELLS "{}"
set BOTH_VIO_CELLS "{}"


######################
## Export ##
######################

set VERILOG_OUTPUT $OUTPUT/gcpu_trf_ff_lvt.v.gz
set DEF_OUTPUT $OUTPUT/gcpu_trf_ff_lvt.def.gz
set GDS_OUTPUT $OUTPUT/gcpu_trf_ff_lvt.gds.gz

set VERILOG_OPTIONS "-no_filler -submodule_first"
set DEF_OPTIONS "-show_nets -routing -distance_unit 2000"
set GDS_LAYER_MAP "/usr/local/google/gcpu/orion/prj-pd/rajivdarji/Input/N3E_gds.map"
set BNDY_LAYER "108"
set BNDY_DATATYPE "0"
set GDS_OPTIONS "-lib_cell_gds 1 -no_fill_metal -hier_partition_level 1 -use_lef_foreign_name"

