static void F_1 ( int * V_1 , int * V_2 )\r\n{\r\n#ifdef F_2\r\nstruct V_3 * V_4 = NULL ;\r\nT_1 V_5 ;\r\nF_3 (p) {\r\nif ( F_4 ( V_4 , 0 ) == 0x1f0 )\r\n* V_1 = 1 ;\r\nif ( F_4 ( V_4 , 2 ) == 0x170 )\r\n* V_2 = 1 ;\r\nif ( V_4 -> V_6 == V_7 &&\r\n( V_4 -> V_8 == V_9 ||\r\nV_4 -> V_8 == V_10 ) )\r\n* V_1 = * V_2 = 1 ;\r\nif ( V_4 -> V_6 == V_11 &&\r\nV_4 -> V_8 == V_12 ) {\r\nF_5 ( V_4 , 0x6C , & V_5 ) ;\r\nif ( V_5 & 0x8000 ) {\r\nif ( V_5 & 0x4000 )\r\n* V_2 = 1 ;\r\nelse\r\n* V_1 = 1 ;\r\n}\r\n}\r\n}\r\n#endif\r\n}\r\nstatic int T_2 F_6 ( void )\r\n{\r\nstruct V_13 V_14 , * V_15 [] = { & V_14 } ;\r\nunsigned long V_16 ;\r\nint V_17 , V_18 = 0 , V_1 = 0 , V_2 = 0 ;\r\nF_1 ( & V_1 , & V_2 ) ;\r\nif ( ! V_19 ) {\r\nF_7 (KERN_INFO DRV_NAME L_1\r\nL_2 ) ;\r\nif ( V_1 == 0 )\r\nV_19 |= 0x1 ;\r\nif ( V_2 == 0 )\r\nV_19 |= 0x2 ;\r\n} else\r\nF_7 (KERN_INFO DRV_NAME L_3\r\nL_4 ) ;\r\nfor ( V_17 = 0 ; V_17 < F_8 ( V_20 ) ; V_17 ++ ) {\r\nV_16 = V_20 [ V_17 ] ;\r\nif ( ( V_19 & ( 1 << V_17 ) ) && V_16 ) {\r\nif ( ! F_9 ( V_16 , 8 , V_21 ) ) {\r\nF_7 ( V_22 L_5\r\nL_6 ,\r\nV_21 , V_16 , V_16 + 7 ) ;\r\nV_18 = - V_23 ;\r\ncontinue;\r\n}\r\nif ( ! F_9 ( V_16 + 0x206 , 1 , V_21 ) ) {\r\nF_7 ( V_22 L_7\r\nL_6 ,\r\nV_21 , V_16 + 0x206 ) ;\r\nF_10 ( V_16 , 8 ) ;\r\nV_18 = - V_23 ;\r\ncontinue;\r\n}\r\nmemset ( & V_14 , 0 , sizeof( V_14 ) ) ;\r\nF_11 ( & V_14 , V_16 , V_16 + 0x206 ) ;\r\n#ifdef F_12\r\nV_14 . V_24 = F_13 ( V_25 [ V_17 ] ) ;\r\n#else\r\nV_14 . V_24 = V_25 [ V_17 ] ;\r\n#endif\r\nV_18 = F_14 ( & V_26 , V_15 , 1 , NULL ) ;\r\nif ( V_18 ) {\r\nF_10 ( V_16 + 0x206 , 1 ) ;\r\nF_10 ( V_16 , 8 ) ;\r\n}\r\n}\r\n}\r\nreturn V_18 ;\r\n}
