# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project apb_protocol
# reading /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/../modelsim.ini
# Loading project interface_apb
# Compile of apb_interface.sv was successful.
# Compile of apb_master.sv was successful.
# Compile of apb_master_slave_top.sv was successful.
# Compile of apb_slave.sv was successful.
# Compile of tb_apb_master_slave.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 22:08:32 on Dec 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_if(fast__1)
# Loading work.apb_master(fast)
# Loading work.apb_slave(fast)
add wave -position end  sim:/tb_apb_master_slave/pclk
add wave -position end  sim:/tb_apb_master_slave/preset_n
add wave -position end  sim:/tb_apb_master_slave/add_i
add wave -position end  sim:/tb_apb_master_slave/external_wdata_i
add wave -position end  sim:/tb_apb_master_slave/ready_o
add wave -position end  sim:/tb_apb_master_slave/rdata_o
run -all
# Write Data: 0x1234abcd
# Slave: Write operation. Address: 0x0000a000, Data: 0x1234abcd
# Read Data: 0xxxxxxxxx
# Write Data: 0x5678ef01
# Slave: Read operation. Address: 0x0000a000, Data: 0x1234abcd
# Read Data: 0xxxxxxxxx
# ** Note: $stop    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb_master_slave.sv(64)
#    Time: 170 ns  Iteration: 1  Instance: /tb_apb_master_slave
# Break in Module tb_apb_master_slave at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb_master_slave.sv line 64
quit -sim
# End time: 22:12:26 on Dec 04,2024, Elapsed time: 0:03:54
# Errors: 0, Warnings: 6
