// Seed: 2505148770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  tri0 id_13 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  logic [1 : -1  <->  1] id_3;
  assign id_3 = id_1;
  logic id_4;
  ;
  assign id_0 = -1'b0;
  wire id_5;
  ;
  wire id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_6,
      id_5,
      id_3,
      id_6,
      id_4,
      id_3
  );
endmodule
