property a67;
@(posedge clk) (MRxDEq5 == 1) |=> (StatePreamble == 0);
endproperty
assert_a67: assert property(a67);

property a113;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[0] == 0 & MaxFL[7] == 1 & MaxFL[9] == 0 & MaxFL[11] == 0 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a113: assert property(a113);

property a144;
@(posedge clk) (MaxFL[12] == 1 & MaxFL[1] == 1 & MaxFL[9] == 0 & MaxFL[7] == 1 & MaxFL[0] == 0 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a144: assert property(a144);

property a125;
@(posedge clk) (MaxFL[12] == 0 & MRxDEqD == 1 & MaxFL[4] == 0 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a125: assert property(a125);

property a133;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[6] == 1 & MaxFL[3] == 1 & MaxFL[12] == 0 & MaxFL[13] == 1 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a133: assert property(a133);

property a105;
@(posedge clk) (MaxFL[1] == 1 & r_IFG == 0 & MRxDEqD == 1 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a105: assert property(a105);

property a115;
@(posedge clk) (MaxFL[1] == 1 & r_IFG == 0 & MRxDEqD == 1 & MaxFL[3] == 0) |=> (StatePreamble == 0);
endproperty
assert_a115: assert property(a115);

property a20;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxDEq5 == 0 & MaxFL[0] == 1 & MaxFL[8] == 1 & MaxFL[13] == 1 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a20: assert property(a20);

property a78;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[1] == 0 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a78: assert property(a78);

property a77;
@(posedge clk) (Transmitting == 1 & MaxFL[8] == 0 & MaxFL[5] == 0 & MaxFL[12] == 1 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a77: assert property(a77);

property a86;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[6] == 0 & MaxFL[2] == 1 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a86: assert property(a86);

property a84;
@(posedge clk) (Transmitting == 1 & MaxFL[3] == 0 & MaxFL[0] == 0 & MaxFL[4] == 1 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a84: assert property(a84);

property a85;
@(posedge clk) (Transmitting == 1 & MaxFL[11] == 1 & MaxFL[10] == 0 & MaxFL[3] == 1 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a85: assert property(a85);

property a139;
@(posedge clk) (MaxFL[3] == 0 & r_IFG == 0 & MaxFL[5] == 1 & MaxFL[4] == 0 & Transmitting == 1 & HugEn == 0) |=> (StatePreamble == 0);
endproperty
assert_a139: assert property(a139);

property a136;
@(posedge clk) (r_IFG == 0 & Transmitting == 1 & MaxFL[7] == 1 & MaxFL[1] == 1 & MaxFL[0] == 0 & MaxFL[12] == 0) |=> (StatePreamble == 0);
endproperty
assert_a136: assert property(a136);

property a110;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[2] == 0 & MaxFL[8] == 1 & Transmitting == 1 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a110: assert property(a110);

property a117;
@(posedge clk) (MaxFL[12] == 0 & r_IFG == 0 & Transmitting == 1 & MaxFL[8] == 1 & MaxFL[2] == 0 & MaxFL[9] == 0) |=> (StatePreamble == 0);
endproperty
assert_a117: assert property(a117);

property a51;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MaxFL[8] == 1 & MaxFL[2] == 1 & MaxFL[5] == 0 & r_IFG == 1 & MaxFL[3] == 0) |=> (StatePreamble == 1);
endproperty
assert_a51: assert property(a51);

property a66;
@(posedge clk) (MRxDV == 1 & MaxFL[4] == 0 & MaxFL[8] == 1 & HugEn == 0 & MaxFL[9] == 1 & MaxFL[12] == 1 & r_IFG == 0 & MaxFL[2] == 0) |=> (StatePreamble == 1);
endproperty
assert_a66: assert property(a66);

property a43;
@(posedge clk) (MRxDV == 1 & r_IFG == 0 & MaxFL[10] == 0 & MaxFL[11] == 0 & HugEn == 0 & MRxD[0] == 1 & MRxDEq5 == 0) |=> (StatePreamble == 1);
endproperty
assert_a43: assert property(a43);

property a132;
@(posedge clk) (MaxFL[4] == 1 & MaxFL[9] == 0 & MaxFL[14] == 1 & MaxFL[12] == 0 & MaxFL[13] == 0 & MaxFL[6] == 0) |=> (StatePreamble == 0);
endproperty
assert_a132: assert property(a132);

property a131;
@(posedge clk) (MaxFL[4] == 1 & MaxFL[1] == 1 & MaxFL[3] == 1 & MaxFL[6] == 1 & MaxFL[0] == 0 & MaxFL[14] == 0) |=> (StatePreamble == 0);
endproperty
assert_a131: assert property(a131);

property a119;
@(posedge clk) (MaxFL[12] == 0 & HugEn == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[5] == 1 & MaxFL[9] == 1) |=> (StatePreamble == 0);
endproperty
assert_a119: assert property(a119);

property a58;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & r_IFG == 0 & MaxFL[1] == 0 & MaxFL[7] == 1 & MaxFL[2] == 0) |=> (StatePreamble == 1);
endproperty
assert_a58: assert property(a58);

property a37;
@(posedge clk) (MRxDV == 1 & MaxFL[3] == 1 & MRxDEqD == 1 & HugEn == 1 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a37: assert property(a37);

property a120;
@(posedge clk) (MaxFL[10] == 0 & MaxFL[3] == 1 & MaxFL[8] == 0 & MRxD[0] == 0 & MaxFL[1] == 1 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a120: assert property(a120);

property a124;
@(posedge clk) (MaxFL[1] == 1 & r_IFG == 0 & MaxFL[7] == 1 & MaxFL[0] == 0 & MaxFL[13] == 0 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a124: assert property(a124);

property a126;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[6] == 1 & MaxFL[3] == 1 & MRxD[2] == 0 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a126: assert property(a126);

property a127;
@(posedge clk) (MaxFL[12] == 0 & r_IFG == 0 & MRxD[2] == 1 & MaxFL[3] == 1 & MaxFL[2] == 0 & MaxFL[4] == 0) |=> (StatePreamble == 0);
endproperty
assert_a127: assert property(a127);

property a107;
@(posedge clk) (MaxFL[1] == 1 & r_IFG == 0 & MaxFL[12] == 0 & MaxFL[3] == 1 & MaxFL[14] == 0 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a107: assert property(a107);

property a111;
@(posedge clk) (MaxFL[1] == 1 & r_IFG == 0 & MaxFL[12] == 0 & MaxFL[2] == 0 & MRxD[1] == 0 & MaxFL[4] == 0) |=> (StatePreamble == 0);
endproperty
assert_a111: assert property(a111);

property a2;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MaxFL[4] == 0 & MaxFL[10] == 1 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a2: assert property(a2);

property a24;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxDEq5 == 0 & MaxFL[10] == 0 & MaxFL[3] == 0 & MaxFL[11] == 0 & MaxFL[2] == 0) |=> (StatePreamble == 1);
endproperty
assert_a24: assert property(a24);

property a19;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxDEq5 == 0 & MaxFL[0] == 1 & MaxFL[8] == 1 & MaxFL[14] == 0) |=> (StatePreamble == 1);
endproperty
assert_a19: assert property(a19);

property a18;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxDEq5 == 0 & MaxFL[1] == 0 & MaxFL[7] == 1 & MaxFL[0] == 0) |=> (StatePreamble == 1);
endproperty
assert_a18: assert property(a18);

property a60;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MaxFL[8] == 1 & MaxFL[10] == 0 & MaxFL[11] == 0 & MaxFL[14] == 0 & MaxFL[3] == 0) |=> (StatePreamble == 1);
endproperty
assert_a60: assert property(a60);

property a108;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & Transmitting == 1 & MaxFL[8] == 1 & MaxFL[5] == 1 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a108: assert property(a108);

property a53;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[9] == 1 & MaxFL[10] == 1 & MaxFL[0] == 1 & HugEn == 0 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a53: assert property(a53);

property a59;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & r_IFG == 1 & MaxFL[12] == 0 & MaxFL[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a59: assert property(a59);

property a40;
@(posedge clk) (MRxDV == 1 & MaxFL[12] == 0 & MaxFL[13] == 1 & MaxFL[1] == 1 & MaxFL[2] == 1 & MaxFL[0] == 1 & MaxFL[3] == 0) |=> (StatePreamble == 1);
endproperty
assert_a40: assert property(a40);

property a95;
@(posedge clk) (Transmitting == 1 & MaxFL[13] == 1 & HugEn == 0 & MaxFL[9] == 0 & MaxFL[2] == 1) |=> (StatePreamble == 0);
endproperty
assert_a95: assert property(a95);

property a96;
@(posedge clk) (Transmitting == 1 & r_IFG == 0 & MaxFL[12] == 0 & MaxFL[9] == 0 & MaxFL[7] == 1 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a96: assert property(a96);

property a90;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[2] == 0 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a90: assert property(a90);

property a82;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[0] == 0 & MaxFL[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a82: assert property(a82);

property a62;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MaxFL[4] == 0 & MaxFL[11] == 1 & r_IFG == 1 & MaxFL[9] == 0 & MRxD[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a62: assert property(a62);

property a138;
@(posedge clk) (r_IFG == 0 & MaxFL[11] == 0 & MaxFL[10] == 1 & MaxFL[8] == 1 & Transmitting == 1 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a138: assert property(a138);

property a130;
@(posedge clk) (Transmitting == 1 & MaxFL[13] == 1 & HugEn == 0 & MaxFL[4] == 0 & MaxFL[2] == 1) |=> (StatePreamble == 0);
endproperty
assert_a130: assert property(a130);

property a135;
@(posedge clk) (r_IFG == 0 & Transmitting == 1 & MaxFL[12] == 0 & MaxFL[3] == 1 & MRxD[0] == 1 & MaxFL[4] == 1) |=> (StatePreamble == 0);
endproperty
assert_a135: assert property(a135);

property a106;
@(posedge clk) (Transmitting == 1 & r_IFG == 0 & MaxFL[14] == 1 & MaxFL[11] == 1 & MaxFL[2] == 1 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a106: assert property(a106);

property a103;
@(posedge clk) (Transmitting == 1 & MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[0] == 0 & MaxFL[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a103: assert property(a103);

property a100;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MRxD[0] == 0 & MaxFL[0] == 1 & MaxFL[11] == 0 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a100: assert property(a100);

property a52;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MaxFL[8] == 1 & MaxFL[3] == 1 & MaxFL[4] == 0 & MaxFL[10] == 0) |=> (StatePreamble == 1);
endproperty
assert_a52: assert property(a52);

property a45;
@(posedge clk) (MRxDV == 1 & MaxFL[3] == 1 & MaxFL[12] == 0 & MaxFL[7] == 1 & MaxFL[2] == 1 & MaxFL[4] == 1) |=> (StatePreamble == 1);
endproperty
assert_a45: assert property(a45);

property a41;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[8] == 1 & MaxFL[9] == 1 & MaxFL[11] == 1 & MaxFL[1] == 0 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a41: assert property(a41);

property a48;
@(posedge clk) (MRxDV == 1 & MaxFL[6] == 1 & MaxFL[11] == 1 & MRxD[1] == 1 & MaxFL[2] == 1 & r_IFG == 1 & MaxFL[3] == 0) |=> (StatePreamble == 1);
endproperty
assert_a48: assert property(a48);

property a98;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & r_IFG == 0 & MaxFL[2] == 1 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a98: assert property(a98);

property a79;
@(posedge clk) (Transmitting == 1 & r_IFG == 1 & MaxFL[12] == 1 & HugEn == 0 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a79: assert property(a79);

property a81;
@(posedge clk) (Transmitting == 1 & MaxFL[3] == 0 & r_IFG == 1 & MaxFL[11] == 0 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a81: assert property(a81);

property a88;
@(posedge clk) (Transmitting == 1 & MaxFL[3] == 0 & r_IFG == 1 & MaxFL[14] == 0 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a88: assert property(a88);

property a89;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & r_IFG == 0 & MaxFL[3] == 1 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a89: assert property(a89);

property a64;
@(posedge clk) (MRxDV == 1 & MaxFL[8] == 1 & MRxD[1] == 1 & MaxFL[2] == 0 & MaxFL[5] == 1 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a64: assert property(a64);

property a47;
@(posedge clk) (MRxDV == 1 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[12] == 0 & MaxFL[3] == 1 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a47: assert property(a47);

property a44;
@(posedge clk) (MRxDV == 1 & MaxFL[14] == 0 & MRxD[2] == 0 & MaxFL[11] == 1 & MaxFL[4] == 0 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a44: assert property(a44);

property a29;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[14] == 0 & MaxFL[7] == 0 & MaxFL[1] == 0 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a29: assert property(a29);

property a6;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MaxFL[6] == 1 & MRxDEqD == 1 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a6: assert property(a6);

property a42;
@(posedge clk) (MRxDV == 1 & MaxFL[3] == 1 & MaxFL[9] == 0 & MaxFL[7] == 1 & MaxFL[13] == 1 & HugEn == 1 & MRxDEqD == 1) |=> (StatePreamble == 1);
endproperty
assert_a42: assert property(a42);

property a128;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[6] == 1 & MRxD[0] == 1 & MaxFL[9] == 0 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a128: assert property(a128);

property a102;
@(posedge clk) (MRxDEqD == 1 & MaxFL[2] == 1 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a102: assert property(a102);

property a112;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[2] == 0 & MRxD[1] == 0 & MaxFL[6] == 0 & MaxFL[5] == 0) |=> (StatePreamble == 0);
endproperty
assert_a112: assert property(a112);

property a114;
@(posedge clk) (MRxDEqD == 1 & MaxFL[2] == 1 & MaxFL[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a114: assert property(a114);

property a30;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MaxFL[6] == 1 & MaxFL[7] == 0 & MRxD[1] == 0 & MaxFL[2] == 0 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a30: assert property(a30);

property a38;
@(posedge clk) (MRxDV == 1 & MaxFL[12] == 0 & MaxFL[13] == 1 & MaxFL[0] == 1 & MRxDEqD == 1 & MaxFL[3] == 1) |=> (StatePreamble == 1);
endproperty
assert_a38: assert property(a38);

property a142;
@(posedge clk) (r_IFG == 0 & MaxFL[10] == 1 & MaxFL[11] == 0 & MaxFL[3] == 0 & MaxFL[6] == 0 & MRxD[1] == 0 & MRxD[2] == 1) |=> (StatePreamble == 0);
endproperty
assert_a142: assert property(a142);

property a143;
@(posedge clk) (MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[0] == 0 & MaxFL[2] == 1 & HugEn == 1 & MRxD[2] == 0 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a143: assert property(a143);

property a123;
@(posedge clk) (MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[0] == 0 & MaxFL[6] == 1 & MRxD[0] == 0 & r_IFG == 1) |=> (StatePreamble == 0);
endproperty
assert_a123: assert property(a123);

property a61;
@(posedge clk) (MRxDV == 1 & MaxFL[6] == 1 & Transmitting == 0 & MaxFL[13] == 0 & r_IFG == 0 & MRxD[2] == 0) |=> (StatePreamble == 1);
endproperty
assert_a61: assert property(a61);

property a32;
@(posedge clk) (MRxDV == 1 & r_IFG == 0 & MaxFL[10] == 0 & Transmitting == 0 & MRxD[2] == 0 & MaxFL[3] == 0) |=> (StatePreamble == 1);
endproperty
assert_a32: assert property(a32);

property a21;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[2] == 0 & MaxFL[4] == 0 & MaxFL[6] == 1 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a21: assert property(a21);

property a23;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & HugEn == 0 & MaxFL[5] == 0 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a23: assert property(a23);

property a28;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & Transmitting == 0 & r_IFG == 1) |=> (StatePreamble == 1);
endproperty
assert_a28: assert property(a28);

property a11;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[2] == 0 & HugEn == 0 & MaxFL[3] == 0 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a11: assert property(a11);

property a1;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[1] == 1 & MaxFL[0] == 1 & MaxFL[5] == 0 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a1: assert property(a1);

property a7;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[12] == 1 & MaxFL[10] == 1 & r_IFG == 0) |=> (StatePreamble == 1);
endproperty
assert_a7: assert property(a7);

property a8;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & r_IFG == 1 & MaxFL[0] == 1 & MaxFL[12] == 1 & MRxD[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a8: assert property(a8);

property a31;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[0] == 1 & MaxFL[12] == 0 & MaxFL[13] == 1 & MaxFL[3] == 0 & MaxFL[1] == 1) |=> (StatePreamble == 1);
endproperty
assert_a31: assert property(a31);

property a39;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & MaxFL[7] == 1 & MaxFL[0] == 0 & MaxFL[2] == 1) |=> (StatePreamble == 1);
endproperty
assert_a39: assert property(a39);

property a76;
@(posedge clk) (Transmitting == 1 & MaxFL[8] == 0 & MaxFL[5] == 0 & MRxDEqD == 1) |=> (StatePreamble == 0);
endproperty
assert_a76: assert property(a76);

property a73;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MRxDEqD == 1) |=> (StatePreamble == 0);
endproperty
assert_a73: assert property(a73);

property a109;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[4] == 1 & MaxFL[2] == 0 & Transmitting == 1 & MaxFL[6] == 1 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a109: assert property(a109);

property a50;
@(posedge clk) (MRxDV == 1 & r_IFG == 0 & MRxD[0] == 0 & MaxFL[2] == 0 & MaxFL[10] == 0 & MaxFL[1] == 0 & MRxD[2] == 1) |=> (StatePreamble == 1);
endproperty
assert_a50: assert property(a50);

property a57;
@(posedge clk) (MRxDV == 1 & MaxFL[2] == 0 & MRxD[0] == 0 & MaxFL[4] == 1 & r_IFG == 0 & MaxFL[14] == 0 & MRxD[1] == 1) |=> (StatePreamble == 1);
endproperty
assert_a57: assert property(a57);

property a34;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & MaxFL[12] == 1 & r_IFG == 0 & MRxD[2] == 0) |=> (StatePreamble == 1);
endproperty
assert_a34: assert property(a34);

property a54;
@(posedge clk) (MRxDV == 1 & MaxFL[6] == 1 & MRxDEqD == 1 & MaxFL[11] == 0) |=> (StatePreamble == 1);
endproperty
assert_a54: assert property(a54);

property a26;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[8] == 1 & MaxFL[1] == 0 & MaxFL[4] == 1 & MaxFL[5] == 0) |=> (StatePreamble == 1);
endproperty
assert_a26: assert property(a26);

property a97;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & r_IFG == 0 & MRxD[0] == 0 & MaxFL[9] == 1 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a97: assert property(a97);

property a134;
@(posedge clk) (MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[0] == 0 & MaxFL[7] == 1 & MaxFL[9] == 0 & MaxFL[4] == 1 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a134: assert property(a134);

property a104;
@(posedge clk) (Transmitting == 1 & r_IFG == 0 & MaxFL[14] == 1 & MRxD[0] == 0 & MaxFL[4] == 1 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a104: assert property(a104);

property a49;
@(posedge clk) (MRxDV == 1 & r_IFG == 0 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[9] == 1 & MRxD[1] == 0) |=> (StatePreamble == 1);
endproperty
assert_a49: assert property(a49);

property a145;
@(posedge clk) (MaxFL[13] == 0 & MaxFL[1] == 1 & MaxFL[9] == 0 & MaxFL[7] == 1 & MRxD[0] == 1 & MRxD[1] == 1 & MaxFL[4] == 1) |=> (StatePreamble == 0);
endproperty
assert_a145: assert property(a145);

property a99;
@(posedge clk) (Transmitting == 1 & MaxFL[13] == 1 & HugEn == 0 & MRxD[0] == 0 & MaxFL[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a99: assert property(a99);

property a94;
@(posedge clk) (Transmitting == 1 & HugEn == 0 & MaxFL[13] == 1 & MaxFL[9] == 0 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a94: assert property(a94);

property a93;
@(posedge clk) (Transmitting == 1 & MRxD[1] == 1 & MaxFL[7] == 1 & MaxFL[8] == 0 & MaxFL[13] == 0) |=> (StatePreamble == 0);
endproperty
assert_a93: assert property(a93);

property a74;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MaxFL[7] == 0 & MaxFL[0] == 0 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a74: assert property(a74);

property a122;
@(posedge clk) (MaxFL[12] == 0 & MRxD[0] == 1 & Transmitting == 1 & MaxFL[2] == 0 & MaxFL[3] == 1) |=> (StatePreamble == 0);
endproperty
assert_a122: assert property(a122);

property a101;
@(posedge clk) (Transmitting == 1 & MaxFL[13] == 1 & MaxFL[12] == 1 & MaxFL[11] == 1 & MRxD[0] == 0) |=> (StatePreamble == 0);
endproperty
assert_a101: assert property(a101);

property a46;
@(posedge clk) (MRxDV == 1 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[4] == 0 & MaxFL[2] == 1) |=> (StatePreamble == 1);
endproperty
assert_a46: assert property(a46);

property a92;
@(posedge clk) (Transmitting == 1 & MaxFL[7] == 1 & r_IFG == 0 & MRxD[2] == 0 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a92: assert property(a92);

property a75;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MRxD[0] == 0 & MRxD[2] == 0 & r_IFG == 0) |=> (StatePreamble == 0);
endproperty
assert_a75: assert property(a75);

property a72;
@(posedge clk) (Transmitting == 1 & MaxFL[0] == 0 & MRxDEqD == 1) |=> (StatePreamble == 0);
endproperty
assert_a72: assert property(a72);

property a83;
@(posedge clk) (Transmitting == 1 & MaxFL[11] == 1 & MRxDEqD == 1) |=> (StatePreamble == 0);
endproperty
assert_a83: assert property(a83);

property a129;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[8] == 1 & MaxFL[13] == 0 & MaxFL[4] == 1 & MRxD[0] == 1 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a129: assert property(a129);

property a121;
@(posedge clk) (MRxD[0] == 1 & MRxD[1] == 1 & MaxFL[0] == 0 & MaxFL[5] == 0 & MaxFL[12] == 1 & MaxFL[8] == 0) |=> (StatePreamble == 0);
endproperty
assert_a121: assert property(a121);

property a137;
@(posedge clk) (HugEn == 1 & MaxFL[5] == 0 & MRxD[0] == 0 & MaxFL[3] == 1 & MaxFL[13] == 0 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a137: assert property(a137);

property a118;
@(posedge clk) (MaxFL[0] == 0 & MaxFL[1] == 1 & MaxFL[7] == 1 & MRxD[0] == 1 & MaxFL[3] == 0 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a118: assert property(a118);

property a140;
@(posedge clk) (MaxFL[1] == 1 & MaxFL[13] == 0 & MRxD[1] == 1 & MRxD[0] == 0 & MaxFL[0] == 0 & MaxFL[2] == 1) |=> (StatePreamble == 0);
endproperty
assert_a140: assert property(a140);

property a141;
@(posedge clk) (MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 1 & MRxD[2] == 0 & MaxFL[4] == 1) |=> (StatePreamble == 0);
endproperty
assert_a141: assert property(a141);

property a65;
@(posedge clk) (MRxDV == 1 & MaxFL[8] == 1 & MRxD[1] == 1 & MaxFL[2] == 0 & MaxFL[12] == 1 & r_IFG == 0 & MRxD[0] == 0 & MRxD[2] == 1) |=> (StatePreamble == 1);
endproperty
assert_a65: assert property(a65);

property a33;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & MaxFL[12] == 1 & Transmitting == 0) |=> (StatePreamble == 1);
endproperty
assert_a33: assert property(a33);

property a35;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & MaxFL[7] == 1 & Transmitting == 0) |=> (StatePreamble == 1);
endproperty
assert_a35: assert property(a35);

property a63;
@(posedge clk) (MRxDV == 1 & MaxFL[2] == 0 & MRxD[0] == 0 & MaxFL[10] == 0 & MaxFL[11] == 0 & MRxD[2] == 1 & MaxFL[7] == 1) |=> (StatePreamble == 1);
endproperty
assert_a63: assert property(a63);

property a56;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[8] == 1 & MaxFL[4] == 0 & MaxFL[3] == 1 & MRxD[2] == 1) |=> (StatePreamble == 1);
endproperty
assert_a56: assert property(a56);

property a36;
@(posedge clk) (MRxDV == 1 & MRxD[1] == 1 & MaxFL[5] == 1 & MaxFL[6] == 0 & MaxFL[10] == 1 & MaxFL[12] == 1 & MRxD[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a36: assert property(a36);

property a71;
@(posedge clk) (Transmitting == 1 & MaxFL[8] == 0 & MaxFL[5] == 0 & MRxD[2] == 0) |=> (StatePreamble == 0);
endproperty
assert_a71: assert property(a71);

property a70;
@(posedge clk) (Transmitting == 1 & MRxD[1] == 0 & MaxFL[11] == 1 & MaxFL[10] == 0) |=> (StatePreamble == 0);
endproperty
assert_a70: assert property(a70);

property a80;
@(posedge clk) (Transmitting == 1 & MaxFL[0] == 0 & MRxD[2] == 0 & MaxFL[11] == 0) |=> (StatePreamble == 0);
endproperty
assert_a80: assert property(a80);

property a69;
@(posedge clk) (Transmitting == 1 & MRxD[1] == 0 & MaxFL[13] == 0 & MaxFL[8] == 0) |=> (StatePreamble == 0);
endproperty
assert_a69: assert property(a69);

property a55;
@(posedge clk) (MRxDV == 1 & MaxFL[1] == 1 & MRxD[1] == 1 & MaxFL[12] == 0 & r_IFG == 1 & MRxD[2] == 1 & MRxD[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a55: assert property(a55);

property a14;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[1] == 1 & r_IFG == 1 & MaxFL[2] == 1 & MRxD[0] == 1) |=> (StatePreamble == 1);
endproperty
assert_a14: assert property(a14);

property a22;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & HugEn == 0 & MaxFL[4] == 0) |=> (StatePreamble == 1);
endproperty
assert_a22: assert property(a22);

property a25;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[8] == 1 & MaxFL[14] == 0) |=> (StatePreamble == 1);
endproperty
assert_a25: assert property(a25);

property a17;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[2] == 0 & MaxFL[7] == 1 & MaxFL[8] == 0) |=> (StatePreamble == 1);
endproperty
assert_a17: assert property(a17);

property a16;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[5] == 0) |=> (StatePreamble == 1);
endproperty
assert_a16: assert property(a16);

property a10;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[1] == 1 & MaxFL[14] == 0 & MaxFL[1] == 0) |=> (StatePreamble == 1);
endproperty
assert_a10: assert property(a10);

property a13;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[2] == 0 & MaxFL[7] == 1 & MaxFL[1] == 0) |=> (StatePreamble == 1);
endproperty
assert_a13: assert property(a13);

property a12;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[4] == 0) |=> (StatePreamble == 1);
endproperty
assert_a12: assert property(a12);

property a3;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[1] == 1 & MaxFL[1] == 0 & MaxFL[7] == 1) |=> (StatePreamble == 1);
endproperty
assert_a3: assert property(a3);

property a5;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[12] == 1 & MaxFL[4] == 0) |=> (StatePreamble == 1);
endproperty
assert_a5: assert property(a5);

property a4;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[14] == 0 & MaxFL[1] == 0) |=> (StatePreamble == 1);
endproperty
assert_a4: assert property(a4);

property a9;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & HugEn == 0 & MaxFL[1] == 0) |=> (StatePreamble == 1);
endproperty
assert_a9: assert property(a9);

property a91;
@(posedge clk) (Transmitting == 1 & MaxFL[14] == 1 & MRxD[0] == 0 & MaxFL[0] == 1 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a91: assert property(a91);

property a116;
@(posedge clk) (MaxFL[0] == 0 & MRxD[2] == 0 & HugEn == 1 & Transmitting == 1 & MRxD[0] == 1) |=> (StatePreamble == 0);
endproperty
assert_a116: assert property(a116);

property a27;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[2] == 0 & MaxFL[9] == 0 & MaxFL[8] == 1 & MRxD[0] == 0) |=> (StatePreamble == 1);
endproperty
assert_a27: assert property(a27);

property a15;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[0] == 0 & MaxFL[2] == 1 & MaxFL[0] == 1 & MRxD[1] == 1) |=> (StatePreamble == 1);
endproperty
assert_a15: assert property(a15);

property a87;
@(posedge clk) (Transmitting == 1 & HugEn == 0 & MRxD[0] == 0 & MRxD[1] == 0) |=> (StatePreamble == 0);
endproperty
assert_a87: assert property(a87);

property a68;
@(posedge clk) (MRxDV == 0) |=> (StatePreamble == 0);
endproperty
assert_a68: assert property(a68);

property a0;
@(posedge clk) (MRxDV == 1 & Transmitting == 0 & MRxD[1] == 1 & MaxFL[1] == 0 & MRxD[0] == 0) |=> (StatePreamble == 1);
endproperty
assert_a0: assert property(a0);

