--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 87319 paths analyzed, 704 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.286ns.
--------------------------------------------------------------------------------

Paths for end point operators_unit/outconvert_unit/result_3 (SLICE_X9Y49.A5), 7702 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_0 (FF)
  Destination:          operators_unit/outconvert_unit/result_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.193ns (Levels of Logic = 7)
  Clock Path Skew:      0.085ns (0.609 - 0.524)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_0 to operators_unit/outconvert_unit/result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CMUX    Tshcko                0.455   cu/cu_state[2]_X_53_o_wide_mux_34_OUT<2>
                                                       cu/i_0
    SLICE_X12Y39.AX      net (fanout=7)        0.894   cu/i<0>
    SLICE_X12Y39.CMUX    Taxc                  0.348   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X11Y47.A3      net (fanout=9)        0.992   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X11Y47.A       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outselect_unit/Mmux_out_sel65
    SLICE_X9Y49.B3       net (fanout=5)        1.240   operators_unit/out_sel<5>
    SLICE_X9Y49.B        Tilo                  0.259   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41_SW0_SW0
    SLICE_X9Y49.A5       net (fanout=1)        0.187   N207
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41
                                                       operators_unit/outconvert_unit/result_3
    -------------------------------------------------  ---------------------------
    Total                                      9.193ns (2.308ns logic, 6.885ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_1 to operators_unit/outconvert_unit/result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   cu/i<1>
                                                       cu/i_1
    SLICE_X12Y39.B1      net (fanout=8)        0.694   cu/i<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X11Y47.A3      net (fanout=9)        0.992   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X11Y47.A       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outselect_unit/Mmux_out_sel65
    SLICE_X9Y49.B3       net (fanout=5)        1.240   operators_unit/out_sel<5>
    SLICE_X9Y49.B        Tilo                  0.259   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41_SW0_SW0
    SLICE_X9Y49.A5       net (fanout=1)        0.187   N207
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41
                                                       operators_unit/outconvert_unit/result_3
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (2.478ns logic, 6.685ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/j_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.131ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/j_1 to operators_unit/outconvert_unit/result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.391   cu/j<1>
                                                       cu/j_1
    SLICE_X12Y39.B3      net (fanout=9)        0.718   cu/j<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X11Y47.A3      net (fanout=9)        0.992   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X11Y47.A       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outselect_unit/Mmux_out_sel65
    SLICE_X9Y49.B3       net (fanout=5)        1.240   operators_unit/out_sel<5>
    SLICE_X9Y49.B        Tilo                  0.259   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41_SW0_SW0
    SLICE_X9Y49.A5       net (fanout=1)        0.187   N207
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT41
                                                       operators_unit/outconvert_unit/result_3
    -------------------------------------------------  ---------------------------
    Total                                      9.131ns (2.422ns logic, 6.709ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point operators_unit/outconvert_unit/result_7 (SLICE_X9Y48.D3), 2650 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_0 (FF)
  Destination:          operators_unit/outconvert_unit/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.121ns (Levels of Logic = 7)
  Clock Path Skew:      0.085ns (0.609 - 0.524)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_0 to operators_unit/outconvert_unit/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CMUX    Tshcko                0.455   cu/cu_state[2]_X_53_o_wide_mux_34_OUT<2>
                                                       cu/i_0
    SLICE_X12Y39.AX      net (fanout=7)        0.894   cu/i<0>
    SLICE_X12Y39.CMUX    Taxc                  0.348   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X8Y47.B2       net (fanout=9)        1.345   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X8Y47.B        Tilo                  0.203   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outselect_unit/Mmux_out_sel55
    SLICE_X11Y47.B4      net (fanout=5)        0.532   operators_unit/out_sel<4>
    SLICE_X11Y47.B       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT11_SW18
    SLICE_X9Y48.D3       net (fanout=1)        0.526   N125
    SLICE_X9Y48.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<7>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT81
                                                       operators_unit/outconvert_unit/result_7
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (2.252ns logic, 6.869ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_1 to operators_unit/outconvert_unit/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   cu/i<1>
                                                       cu/i_1
    SLICE_X12Y39.B1      net (fanout=8)        0.694   cu/i<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X8Y47.B2       net (fanout=9)        1.345   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X8Y47.B        Tilo                  0.203   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outselect_unit/Mmux_out_sel55
    SLICE_X11Y47.B4      net (fanout=5)        0.532   operators_unit/out_sel<4>
    SLICE_X11Y47.B       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT11_SW18
    SLICE_X9Y48.D3       net (fanout=1)        0.526   N125
    SLICE_X9Y48.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<7>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT81
                                                       operators_unit/outconvert_unit/result_7
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.422ns logic, 6.669ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/j_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.059ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/j_1 to operators_unit/outconvert_unit/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.391   cu/j<1>
                                                       cu/j_1
    SLICE_X12Y39.B3      net (fanout=9)        0.718   cu/j<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X8Y47.B2       net (fanout=9)        1.345   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X8Y47.B        Tilo                  0.203   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outselect_unit/Mmux_out_sel55
    SLICE_X11Y47.B4      net (fanout=5)        0.532   operators_unit/out_sel<4>
    SLICE_X11Y47.B       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT11_SW18
    SLICE_X9Y48.D3       net (fanout=1)        0.526   N125
    SLICE_X9Y48.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<7>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT81
                                                       operators_unit/outconvert_unit/result_7
    -------------------------------------------------  ---------------------------
    Total                                      9.059ns (2.366ns logic, 6.693ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point operators_unit/outconvert_unit/result_5 (SLICE_X9Y49.D3), 4797 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_0 (FF)
  Destination:          operators_unit/outconvert_unit/result_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.110ns (Levels of Logic = 7)
  Clock Path Skew:      0.085ns (0.609 - 0.524)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_0 to operators_unit/outconvert_unit/result_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CMUX    Tshcko                0.455   cu/cu_state[2]_X_53_o_wide_mux_34_OUT<2>
                                                       cu/i_0
    SLICE_X12Y39.AX      net (fanout=7)        0.894   cu/i<0>
    SLICE_X12Y39.CMUX    Taxc                  0.348   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X12Y49.A3      net (fanout=9)        0.728   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X12Y49.A       Tilo                  0.203   operators_unit/outconvert_unit/addr_con<3>
                                                       operators_unit/outselect_unit/Mmux_out_sel36
    SLICE_X8Y47.C5       net (fanout=5)        1.028   operators_unit/out_sel<2>
    SLICE_X8Y47.CMUX     Tilo                  0.361   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1_G
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1
    SLICE_X9Y49.D3       net (fanout=1)        0.534   N219
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61
                                                       operators_unit/outconvert_unit/result_5
    -------------------------------------------------  ---------------------------
    Total                                      9.110ns (2.354ns logic, 6.756ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/i_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.080ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/i_1 to operators_unit/outconvert_unit/result_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   cu/i<1>
                                                       cu/i_1
    SLICE_X12Y39.B1      net (fanout=8)        0.694   cu/i<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X12Y49.A3      net (fanout=9)        0.728   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X12Y49.A       Tilo                  0.203   operators_unit/outconvert_unit/addr_con<3>
                                                       operators_unit/outselect_unit/Mmux_out_sel36
    SLICE_X8Y47.C5       net (fanout=5)        1.028   operators_unit/out_sel<2>
    SLICE_X8Y47.CMUX     Tilo                  0.361   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1_G
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1
    SLICE_X9Y49.D3       net (fanout=1)        0.534   N219
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61
                                                       operators_unit/outconvert_unit/result_5
    -------------------------------------------------  ---------------------------
    Total                                      9.080ns (2.524ns logic, 6.556ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/j_1 (FF)
  Destination:          operators_unit/outconvert_unit/result_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.048ns (Levels of Logic = 7)
  Clock Path Skew:      0.080ns (0.609 - 0.529)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/j_1 to operators_unit/outconvert_unit/result_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.391   cu/j<1>
                                                       cu/j_1
    SLICE_X12Y39.B3      net (fanout=9)        0.718   cu/j<1>
    SLICE_X12Y39.CMUX    Topbc                 0.526   operators_unit/mul_unit/Madd_sumij_cy<3>
                                                       operators_unit/mul_unit/Madd_sumij_lut<1>
                                                       operators_unit/mul_unit/Madd_sumij_cy<3>
    SLICE_X12Y42.A6      net (fanout=11)       0.936   operators_unit/mul_unit/Madd_sumij1_lut<2>
    SLICE_X12Y42.A       Tilo                  0.203   generator_unit/poly_bcd_reg<7>
                                                       operators_unit/mul_unit/size[3]_INV_99_o5_SW0
    SLICE_X12Y44.D1      net (fanout=1)        1.417   N94
    SLICE_X12Y44.D       Tilo                  0.203   operators_unit/mul_unit/size[3]_INV_99_o5
                                                       operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D1      net (fanout=3)        1.219   operators_unit/mul_unit/size[3]_INV_99_o5
    SLICE_X13Y44.D       Tilo                  0.259   operators_unit/outconvert_unit/addr_con<1>
                                                       operators_unit/mul_unit/size[3]_INV_99_o9
    SLICE_X12Y49.A3      net (fanout=9)        0.728   operators_unit/mul_unit/size[3]_INV_99_o
    SLICE_X12Y49.A       Tilo                  0.203   operators_unit/outconvert_unit/addr_con<3>
                                                       operators_unit/outselect_unit/Mmux_out_sel36
    SLICE_X8Y47.C5       net (fanout=5)        1.028   operators_unit/out_sel<2>
    SLICE_X8Y47.CMUX     Tilo                  0.361   operators_unit/outconvert_unit/addr_con<4>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1_G
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61_SW0_SW1
    SLICE_X9Y49.D3       net (fanout=1)        0.534   N219
    SLICE_X9Y49.CLK      Tas                   0.322   operators_unit/outconvert_unit/result<5>
                                                       operators_unit/outconvert_unit/Mmux_result[7]_X_63_o_mux_13_OUT61
                                                       operators_unit/outconvert_unit/result_5
    -------------------------------------------------  ---------------------------
    Total                                      9.048ns (2.468ns logic, 6.580ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point generator_unit/counter_7 (SLICE_X18Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               generator_unit/counter_7 (FF)
  Destination:          generator_unit/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: generator_unit/counter_7 to generator_unit/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.200   generator_unit/counter<7>
                                                       generator_unit/counter_7
    SLICE_X18Y60.A6      net (fanout=4)        0.029   generator_unit/counter<7>
    SLICE_X18Y60.CLK     Tah         (-Th)    -0.190   generator_unit/counter<7>
                                                       generator_unit/Mmux_counter[7]_counter[7]_mux_45_OUT8
                                                       generator_unit/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point io_unit/FSM/serr (SLICE_X2Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               io_unit/FSM/serr (FF)
  Destination:          io_unit/FSM/serr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: io_unit/FSM/serr to io_unit/FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.200   io_unit/FSM/serr
                                                       io_unit/FSM/serr
    SLICE_X2Y46.A6       net (fanout=9)        0.034   io_unit/FSM/serr
    SLICE_X2Y46.CLK      Tah         (-Th)    -0.190   io_unit/FSM/serr
                                                       io_unit/FSM/serr_INV_45_o1_INV_0
                                                       io_unit/FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point generator_unit/id_gen (SLICE_X10Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               generator_unit/id_gen (FF)
  Destination:          generator_unit/id_gen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: generator_unit/id_gen to generator_unit/id_gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.200   generator_unit/id_gen
                                                       generator_unit/id_gen
    SLICE_X10Y48.A6      net (fanout=15)       0.040   generator_unit/id_gen
    SLICE_X10Y48.CLK     Tah         (-Th)    -0.190   generator_unit/id_gen
                                                       generator_unit/id_gen_glue_set
                                                       generator_unit/id_gen
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: io_unit/FSM/serr/CLK
  Logical resource: io_unit/FSM/serr/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: io_unit/tclk_prev/CLK
  Logical resource: io_unit/tclk_prev/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.868|    9.143|    4.136|    7.280|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 87319 paths, 0 nets, and 1495 connections

Design statistics:
   Minimum period:  18.286ns{1}   (Maximum frequency:  54.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 17 07:48:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



