$date
	Tue Sep 19 23:51:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 4 " t_in [3:0] $end
$var reg 2 # t_select [1:0] $end
$scope module m1 $end
$var wire 4 $ in [3:0] $end
$var wire 2 % select [1:0] $end
$var wire 1 ! out $end
$var wire 2 & m [1:0] $end
$scope module mux1 $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 2 ) in [1:0] $end
$var wire 1 * n_s $end
$var wire 1 + out $end
$var wire 1 , select $end
$upscope $end
$scope module mux2 $end
$var wire 1 - a1 $end
$var wire 1 . a2 $end
$var wire 2 / in [1:0] $end
$var wire 1 0 n_s $end
$var wire 1 1 out $end
$var wire 1 2 select $end
$upscope $end
$scope module mux3 $end
$var wire 1 3 a1 $end
$var wire 1 4 a2 $end
$var wire 2 5 in [1:0] $end
$var wire 1 6 n_s $end
$var wire 1 ! out $end
$var wire 1 7 select $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
16
b1 5
04
13
12
01
00
b0 /
0.
0-
1,
1+
0*
b10 )
1(
0'
b1 &
b1 %
b10 $
b1 #
b10 "
1!
$end
#10
14
1!
b11 &
b11 5
11
03
1.
06
17
b10 /
b11 #
b11 %
b1010 "
b1010 $
#20
0!
04
b1 &
b1 5
01
1'
1*
0(
10
0.
0,
02
b11 )
b10 #
b10 %
b1011 "
b1011 $
#30
0!
0+
b10 &
b10 5
11
03
0'
1-
16
07
b10 )
b11 /
b0 #
b0 %
b1110 "
b1110 $
#40
