OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/addsub4/runs/run1/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/abhishek/OpenLane/pdk_new/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/addsub4/runs/run1/tmp/17-addsub4_top.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   addsub4_top
Die area:                 ( 0 0 ) ( 56475 67195 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     257
Number of terminals:      19
Number of snets:          2
Number of nets:           76

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 55.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3206.
[INFO DRT-0033] mcon shape region query size = 1080.
[INFO DRT-0033] met1 shape region query size = 899.
[INFO DRT-0033] via shape region query size = 340.
[INFO DRT-0033] met2 shape region query size = 213.
[INFO DRT-0033] via2 shape region query size = 272.
[INFO DRT-0033] met3 shape region query size = 212.
[INFO DRT-0033] via3 shape region query size = 272.
[INFO DRT-0033] met4 shape region query size = 116.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 111 pins.
[INFO DRT-0081]   Complete 37 unique inst patterns.
[INFO DRT-0084]   Complete 42 groups.
#scanned instances     = 257
#unique  instances     = 55
#stdCellGenAp          = 999
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 686
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 198
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 111.71 (MB), peak = 111.71 (MB)

Number of guides:     481

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 143.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 128.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 78.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 223 vertical wires in 1 frboxes and 140 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 30 vertical wires in 1 frboxes and 35 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.84 (MB), peak = 112.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.84 (MB), peak = 112.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 128.77 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 134.39 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 134.39 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 134.39 (MB).
[INFO DRT-0199]   Number of violations = 56.
Viol/Layer        met1   met2   met3
Metal Spacing        5      2      3
Recheck             21     16      2
Short                7      0      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 469.28 (MB), peak = 481.27 (MB)
Total wire length = 1231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 591 um.
Total wire length on LAYER met2 = 581 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 383.
Up-via summary (total 383):.

----------------------
 FR_MASTERSLICE      0
            li1    183
           met1    186
           met2     12
           met3      2
           met4      0
----------------------
                   383


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 469.28 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 472.53 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 472.53 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 472.53 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 472.65 (MB), peak = 484.40 (MB)
Total wire length = 1240 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 591 um.
Total wire length on LAYER met2 = 595 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 380.
Up-via summary (total 380):.

----------------------
 FR_MASTERSLICE      0
            li1    183
           met1    183
           met2     12
           met3      2
           met4      0
----------------------
                   380


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 472.65 (MB), peak = 484.65 (MB)
Total wire length = 1210 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 561 um.
Total wire length on LAYER met2 = 594 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 383.
Up-via summary (total 383):.

----------------------
 FR_MASTERSLICE      0
            li1    183
           met1    186
           met2     12
           met3      2
           met4      0
----------------------
                   383


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 472.65 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 472.65 (MB), peak = 484.65 (MB)
Total wire length = 1208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 542 um.
Total wire length on LAYER met2 = 595 um.
Total wire length on LAYER met3 = 55 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 385.
Up-via summary (total 385):.

----------------------
 FR_MASTERSLICE      0
            li1    183
           met1    186
           met2     14
           met3      2
           met4      0
----------------------
                   385


[INFO DRT-0198] Complete detail routing.
Total wire length = 1208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 542 um.
Total wire length on LAYER met2 = 595 um.
Total wire length on LAYER met3 = 55 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 385.
Up-via summary (total 385):.

----------------------
 FR_MASTERSLICE      0
            li1    183
           met1    186
           met2     14
           met3      2
           met4      0
----------------------
                   385


[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 472.65 (MB), peak = 484.65 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/addsub4/runs/run1/results/routing/addsub4_top.odb'…
Writing netlist to '/openlane/designs/addsub4/runs/run1/results/routing/addsub4_top.nl.v'…
Writing powered netlist to '/openlane/designs/addsub4/runs/run1/results/routing/addsub4_top.pnl.v'…
Writing layout to '/openlane/designs/addsub4/runs/run1/results/routing/addsub4_top.def'…
