<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Model Interface Ports" />
<meta name="abstract" content="The model must define the necessary ports using the names as specified in this section. All ports are required even if the optional functionality does not apply to a specific inferred register or latch. This port interface specification allows generic models that can be applied to a variety of inferred registers and latches." />
<meta name="description" content="The model must define the necessary ports using the names as specified in this section. All ports are required even if the optional functionality does not apply to a specific inferred register or latch. This port interface specification allows generic models that can be applied to a variety of inferred registers and latches." />
<meta name="prodname" content="Power Aware Simulation User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="pa_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Power Aware Simulation User's Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.050,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Model Interface Ports</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Model Interface Ports" />
<meta name="attributes" content="product.version.2020.4,sort.order.050,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Model
Interface Ports</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The model must
define the necessary ports using the names as specified in this
section. All ports are required even if the optional functionality
does not apply to a specific inferred register or latch. This port
interface specification allows generic models that can be applied
to a variety of inferred registers and latches. </span>
</div>
<p class="p">All ports specified below are
input ports. The simulator connects the ports to the corresponding functional
and power control network signals by name. Verilog is case sensitive.</p>
<ul class="ul"><li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__id1336dba5-b5f0-4d25-93c1-f2e0e5aaf9dd"><p class="p">PWR — Power control network signal that
indicates whether power is on or off for the power island that this
model is associated with. This port is always connected.</p>
</li>
<li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__idc0f276f0-93a7-40e6-866a-3fa7665b2efe"><p class="p">Retention port(s) — One of the following
must be defined by the module and the retention port(s) is always
be connected:</p>
<ul class="ul"><li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__idbb63a2ef-2afc-4dc0-ade7-e885694695f6"><p class="p">RET — Power control
network signal that indicates whether the state of the inferred register
or latch must be saved (or restored).</p>
</li>
<li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__iddd62d695-aa7c-4f55-a97c-363139bacb37"><p class="p">SAVE, RESTORE — Separate ports to signal
save and restore separately.</p>
</li>
</ul>
</li>
<li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__id97f9278b-1e26-4b48-86eb-91dc3974cd8f"><p class="p">CLK — Functional network data in enable
signal. For registers, this is a clock signal. For latches, this
is the enable signal. This port is always connected.</p>
</li>
<li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__id705d6902-e45d-4821-9f6e-2a5763844770"><p class="p">SET — Functional network control signal
indicating that the inferred sequential model's value should be
set or preset. The functionality of this port is optional and the
port is not connected if there are no inferred set or preset conditions.
This port needs to be modeled active high or active posedge. The
simulator infers the control signal and its polarity and automatically
negates the signal's value when it is connected to the model if
it is active low or active negedge.</p>
</li>
<li class="li" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__idba066c3d-551b-46e4-9033-5b7eb69936f6"><p class="p">RESET — Functional
network control signal indicating that the inferred sequential model's
value should be reset or clear. The functionality of this port is
optional, and the port is not connected if there are no inferred
reset or clear conditions. The simulator infers the control signal
and its polarity and automatically negates the signal's value when
it is connected to the model if it is active low or active negedge.</p>
</li>
</ul>
<p class="p">Power and retention ports may be connected
to an expression involving two or more signals (each). </p>
<div class="section Subsections"><div class="section Subsection" id="id1659c1ad-72dc-47e8-856b-dcf80ceb2b62__id0576dc29-8e7f-4aa2-bc25-e93dafd553c4"><h2 class="title Subheading sectiontitle">Customizing Activity
at Time Zero</h2><p class="p">The default models present in the mtiPA library
are equipped to handle any power aware activity at time zero (0).
However, there may be instances where you want to use your own custom
simulation models for power aware verification. In such cases, if
you require power aware activity at time 0 to be honored then you
need to ensure that your models are equipped to do so.</p>
<p class="p">To utilize time zero corruption through your
own models instead of the default ones (mtiPA) you must add some
extra logic in this model as follows:</p>
<pre class="pre codeblock leveled"><code>parameter int pa_time0param = 0; 
	initial begin 
		#0; 
		if(pa_time0param == 1 &amp;&amp; (PWR === 1'bx || PWR === 1'b0)) 
			-&gt;pa_corrupt_register; 
	end </code></pre><p class="p">The changed models like corrupt.v and upf_retention_ret.v,
and so on, have the same extra logic, as follows: </p>
<pre class="pre codeblock leveled"><code>module CORRUPT(PWR); 
		parameter int pa_time0param = 0; 
		input PWR; 
		event pa_corrupt_register; 
		event pa_release_register; 
 
		initial begin 
			#0; 
			if(pa_time0param == 1 &amp;&amp; (PWR === 1'bx || PWR === 1'b0)) 
				-&gt;pa_corrupt_register; 
			end 
  
		always @(negedge PWR) 
			-&gt; pa_corrupt_register; 
		always @(posedge PWR) 
			-&gt; pa_release_register; 
endmodule  </code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCAppe_ModelConstructionPowerAwareSimulation_id2c35570a.html" title="Power Aware verification uses Verilog behavioral models of power management cells. These models encapsulate the Power Aware behaviors of various types of design state, such as clock-low retention flip-flops and active-high retention latches.">Model Construction for Power Aware Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "pa_user"
                DocTitle = "Power Aware Simulation User's Manual"
                PageTitle = "Model Interface Ports"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_ModelInterfacePorts_id1659c1ad.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Power Aware Simulation User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>