Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 16 21:37:51 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 896 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.466        0.000                      0                 2659        0.040        0.000                      0                 2659        3.000        0.000                       0                   902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          5.466        0.000                      0                 2659        0.173        0.000                      0                 2659        6.642        0.000                       0                   898  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        5.468        0.000                      0                 2659        0.173        0.000                      0                 2659        6.642        0.000                       0                   898  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          5.466        0.000                      0                 2659        0.040        0.000                      0                 2659  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        5.466        0.000                      0                 2659        0.040        0.000                      0                 2659  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.685ns (17.270%)  route 8.072ns (82.730%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.166     9.371    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.685ns (17.508%)  route 7.939ns (82.492%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.033     9.239    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.823    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.685ns (17.485%)  route 7.952ns (82.515%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.046     9.252    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 1.685ns (17.704%)  route 7.833ns (82.296%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.927     9.132    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.824    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 1.685ns (17.728%)  route 7.819ns (82.272%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.913     9.119    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.834    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.390ns (26.966%)  route 6.473ns (73.034%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.518     7.834 r  face/cd_out1/f_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    face/cd_out1/f_i_2__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.993 r  face/cd_out1/f_i_1__0/O[0]
                         net (fo=1, routed)           0.487     8.480    face/cd_out1/f/addr[10]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.256    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.197ns (24.917%)  route 6.620ns (75.083%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.484     7.800 r  face/cd_out1/f_i_2__0/O[3]
                         net (fo=1, routed)           0.634     8.434    face/cd_out1/f/addr[9]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.246    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.835    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.685ns (18.268%)  route 7.539ns (81.732%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.633     8.839    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X15Y95         FDRE                                         r  kbdexport1/cstring_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[29]/Q
                         net (fo=6, routed)           0.107    -0.342    kbdexport1/currentkeyboard[29]
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.846    -0.827    kbdexport1/clk_out_65mhz
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y95         FDSE (Hold_fdse_C_D)         0.059    -0.514    kbdexport1/messageoutarray1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.028%)  route 0.125ns (46.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X13Y96         FDRE                                         r  kbdexport1/cstring_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[126]/Q
                         net (fo=6, routed)           0.125    -0.323    kbdexport1/currentkeyboard[126]
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X13Y98         FDSE (Hold_fdse_C_D)         0.070    -0.502    kbdexport1/messageoutarray3_reg[126]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.674%)  route 0.132ns (48.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.573    -0.591    kbdexport1/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  kbdexport1/cstring_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  kbdexport1/cstring_reg[72]/Q
                         net (fo=6, routed)           0.132    -0.318    kbdexport1/currentkeyboard[72]
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.844    -0.829    kbdexport1/clk_out_65mhz
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.070    -0.505    kbdexport1/messageoutarray3_reg[72]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.877%)  route 0.126ns (47.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.126    -0.327    kbdexport1/currentkeyboard[120]
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X12Y87         FDSE (Hold_fdse_C_D)         0.059    -0.518    kbdexport1/messageoutarray4_reg[120]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.074%)  route 0.114ns (40.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X6Y91          FDRE                                         r  kbdexport1/cstring_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  kbdexport1/cstring_reg[10]/Q
                         net (fo=6, routed)           0.114    -0.285    kbdexport1/currentkeyboard[10]
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.873    -0.800    kbdexport1/clk_out_65mhz
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.066    -0.480    kbdexport1/messageoutarray1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.563    -0.601    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.072    -0.401    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.099    -0.302 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.831    -0.842    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.092    -0.509    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X4Y87          FDRE                                         r  kbdexport1/cstring_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[49]/Q
                         net (fo=6, routed)           0.151    -0.272    kbdexport1/currentkeyboard[49]
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.869    -0.804    kbdexport1/clk_out_65mhz
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X5Y85          FDSE (Hold_fdse_C_D)         0.070    -0.480    kbdexport1/messageoutarray4_reg[49]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.388%)  route 0.127ns (43.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.298    kbdexport1/currentkeyboard[3]
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.845    -0.828    kbdexport1/clk_out_65mhz
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y92         FDSE (Hold_fdse_C_D)         0.059    -0.515    kbdexport1/messageoutarray2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[93]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.016%)  route 0.129ns (43.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.576    -0.588    kbdexport1/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  kbdexport1/cstring_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  kbdexport1/cstring_reg[93]/Q
                         net (fo=6, routed)           0.129    -0.295    kbdexport1/currentkeyboard[93]
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y98         FDSE (Hold_fdse_C_D)         0.059    -0.513    kbdexport1/messageoutarray3_reg[93]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X5Y95          FDRE                                         r  kbdexport1/cstring_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[98]/Q
                         net (fo=6, routed)           0.190    -0.230    kbdexport1/currentkeyboard[98]
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.877    -0.796    kbdexport1/clk_out_65mhz
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.070    -0.451    kbdexport1/messageoutarray4_reg[98]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y35     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_incoming/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.685ns (17.270%)  route 8.072ns (82.730%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.166     9.371    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.840    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.685ns (17.508%)  route 7.939ns (82.492%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.033     9.239    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.825    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.685ns (17.485%)  route 7.952ns (82.515%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.046     9.252    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.840    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 1.685ns (17.704%)  route 7.833ns (82.296%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.927     9.132    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.826    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 1.685ns (17.728%)  route 7.819ns (82.272%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.913     9.119    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.836    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.390ns (26.966%)  route 6.473ns (73.034%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.518     7.834 r  face/cd_out1/f_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    face/cd_out1/f_i_2__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.993 r  face/cd_out1/f_i_1__0/O[0]
                         net (fo=1, routed)           0.487     8.480    face/cd_out1/f/addr[10]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.130    14.827    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.258    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.808    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.197ns (24.917%)  route 6.620ns (75.083%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.484     7.800 r  face/cd_out1/f_i_2__0/O[3]
                         net (fo=1, routed)           0.634     8.434    face/cd_out1/f/addr[9]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.130    14.827    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.248    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.837    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.685ns (18.268%)  route 7.539ns (81.732%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.633     8.839    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.834    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X15Y95         FDRE                                         r  kbdexport1/cstring_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[29]/Q
                         net (fo=6, routed)           0.107    -0.342    kbdexport1/currentkeyboard[29]
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.846    -0.827    kbdexport1/clk_out_65mhz
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y95         FDSE (Hold_fdse_C_D)         0.059    -0.514    kbdexport1/messageoutarray1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.028%)  route 0.125ns (46.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X13Y96         FDRE                                         r  kbdexport1/cstring_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[126]/Q
                         net (fo=6, routed)           0.125    -0.323    kbdexport1/currentkeyboard[126]
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X13Y98         FDSE (Hold_fdse_C_D)         0.070    -0.502    kbdexport1/messageoutarray3_reg[126]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.674%)  route 0.132ns (48.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.573    -0.591    kbdexport1/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  kbdexport1/cstring_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  kbdexport1/cstring_reg[72]/Q
                         net (fo=6, routed)           0.132    -0.318    kbdexport1/currentkeyboard[72]
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.844    -0.829    kbdexport1/clk_out_65mhz
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.070    -0.505    kbdexport1/messageoutarray3_reg[72]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.877%)  route 0.126ns (47.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.126    -0.327    kbdexport1/currentkeyboard[120]
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X12Y87         FDSE (Hold_fdse_C_D)         0.059    -0.518    kbdexport1/messageoutarray4_reg[120]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.074%)  route 0.114ns (40.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X6Y91          FDRE                                         r  kbdexport1/cstring_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  kbdexport1/cstring_reg[10]/Q
                         net (fo=6, routed)           0.114    -0.285    kbdexport1/currentkeyboard[10]
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.873    -0.800    kbdexport1/clk_out_65mhz
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.066    -0.480    kbdexport1/messageoutarray1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.563    -0.601    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.072    -0.401    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.099    -0.302 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.831    -0.842    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.092    -0.509    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X4Y87          FDRE                                         r  kbdexport1/cstring_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[49]/Q
                         net (fo=6, routed)           0.151    -0.272    kbdexport1/currentkeyboard[49]
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.869    -0.804    kbdexport1/clk_out_65mhz
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X5Y85          FDSE (Hold_fdse_C_D)         0.070    -0.480    kbdexport1/messageoutarray4_reg[49]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.388%)  route 0.127ns (43.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.298    kbdexport1/currentkeyboard[3]
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.845    -0.828    kbdexport1/clk_out_65mhz
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y92         FDSE (Hold_fdse_C_D)         0.059    -0.515    kbdexport1/messageoutarray2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[93]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.016%)  route 0.129ns (43.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.576    -0.588    kbdexport1/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  kbdexport1/cstring_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  kbdexport1/cstring_reg[93]/Q
                         net (fo=6, routed)           0.129    -0.295    kbdexport1/currentkeyboard[93]
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y98         FDSE (Hold_fdse_C_D)         0.059    -0.513    kbdexport1/messageoutarray3_reg[93]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X5Y95          FDRE                                         r  kbdexport1/cstring_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[98]/Q
                         net (fo=6, routed)           0.190    -0.230    kbdexport1/currentkeyboard[98]
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.877    -0.796    kbdexport1/clk_out_65mhz
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.070    -0.451    kbdexport1/messageoutarray4_reg[98]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y35     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_incoming/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y76     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.685ns (17.270%)  route 8.072ns (82.730%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.166     9.371    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.685ns (17.508%)  route 7.939ns (82.492%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.033     9.239    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.823    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.685ns (17.485%)  route 7.952ns (82.515%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.046     9.252    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 1.685ns (17.704%)  route 7.833ns (82.296%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.927     9.132    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.824    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 1.685ns (17.728%)  route 7.819ns (82.272%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.913     9.119    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.834    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.390ns (26.966%)  route 6.473ns (73.034%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.518     7.834 r  face/cd_out1/f_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    face/cd_out1/f_i_2__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.993 r  face/cd_out1/f_i_1__0/O[0]
                         net (fo=1, routed)           0.487     8.480    face/cd_out1/f/addr[10]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.256    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.197ns (24.917%)  route 6.620ns (75.083%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.484     7.800 r  face/cd_out1/f_i_2__0/O[3]
                         net (fo=1, routed)           0.634     8.434    face/cd_out1/f/addr[9]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.246    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.835    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.685ns (18.268%)  route 7.539ns (81.732%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.633     8.839    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X15Y95         FDRE                                         r  kbdexport1/cstring_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[29]/Q
                         net (fo=6, routed)           0.107    -0.342    kbdexport1/currentkeyboard[29]
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.846    -0.827    kbdexport1/clk_out_65mhz
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X12Y95         FDSE (Hold_fdse_C_D)         0.059    -0.382    kbdexport1/messageoutarray1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.028%)  route 0.125ns (46.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X13Y96         FDRE                                         r  kbdexport1/cstring_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[126]/Q
                         net (fo=6, routed)           0.125    -0.323    kbdexport1/currentkeyboard[126]
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X13Y98         FDSE (Hold_fdse_C_D)         0.070    -0.370    kbdexport1/messageoutarray3_reg[126]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.674%)  route 0.132ns (48.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.573    -0.591    kbdexport1/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  kbdexport1/cstring_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  kbdexport1/cstring_reg[72]/Q
                         net (fo=6, routed)           0.132    -0.318    kbdexport1/currentkeyboard[72]
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.844    -0.829    kbdexport1/clk_out_65mhz
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.070    -0.373    kbdexport1/messageoutarray3_reg[72]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.877%)  route 0.126ns (47.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.126    -0.327    kbdexport1/currentkeyboard[120]
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X12Y87         FDSE (Hold_fdse_C_D)         0.059    -0.386    kbdexport1/messageoutarray4_reg[120]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.074%)  route 0.114ns (40.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X6Y91          FDRE                                         r  kbdexport1/cstring_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  kbdexport1/cstring_reg[10]/Q
                         net (fo=6, routed)           0.114    -0.285    kbdexport1/currentkeyboard[10]
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.873    -0.800    kbdexport1/clk_out_65mhz
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.132    -0.414    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.066    -0.348    kbdexport1/messageoutarray1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.563    -0.601    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.072    -0.401    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.099    -0.302 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.831    -0.842    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.132    -0.469    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.092    -0.377    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X4Y87          FDRE                                         r  kbdexport1/cstring_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[49]/Q
                         net (fo=6, routed)           0.151    -0.272    kbdexport1/currentkeyboard[49]
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.869    -0.804    kbdexport1/clk_out_65mhz
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X5Y85          FDSE (Hold_fdse_C_D)         0.070    -0.348    kbdexport1/messageoutarray4_reg[49]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.388%)  route 0.127ns (43.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.298    kbdexport1/currentkeyboard[3]
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.845    -0.828    kbdexport1/clk_out_65mhz
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X10Y92         FDSE (Hold_fdse_C_D)         0.059    -0.383    kbdexport1/messageoutarray2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[93]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.016%)  route 0.129ns (43.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.576    -0.588    kbdexport1/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  kbdexport1/cstring_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  kbdexport1/cstring_reg[93]/Q
                         net (fo=6, routed)           0.129    -0.295    kbdexport1/currentkeyboard[93]
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X12Y98         FDSE (Hold_fdse_C_D)         0.059    -0.381    kbdexport1/messageoutarray3_reg[93]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X5Y95          FDRE                                         r  kbdexport1/cstring_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[98]/Q
                         net (fo=6, routed)           0.190    -0.230    kbdexport1/currentkeyboard[98]
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.877    -0.796    kbdexport1/clk_out_65mhz
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.132    -0.389    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.070    -0.319    kbdexport1/messageoutarray4_reg[98]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.685ns (17.270%)  route 8.072ns (82.730%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.166     9.371    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.685ns (17.508%)  route 7.939ns (82.492%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.033     9.239    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.823    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.685ns (17.485%)  route 7.952ns (82.515%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.046     9.252    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.838    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 1.685ns (17.704%)  route 7.833ns (82.296%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.927     9.132    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.824    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 1.685ns (17.728%)  route 7.819ns (82.272%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.913     9.119    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.834    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.390ns (26.966%)  route 6.473ns (73.034%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.518     7.834 r  face/cd_out1/f_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    face/cd_out1/f_i_2__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.993 r  face/cd_out1/f_i_1__0/O[0]
                         net (fo=1, routed)           0.487     8.480    face/cd_out1/f/addr[10]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.256    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out1/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 2.197ns (24.917%)  route 6.620ns (75.083%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 14.670 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.234    -0.383    xvga1/clk_out_65mhz
    SLICE_X32Y101        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.042 f  xvga1/hcount_reg[6]/Q
                         net (fo=92, routed)          2.136     2.094    xvga1/hcount_reg[10]_0[6]
    SLICE_X6Y81          LUT1 (Prop_lut1_I0_O)        0.097     2.191 r  xvga1/font_addr0_carry_i_23__3/O
                         net (fo=1, routed)           0.000     2.191    xvga1/font_addr0_carry_i_23__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.623 r  xvga1/font_addr0_carry_i_11/O[2]
                         net (fo=28, routed)          2.079     4.702    kbdexport1/sel0[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.217     4.919 r  kbdexport1/font_addr0_carry__0_i_9/O
                         net (fo=1, routed)           0.583     5.502    kbdexport1/font_addr0_carry__0_i_9_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.097     5.599 r  kbdexport1/font_addr0_carry__0_i_1__1/O
                         net (fo=4, routed)           0.899     6.498    kbdexport1/rgb_reg[2]_10[1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.097     6.595 r  kbdexport1/font_addr0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     6.595    face/cd_out1/messageoutarray0_reg[5][1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.027 r  face/cd_out1/font_addr0_carry__0/O[2]
                         net (fo=1, routed)           0.289     7.316    face/cd_out1/font_addr0[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.484     7.800 r  face/cd_out1/f_i_2__0/O[3]
                         net (fo=1, routed)           0.634     8.434    face/cd_out1/f/addr[9]
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.190    14.670    face/cd_out1/f/clk
    RAMB18_X0Y34         RAMB18E1                                     r  face/cd_out1/f/B6/CLKARDCLK
                         clock pessimism              0.287    14.958    
                         clock uncertainty           -0.132    14.825    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.246    face/cd_out1/f/B6
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.685ns (17.929%)  route 7.713ns (82.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.807     9.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.835    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.685ns (18.268%)  route 7.539ns (81.732%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.232    -0.385    xvga1/clk_out_65mhz
    SLICE_X34Y100        FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.393     0.008 r  xvga1/hcount_reg[2]/Q
                         net (fo=88, routed)          1.335     1.343    xvga1/hcount_reg[10]_0[2]
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.529     1.872 r  xvga1/font_addr0_carry_i_13__0/O[2]
                         net (fo=1, routed)           1.322     3.194    face/cd_out3/hcount_reg[0]_0[1]
    SLICE_X62Y85         MUXF8 (Prop_muxf8_S_O)       0.339     3.533 r  face/cd_out3/rgb_reg[2]_i_50/O
                         net (fo=1, routed)           1.676     5.208    xvga1/hcount_reg[0]_1
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.230     5.438 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.190     5.629    xvga1/rgb[2]_i_16_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I2_O)        0.097     5.726 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.383     6.109    xvga1/rgb[2]_i_4_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.097     6.206 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.633     8.839    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X15Y95         FDRE                                         r  kbdexport1/cstring_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[29]/Q
                         net (fo=6, routed)           0.107    -0.342    kbdexport1/currentkeyboard[29]
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.846    -0.827    kbdexport1/clk_out_65mhz
    SLICE_X12Y95         FDSE                                         r  kbdexport1/messageoutarray1_reg[29]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X12Y95         FDSE (Hold_fdse_C_D)         0.059    -0.382    kbdexport1/messageoutarray1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.028%)  route 0.125ns (46.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X13Y96         FDRE                                         r  kbdexport1/cstring_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  kbdexport1/cstring_reg[126]/Q
                         net (fo=6, routed)           0.125    -0.323    kbdexport1/currentkeyboard[126]
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X13Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[126]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X13Y98         FDSE (Hold_fdse_C_D)         0.070    -0.370    kbdexport1/messageoutarray3_reg[126]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.674%)  route 0.132ns (48.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.573    -0.591    kbdexport1/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  kbdexport1/cstring_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  kbdexport1/cstring_reg[72]/Q
                         net (fo=6, routed)           0.132    -0.318    kbdexport1/currentkeyboard[72]
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.844    -0.829    kbdexport1/clk_out_65mhz
    SLICE_X13Y88         FDRE                                         r  kbdexport1/messageoutarray3_reg[72]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.070    -0.373    kbdexport1/messageoutarray3_reg[72]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.877%)  route 0.126ns (47.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.126    -0.327    kbdexport1/currentkeyboard[120]
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X12Y87         FDSE                                         r  kbdexport1/messageoutarray4_reg[120]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X12Y87         FDSE (Hold_fdse_C_D)         0.059    -0.386    kbdexport1/messageoutarray4_reg[120]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.074%)  route 0.114ns (40.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X6Y91          FDRE                                         r  kbdexport1/cstring_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  kbdexport1/cstring_reg[10]/Q
                         net (fo=6, routed)           0.114    -0.285    kbdexport1/currentkeyboard[10]
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.873    -0.800    kbdexport1/clk_out_65mhz
    SLICE_X4Y92          FDRE                                         r  kbdexport1/messageoutarray1_reg[10]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.132    -0.414    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.066    -0.348    kbdexport1/messageoutarray1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.563    -0.601    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.072    -0.401    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.099    -0.302 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.831    -0.842    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y73         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.132    -0.469    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.092    -0.377    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X4Y87          FDRE                                         r  kbdexport1/cstring_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[49]/Q
                         net (fo=6, routed)           0.151    -0.272    kbdexport1/currentkeyboard[49]
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.869    -0.804    kbdexport1/clk_out_65mhz
    SLICE_X5Y85          FDSE                                         r  kbdexport1/messageoutarray4_reg[49]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X5Y85          FDSE (Hold_fdse_C_D)         0.070    -0.348    kbdexport1/messageoutarray4_reg[49]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.388%)  route 0.127ns (43.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.575    -0.589    kbdexport1/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.298    kbdexport1/currentkeyboard[3]
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.845    -0.828    kbdexport1/clk_out_65mhz
    SLICE_X10Y92         FDSE                                         r  kbdexport1/messageoutarray2_reg[3]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X10Y92         FDSE (Hold_fdse_C_D)         0.059    -0.383    kbdexport1/messageoutarray2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[93]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.016%)  route 0.129ns (43.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.576    -0.588    kbdexport1/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  kbdexport1/cstring_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  kbdexport1/cstring_reg[93]/Q
                         net (fo=6, routed)           0.129    -0.295    kbdexport1/currentkeyboard[93]
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.847    -0.826    kbdexport1/clk_out_65mhz
    SLICE_X12Y98         FDSE                                         r  kbdexport1/messageoutarray3_reg[93]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X12Y98         FDSE (Hold_fdse_C_D)         0.059    -0.381    kbdexport1/messageoutarray3_reg[93]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X5Y95          FDRE                                         r  kbdexport1/cstring_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[98]/Q
                         net (fo=6, routed)           0.190    -0.230    kbdexport1/currentkeyboard[98]
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=896, routed)         0.877    -0.796    kbdexport1/clk_out_65mhz
    SLICE_X3Y95          FDRE                                         r  kbdexport1/messageoutarray4_reg[98]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.132    -0.389    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.070    -0.319    kbdexport1/messageoutarray4_reg[98]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.089    





