

================================================================
== Vitis HLS Report for 'load_tile_to_stream3'
================================================================
* Date:           Mon Oct 27 20:03:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- InputTileHread   |        ?|        ?|  2 ~ 2939|          -|          -|        ?|        no|
        | + InputTileWread  |        0|     2937|        11|          -|          -|  0 ~ 267|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 14 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 16 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 17 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 18 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c6, i9 %h0_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %w0_c4, i8 %w0_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %tw_eff_loc_i_c2, i8 %p_read_2" [src/srcnn.cpp:92->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 24 'write' 'write_ln92' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln978 = add i9 %h0_read, i9 16" [src/srcnn.cpp:978]   --->   Operation 25 'add' 'add_ln978' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln978, i32 8" [src/srcnn.cpp:978]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%trunc_ln977 = trunc i9 %h0_read" [src/srcnn.cpp:977]   --->   Operation 27 'trunc' 'trunc_ln977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%xor_ln978 = xor i8 %trunc_ln977, i8 255" [src/srcnn.cpp:978]   --->   Operation 28 'xor' 'xor_ln978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln978, i8 16" [src/srcnn.cpp:978]   --->   Operation 29 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w0_cast = zext i8 %w0_read"   --->   Operation 30 'zext' 'w0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%h0_cast4_i = zext i9 %h0_read"   --->   Operation 31 'zext' 'h0_cast4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_pix_i, void @empty_30, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 65025, void @empty_24, void @empty_23, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/srcnn.cpp:97->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 34 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:978]   --->   Operation 35 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln103 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 36 'add' 'add_ln103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln104 = add i10 %h0_cast4_i, i10 1018" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 37 'add' 'add_ln104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i10 %add_ln104" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 38 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.76ns)   --->   "%add_ln110 = add i9 %w0_cast, i9 506" [src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 39 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i9 %add_ln110" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 40 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_cast = zext i8 %p_read_2"   --->   Operation 41 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%add_ln103_1 = add i9 %p_read_cast, i9 12" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 42 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i9 %add_ln110" [src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 43 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln103 = store i9 0, i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 44 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body.i" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 45 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 46 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %py_1" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 47 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%icmp_ln103 = icmp_eq  i9 %py_1, i9 %add_ln103" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 48 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%py_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 49 'add' 'py_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.body.split.i, void %load_tile_to_stream3.exit" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 50 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 51 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %py_1" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 52 'zext' 'zext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%iy = add i11 %sext_ln104, i11 %zext_ln103" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 53 'add' 'iy' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln104_2 = add i10 %add_ln104, i10 %zext_ln104" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 54 'add' 'add_ln104_2' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %iy, i32 10" [src/srcnn.cpp:105->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 55 'bitselect' 'tmp_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.40ns)   --->   "%iy_1 = select i1 %tmp_5, i10 0, i10 %add_ln104_2" [src/srcnn.cpp:105->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 56 'select' 'iy_1' <Predicate = (!icmp_ln103)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i10 %iy_1" [src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 57 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_ugt  i10 %iy_1, i10 254" [src/srcnn.cpp:106->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 58 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.39ns)   --->   "%iy_2 = select i1 %icmp_ln106, i8 254, i8 %trunc_ln104" [src/srcnn.cpp:106->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 59 'select' 'iy_2' <Predicate = (!icmp_ln103)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_2, i10 0" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i18 %shl_ln" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 61 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln113_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_2, i2 0" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 62 'bitconcatenate' 'shl_ln113_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i10 %shl_ln113_1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 63 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%sub_ln113 = sub i19 %zext_ln113, i19 %zext_ln113_1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 64 'sub' 'sub_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i19 %sub_ln113" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 65 'sext' 'sext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln109 = br void %for.body10.i" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 66 'br' 'br_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln998 = ret" [src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 67 'ret' 'ret_ln998' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%px = phi i9 0, void %for.body.split.i, i9 %px_1, void %for.body10.split.i"   --->   Operation 68 'phi' 'px' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %px" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 69 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 267, i64 0"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i9 %px, i9 %add_ln103_1" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 71 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.77ns)   --->   "%px_1 = add i9 %px, i9 1" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 72 'add' 'px_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body10.split.i, void %for.inc22.loopexit.i" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 73 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %px" [src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 74 'zext' 'zext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.77ns)   --->   "%ix = add i11 %sext_ln103, i11 %zext_ln109" [src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 75 'add' 'ix' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln110_2 = add i10 %sext_ln110, i10 %zext_ln110" [src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 76 'add' 'add_ln110_2' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ix, i32 10" [src/srcnn.cpp:111->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 77 'bitselect' 'tmp_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.40ns)   --->   "%ix_1 = select i1 %tmp_6, i10 0, i10 %add_ln110_2" [src/srcnn.cpp:111->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 78 'select' 'ix_1' <Predicate = (!icmp_ln109)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_ugt  i10 %ix_1, i10 254" [src/srcnn.cpp:112->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 79 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%trunc_ln113 = trunc i10 %ix_1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 80 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln112 = select i1 %icmp_ln112, i8 254, i8 %trunc_ln113" [src/srcnn.cpp:112->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 81 'select' 'select_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%shl_ln113_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln112, i2 0" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 82 'bitconcatenate' 'shl_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%zext_ln113_2 = zext i10 %shl_ln113_2" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 83 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln113 = add i20 %sext_ln109, i20 %zext_ln113_2" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 84 'add' 'add_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i20 %add_ln113" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 85 'sext' 'sext_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %sext_ln113_1, i64 %input_ftmap_read" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 86 'add' 'add_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln113_1, i32 2, i32 63" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 87 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i62 %trunc_ln6" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 88 'sext' 'sext_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln113" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 89 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln103 = store i9 %py_2, i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 90 'store' 'store_ln103' <Predicate = (icmp_ln109)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body.i" [src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 91 'br' 'br_ln103' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 92 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 93 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 94 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 95 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 96 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 97 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 98 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 99 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 100 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 101 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.71ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_pix_i, i32 %gmem_in_addr_read" [src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 102 'write' 'write_ln113' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body10.i" [src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985]   --->   Operation 103 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.676ns
The critical path consists of the following:
	wire read operation ('p_read_2') on port 'p_read' [11]  (1.838 ns)
	fifo write operation ('write_ln92', src/srcnn.cpp:92->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'tw_eff_loc_i_c2' (src/srcnn.cpp:92->src/srcnn.cpp:998->src/srcnn.cpp:985) [20]  (1.838 ns)

 <State 2>: 3.243ns
The critical path consists of the following:
	'load' operation ('py', src/srcnn.cpp:103->src/srcnn.cpp:998->src/srcnn.cpp:985) on local variable 'py' [43]  (0.000 ns)
	'add' operation ('add_ln104_2', src/srcnn.cpp:104->src/srcnn.cpp:998->src/srcnn.cpp:985) [52]  (0.787 ns)
	'select' operation ('iy', src/srcnn.cpp:105->src/srcnn.cpp:998->src/srcnn.cpp:985) [54]  (0.403 ns)
	'icmp' operation ('icmp_ln106', src/srcnn.cpp:106->src/srcnn.cpp:998->src/srcnn.cpp:985) [56]  (0.787 ns)
	'select' operation ('iy', src/srcnn.cpp:106->src/srcnn.cpp:998->src/srcnn.cpp:985) [57]  (0.393 ns)
	'sub' operation ('sub_ln113', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [62]  (0.873 ns)

 <State 3>: 3.935ns
The critical path consists of the following:
	'phi' operation ('px') with incoming values : ('px', src/srcnn.cpp:109->src/srcnn.cpp:998->src/srcnn.cpp:985) [66]  (0.000 ns)
	'add' operation ('add_ln110_2', src/srcnn.cpp:110->src/srcnn.cpp:998->src/srcnn.cpp:985) [76]  (0.776 ns)
	'select' operation ('ix', src/srcnn.cpp:111->src/srcnn.cpp:998->src/srcnn.cpp:985) [78]  (0.403 ns)
	'icmp' operation ('icmp_ln112', src/srcnn.cpp:112->src/srcnn.cpp:998->src/srcnn.cpp:985) [79]  (0.787 ns)
	'select' operation ('select_ln112', src/srcnn.cpp:112->src/srcnn.cpp:998->src/srcnn.cpp:985) [81]  (0.000 ns)
	'add' operation ('add_ln113', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [84]  (0.884 ns)
	'add' operation ('add_ln113_1', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [86]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [90]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_in_addr_read', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 'gmem_in' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [91]  (7.300 ns)

 <State 13>: 1.713ns
The critical path consists of the following:
	fifo write operation ('write_ln113', src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) on port 's_pix_i' (src/srcnn.cpp:113->src/srcnn.cpp:998->src/srcnn.cpp:985) [92]  (1.713 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
