var annotated_dup =
[
    [ "gpio_cfg_t", "structgpio__cfg__t.html", "structgpio__cfg__t" ],
    [ "i2cm_req_t", "structi2cm__req.html", "structi2cm__req" ],
    [ "ioman_cfg_t", "structioman__cfg__t.html", "structioman__cfg__t" ],
    [ "ioman_req_t", "unionioman__req__t.html", "unionioman__req__t" ],
    [ "max14690_cfg_t", "structmax14690__cfg__t.html", "structmax14690__cfg__t" ],
    [ "mxc_adc_regs_t", "structmxc__adc__regs__t.html", "structmxc__adc__regs__t" ],
    [ "mxc_aes_mem_regs_t", "structmxc__aes__mem__regs__t.html", "structmxc__aes__mem__regs__t" ],
    [ "mxc_aes_regs_t", "structmxc__aes__regs__t.html", "structmxc__aes__regs__t" ],
    [ "mxc_clkman_regs_t", "structmxc__clkman__regs__t.html", "structmxc__clkman__regs__t" ],
    [ "mxc_crc_data_regs_t", "structmxc__crc__data__regs__t.html", "structmxc__crc__data__regs__t" ],
    [ "mxc_crc_regs_t", "structmxc__crc__regs__t.html", "structmxc__crc__regs__t" ],
    [ "mxc_flc_regs_t", "structmxc__flc__regs__t.html", "structmxc__flc__regs__t" ],
    [ "mxc_gpio_regs_t", "structmxc__gpio__regs__t.html", "structmxc__gpio__regs__t" ],
    [ "mxc_i2cm_fifo_regs_t", "structmxc__i2cm__fifo__regs__t.html", "structmxc__i2cm__fifo__regs__t" ],
    [ "mxc_i2cm_regs_t", "structmxc__i2cm__regs__t.html", "structmxc__i2cm__regs__t" ],
    [ "mxc_i2cs_regs_t", "structmxc__i2cs__regs__t.html", "structmxc__i2cs__regs__t" ],
    [ "mxc_icc_regs_t", "structmxc__icc__regs__t.html", "structmxc__icc__regs__t" ],
    [ "mxc_ioman_ali_ack0_t", "structmxc__ioman__ali__ack0__t.html", "structmxc__ioman__ali__ack0__t" ],
    [ "mxc_ioman_ali_ack1_t", "structmxc__ioman__ali__ack1__t.html", "structmxc__ioman__ali__ack1__t" ],
    [ "mxc_ioman_ali_ack2_t", "structmxc__ioman__ali__ack2__t.html", "structmxc__ioman__ali__ack2__t" ],
    [ "mxc_ioman_ali_req0_t", "structmxc__ioman__ali__req0__t.html", "structmxc__ioman__ali__req0__t" ],
    [ "mxc_ioman_ali_req1_t", "structmxc__ioman__ali__req1__t.html", "structmxc__ioman__ali__req1__t" ],
    [ "mxc_ioman_ali_req2_t", "structmxc__ioman__ali__req2__t.html", "structmxc__ioman__ali__req2__t" ],
    [ "mxc_ioman_i2cm0_ack_t", "structmxc__ioman__i2cm0__ack__t.html", "structmxc__ioman__i2cm0__ack__t" ],
    [ "mxc_ioman_i2cm0_req_t", "structmxc__ioman__i2cm0__req__t.html", "structmxc__ioman__i2cm0__req__t" ],
    [ "mxc_ioman_i2cm1_ack_t", "structmxc__ioman__i2cm1__ack__t.html", "structmxc__ioman__i2cm1__ack__t" ],
    [ "mxc_ioman_i2cm1_req_t", "structmxc__ioman__i2cm1__req__t.html", "structmxc__ioman__i2cm1__req__t" ],
    [ "mxc_ioman_i2cm2_ack_t", "structmxc__ioman__i2cm2__ack__t.html", "structmxc__ioman__i2cm2__ack__t" ],
    [ "mxc_ioman_i2cm2_req_t", "structmxc__ioman__i2cm2__req__t.html", "structmxc__ioman__i2cm2__req__t" ],
    [ "mxc_ioman_i2cs_ack_t", "structmxc__ioman__i2cs__ack__t.html", "structmxc__ioman__i2cs__ack__t" ],
    [ "mxc_ioman_i2cs_req_t", "structmxc__ioman__i2cs__req__t.html", "structmxc__ioman__i2cs__req__t" ],
    [ "mxc_ioman_owm_ack_t", "structmxc__ioman__owm__ack__t.html", "structmxc__ioman__owm__ack__t" ],
    [ "mxc_ioman_owm_req_t", "structmxc__ioman__owm__req__t.html", "structmxc__ioman__owm__req__t" ],
    [ "mxc_ioman_pad_mode_t", "structmxc__ioman__pad__mode__t.html", "structmxc__ioman__pad__mode__t" ],
    [ "mxc_ioman_regs_t", "structmxc__ioman__regs__t.html", "structmxc__ioman__regs__t" ],
    [ "mxc_ioman_spib_ack_t", "structmxc__ioman__spib__ack__t.html", "structmxc__ioman__spib__ack__t" ],
    [ "mxc_ioman_spib_req_t", "structmxc__ioman__spib__req__t.html", "structmxc__ioman__spib__req__t" ],
    [ "mxc_ioman_spim0_ack_t", "structmxc__ioman__spim0__ack__t.html", "structmxc__ioman__spim0__ack__t" ],
    [ "mxc_ioman_spim0_req_t", "structmxc__ioman__spim0__req__t.html", "structmxc__ioman__spim0__req__t" ],
    [ "mxc_ioman_spim1_ack_t", "structmxc__ioman__spim1__ack__t.html", "structmxc__ioman__spim1__ack__t" ],
    [ "mxc_ioman_spim1_req_t", "structmxc__ioman__spim1__req__t.html", "structmxc__ioman__spim1__req__t" ],
    [ "mxc_ioman_spim2_ack_t", "structmxc__ioman__spim2__ack__t.html", "structmxc__ioman__spim2__ack__t" ],
    [ "mxc_ioman_spim2_req_t", "structmxc__ioman__spim2__req__t.html", "structmxc__ioman__spim2__req__t" ],
    [ "mxc_ioman_spis_ack_t", "structmxc__ioman__spis__ack__t.html", "structmxc__ioman__spis__ack__t" ],
    [ "mxc_ioman_spis_req_t", "structmxc__ioman__spis__req__t.html", "structmxc__ioman__spis__req__t" ],
    [ "mxc_ioman_spix_ack_t", "structmxc__ioman__spix__ack__t.html", "structmxc__ioman__spix__ack__t" ],
    [ "mxc_ioman_spix_req_t", "structmxc__ioman__spix__req__t.html", "structmxc__ioman__spix__req__t" ],
    [ "mxc_ioman_uart0_ack_t", "structmxc__ioman__uart0__ack__t.html", "structmxc__ioman__uart0__ack__t" ],
    [ "mxc_ioman_uart0_req_t", "structmxc__ioman__uart0__req__t.html", "structmxc__ioman__uart0__req__t" ],
    [ "mxc_ioman_uart1_ack_t", "structmxc__ioman__uart1__ack__t.html", "structmxc__ioman__uart1__ack__t" ],
    [ "mxc_ioman_uart1_req_t", "structmxc__ioman__uart1__req__t.html", "structmxc__ioman__uart1__req__t" ],
    [ "mxc_ioman_uart2_ack_t", "structmxc__ioman__uart2__ack__t.html", "structmxc__ioman__uart2__ack__t" ],
    [ "mxc_ioman_uart2_req_t", "structmxc__ioman__uart2__req__t.html", "structmxc__ioman__uart2__req__t" ],
    [ "mxc_ioman_uart3_ack_t", "structmxc__ioman__uart3__ack__t.html", "structmxc__ioman__uart3__ack__t" ],
    [ "mxc_ioman_uart3_req_t", "structmxc__ioman__uart3__req__t.html", "structmxc__ioman__uart3__req__t" ],
    [ "mxc_ioman_wud_ack0_t", "structmxc__ioman__wud__ack0__t.html", "structmxc__ioman__wud__ack0__t" ],
    [ "mxc_ioman_wud_ack1_t", "structmxc__ioman__wud__ack1__t.html", "structmxc__ioman__wud__ack1__t" ],
    [ "mxc_ioman_wud_ack2_t", "structmxc__ioman__wud__ack2__t.html", "structmxc__ioman__wud__ack2__t" ],
    [ "mxc_ioman_wud_req0_t", "structmxc__ioman__wud__req0__t.html", "structmxc__ioman__wud__req0__t" ],
    [ "mxc_ioman_wud_req1_t", "structmxc__ioman__wud__req1__t.html", "structmxc__ioman__wud__req1__t" ],
    [ "mxc_ioman_wud_req2_t", "structmxc__ioman__wud__req2__t.html", "structmxc__ioman__wud__req2__t" ],
    [ "mxc_maa_mem_regs_t", "structmxc__maa__mem__regs__t.html", "structmxc__maa__mem__regs__t" ],
    [ "mxc_maa_regs_t", "structmxc__maa__regs__t.html", "structmxc__maa__regs__t" ],
    [ "mxc_owm_regs_t", "structmxc__owm__regs__t.html", "structmxc__owm__regs__t" ],
    [ "mxc_pmu_regs_t", "structmxc__pmu__regs__t.html", "structmxc__pmu__regs__t" ],
    [ "mxc_prng_regs_t", "structmxc__prng__regs__t.html", "structmxc__prng__regs__t" ],
    [ "mxc_pt_regs_t", "structmxc__pt__regs__t.html", "structmxc__pt__regs__t" ],
    [ "mxc_ptg_regs_t", "structmxc__ptg__regs__t.html", "structmxc__ptg__regs__t" ],
    [ "mxc_rtccfg_regs_t", "structmxc__rtccfg__regs__t.html", "structmxc__rtccfg__regs__t" ],
    [ "mxc_rtctmr_regs_t", "structmxc__rtctmr__regs__t.html", "structmxc__rtctmr__regs__t" ],
    [ "mxc_spim_fifo_regs_t", "structmxc__spim__fifo__regs__t.html", "structmxc__spim__fifo__regs__t" ],
    [ "mxc_spim_regs_t", "structmxc__spim__regs__t.html", "structmxc__spim__regs__t" ],
    [ "mxc_spix_regs_t", "structmxc__spix__regs__t.html", "structmxc__spix__regs__t" ],
    [ "mxc_tmr_regs_t", "structmxc__tmr__regs__t.html", "structmxc__tmr__regs__t" ],
    [ "mxc_uart_fifo_regs_t", "structmxc__uart__fifo__regs__t.html", "structmxc__uart__fifo__regs__t" ],
    [ "mxc_uart_regs_t", "structmxc__uart__regs__t.html", "structmxc__uart__regs__t" ],
    [ "mxc_wdt2_regs_t", "structmxc__wdt2__regs__t.html", "structmxc__wdt2__regs__t" ],
    [ "mxc_wdt_regs_t", "structmxc__wdt__regs__t.html", "structmxc__wdt__regs__t" ],
    [ "nhd12832_bitmap_t", "structnhd12832__bitmap__t.html", "structnhd12832__bitmap__t" ],
    [ "owm_cfg_t", "structowm__cfg__t.html", "structowm__cfg__t" ],
    [ "pmu_branch_des_t", "structpmu__branch__des__t.html", "structpmu__branch__des__t" ],
    [ "pmu_jump_des_t", "structpmu__jump__des__t.html", "structpmu__jump__des__t" ],
    [ "pmu_loop_des_t", "structpmu__loop__des__t.html", "structpmu__loop__des__t" ],
    [ "pmu_move_des_t", "structpmu__move__des__t.html", "structpmu__move__des__t" ],
    [ "pmu_poll_des_t", "structpmu__poll__des__t.html", "structpmu__poll__des__t" ],
    [ "pmu_transfer_des_t", "structpmu__transfer__des__t.html", "structpmu__transfer__des__t" ],
    [ "pmu_wait_des_t", "structpmu__wait__des__t.html", "structpmu__wait__des__t" ],
    [ "pmu_write_des_t", "structpmu__write__des__t.html", "structpmu__write__des__t" ],
    [ "pt_pt_cfg_t", "structpt__pt__cfg__t.html", "structpt__pt__cfg__t" ],
    [ "rtc_cfg_t", "structrtc__cfg__t.html", "structrtc__cfg__t" ],
    [ "spim_cfg_t", "structspim__cfg__t.html", "structspim__cfg__t" ],
    [ "spim_req_t", "structspim__req.html", "structspim__req" ],
    [ "spix_fetch_t", "structspix__fetch__t.html", "structspix__fetch__t" ],
    [ "sys_cfg_t", "structsys__cfg__t.html", "structsys__cfg__t" ],
    [ "sys_cfg_wdt_t", "structsys__cfg__wdt__t.html", "structsys__cfg__wdt__t" ],
    [ "tmr16_cfg_t", "structtmr16__cfg__t.html", "structtmr16__cfg__t" ],
    [ "tmr32_cfg_pwm_t", "structtmr32__cfg__pwm__t.html", "structtmr32__cfg__pwm__t" ],
    [ "tmr32_cfg_t", "structtmr32__cfg__t.html", "structtmr32__cfg__t" ],
    [ "uart_cfg_t", "structuart__cfg__t.html", "structuart__cfg__t" ],
    [ "uart_req_t", "structuart__req.html", "structuart__req" ]
];