and r0, r1, r2 
mov r2, r0 
eor r2, r3, r2, asr #7 
mvn r3, r2 
bic r0, r3, r2 
ror r2, r2, r0 
