// Seed: 1095341696
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    input wire id_11,
    output tri id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  generate
    wire id_17;
    assign id_13 = 1'b0;
  endgenerate
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  wire  id_3,
    output wand  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri1  id_7,
    input  uwire id_8
);
  wire id_10, id_11, id_12;
  module_0(
      id_7, id_0, id_2, id_4, id_0, id_3, id_3, id_8, id_4, id_7, id_0, id_1, id_4, id_6, id_3, id_7
  );
endmodule
