digraph "CFG for '_Z8vel_stepP15HIP_vector_typeIfLj4EEPS_IfLj3EEjf' function" {
	label="CFG for '_Z8vel_stepP15HIP_vector_typeIfLj4EEPS_IfLj3EEjf' function";

	Node0x49fbb40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp ugt i32 %13, %2\l  br i1 %14, label %48, label %15\l|{<s0>T|<s1>F}}"];
	Node0x49fbb40:s0 -> Node0x49fd9b0;
	Node0x49fbb40:s1 -> Node0x49fda40;
	Node0x49fda40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = fpext float %18 to double\l  %20 = fmul contract double %19, 5.000000e-01\l  %21 = fpext float %3 to double\l  %22 = fmul contract double %20, %21\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 0\l  %24 = load float, float addrspace(1)* %23, align 16, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fpext float %24 to double\l  %26 = fadd contract double %22, %25\l  %27 = fptrunc double %26 to float\l  store float %27, float addrspace(1)* %23, align 16, !tbaa !7\l  %28 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fpext float %29 to double\l  %31 = fmul contract double %30, 5.000000e-01\l  %32 = fmul contract double %31, %21\l  %33 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 1\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = fpext float %34 to double\l  %36 = fadd contract double %32, %35\l  %37 = fptrunc double %36 to float\l  store float %37, float addrspace(1)* %33, align 4, !tbaa !7\l  %38 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %40 = fpext float %39 to double\l  %41 = fmul contract double %40, 5.000000e-01\l  %42 = fmul contract double %41, %21\l  %43 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 2\l  %44 = load float, float addrspace(1)* %43, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %45 = fpext float %44 to double\l  %46 = fadd contract double %42, %45\l  %47 = fptrunc double %46 to float\l  store float %47, float addrspace(1)* %43, align 8, !tbaa !7\l  br label %48\l}"];
	Node0x49fda40 -> Node0x49fd9b0;
	Node0x49fd9b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
