<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  UVM Internals - Deepdive into uvm_reg_bit_bash_seq · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; .">
<meta name="keywords" content="">

<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="UVM Internals - Deepdive into uvm_reg_bit_bash_seq"/>
<meta name="twitter:description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ."/>

<meta property="og:title" content="UVM Internals - Deepdive into uvm_reg_bit_bash_seq" />
<meta property="og:description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-02-10T00:00:00+00:00" />
<meta property="article:modified_time" content="2023-02-10T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />
<meta property="og:see_also" content="/posts/2023/09/uvm-internals-set_config_int-and-set_config_string/" /><meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/" /><meta property="og:see_also" content="/posts/2023/02/uvm-internals-what-happens-when-you-call-set_auto_predict/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_pool/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_barrier/" />





<link rel="canonical" href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.577e3c5ead537873430da16f0964b754a120fd87c4e2203a00686e7c75b51378.css" integrity="sha256-V348Xq1TeHNDDaFvCWS3VKEg/YfE4iA6AGhufHW1E3g=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">
              UVM Internals - Deepdive into uvm_reg_bit_bash_seq
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2023-02-10T00:00:00Z">
                February 10, 2023
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              3-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/uvm/">UVM</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is a deepdive into <code>uvm_reg_bit_bash_seq</code>. It&rsquo;s one of UVM RAL builtin sequences to test registers. <code>uvm_reg_bit_bash_seq</code> can be used as by setting the <code>model</code> and start the sequence and that&rsquo;s it.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">         seq = uvm_reg_bit_bash_seq::type_id::create(<span style="color:#0ff;font-weight:bold">&#34;seq&#34;</span>,this);
         seq.model = env.regmodel;

         seq.start(null);
         seq.wait_for_sequence_state(FINISHED);
</code></pre></div><p>Starting with <code>body()</code>, it seems <code>reset_blk</code> is empty in <code>src/reg/sequences/uvm_reg_bit_bash_seq.svh</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">
      reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(<span style="color:#0ff;font-weight:bold">&#34;reg_single_bit_bash_seq&#34;</span>);

      this.reset_blk(model);
      model.reset();

      do_block(model);
</code></pre></div><p>The loop works on all registers and calls <code>vm_reg_single_bit_bash_seq</code> on each register</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">   protected virtual <span style="color:#fff;font-weight:bold">task</span> do_block(uvm_reg_block blk);
      uvm_reg regs[<span style="color:#f00">$</span>];
      ...
      ...

      <span style="color:#007f7f">// Iterate over all registers, checking accesses
</span><span style="color:#007f7f"></span>      blk.get_registers(regs, UVM_NO_HIER);
      foreach (regs[i]) <span style="color:#fff;font-weight:bold">begin</span>
         <span style="color:#007f7f">// Registers with some attributes are not to be tested
</span><span style="color:#007f7f"></span>         <span style="color:#fff;font-weight:bold">if</span> (uvm_resource_db#(<span style="color:#fff;font-weight:bold">bit</span>)::get_by_name({<span style="color:#0ff;font-weight:bold">&#34;REG::&#34;</span>,regs[i].get_full_name()},
                                                <span style="color:#0ff;font-weight:bold">&#34;NO_REG_TESTS&#34;</span>, <span style="color:#ff0;font-weight:bold">0</span>) != null ||
	     uvm_resource_db#(<span style="color:#fff;font-weight:bold">bit</span>)::get_by_name({<span style="color:#0ff;font-weight:bold">&#34;REG::&#34;</span>,regs[i].get_full_name()},
                                                <span style="color:#0ff;font-weight:bold">&#34;NO_REG_BIT_BASH_TEST&#34;</span>, <span style="color:#ff0;font-weight:bold">0</span>) != null )
            <span style="color:#fff;font-weight:bold">continue</span>;
         
         reg_seq.rg = regs[i];
         reg_seq.start(null,this);
      <span style="color:#fff;font-weight:bold">end</span>

</code></pre></div><p>And then call <code>do_block</code> recursively</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">      <span style="color:#fff;font-weight:bold">begin</span>
         uvm_reg_block blks[<span style="color:#f00">$</span>];
         
         blk.get_blocks(blks);
         foreach (blks[i]) <span style="color:#fff;font-weight:bold">begin</span>
            do_block(blks[i]);
         <span style="color:#fff;font-weight:bold">end</span>
      <span style="color:#fff;font-weight:bold">end</span>
   <span style="color:#fff;font-weight:bold">endtask</span>: do_block
</code></pre></div><p>Ok, let&rsquo;s look at <code>vm_reg_single_bit_bash_seq</code>. Note there are few knobs to disable the checks in case the user wants to. <code>NO_REG_TESTS</code> is set into the <code>uvm_resource_db</code> for registers that we don&rsquo;t checked.</p>
<p>Surprisingly, <code>body()</code> is well documented with comments (thank you, whoever wrote it!). But to sump, It loops over that fields and bits in each field, Calculate mask based on which bits are writable and then goes these bits and change the value and check the new value.</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"> virtual <span style="color:#fff;font-weight:bold">task</span> body();

      <span style="color:#007f7f">// Registers with some attributes are not to be tested
</span><span style="color:#007f7f"></span>      <span style="color:#fff;font-weight:bold">if</span> (uvm_resource_db#(<span style="color:#fff;font-weight:bold">bit</span>)::get_by_name({<span style="color:#0ff;font-weight:bold">&#34;REG::&#34;</span>,rg.get_full_name()},
                                             <span style="color:#0ff;font-weight:bold">&#34;NO_REG_TESTS&#34;</span>, <span style="color:#ff0;font-weight:bold">0</span>) != null ||
          uvm_resource_db#(<span style="color:#fff;font-weight:bold">bit</span>)::get_by_name({<span style="color:#0ff;font-weight:bold">&#34;REG::&#34;</span>,rg.get_full_name()},
                                             <span style="color:#0ff;font-weight:bold">&#34;NO_REG_BIT_BASH_TEST&#34;</span>, <span style="color:#ff0;font-weight:bold">0</span>) != null )
            <span style="color:#fff;font-weight:bold">return</span>;
      
      n_bits = rg.get_n_bytes() * <span style="color:#ff0;font-weight:bold">8</span>;
         
      <span style="color:#007f7f">// Let&#39;s see what kind of bits we have...
</span><span style="color:#007f7f"></span>      rg.get_fields(fields);
         
      <span style="color:#007f7f">// Registers may be accessible from multiple physical interfaces (maps)
</span><span style="color:#007f7f"></span>      rg.get_maps(maps);
         
      <span style="color:#007f7f">// Bash the bits in the register via each map
</span><span style="color:#007f7f"></span>      foreach (maps[j]) <span style="color:#fff;font-weight:bold">begin</span>
         uvm_status_e status;
         uvm_reg_data_t  val, exp, v;
         <span style="color:#fff;font-weight:bold">int</span> next_lsb;
         
         next_lsb = <span style="color:#ff0;font-weight:bold">0</span>;
         dc_mask  = <span style="color:#ff0;font-weight:bold">0</span>;
         foreach (fields[k]) <span style="color:#fff;font-weight:bold">begin</span>
            <span style="color:#fff;font-weight:bold">int</span> lsb, w, dc;

            dc = (fields[k].get_compare() == UVM_NO_CHECK);
            lsb = fields[k].get_lsb_pos();
            w   = fields[k].get_n_bits();
            <span style="color:#007f7f">// Ignore Write-only fields because
</span><span style="color:#007f7f"></span>            <span style="color:#007f7f">// you are not supposed to read them
</span><span style="color:#007f7f"></span>            <span style="color:#fff;font-weight:bold">case</span> (fields[k].get_access(maps[j]))
             <span style="color:#0ff;font-weight:bold">&#34;WO&#34;</span>, <span style="color:#0ff;font-weight:bold">&#34;WOC&#34;</span>, <span style="color:#0ff;font-weight:bold">&#34;WOS&#34;</span>, <span style="color:#0ff;font-weight:bold">&#34;WO1&#34;</span>: dc = <span style="color:#ff0;font-weight:bold">1</span>;
            <span style="color:#fff;font-weight:bold">endcase</span>
            <span style="color:#007f7f">// Any unused bits on the right side of the LSB?
</span><span style="color:#007f7f"></span>            <span style="color:#fff;font-weight:bold">while</span> (next_lsb &lt; lsb) mode[next_lsb++] = <span style="color:#0ff;font-weight:bold">&#34;RO&#34;</span>;
            
            <span style="color:#fff;font-weight:bold">repeat</span> (w) <span style="color:#fff;font-weight:bold">begin</span>
               mode[next_lsb] = fields[k].get_access(maps[j]);
               dc_mask[next_lsb] = dc;
               next_lsb++;
            <span style="color:#fff;font-weight:bold">end</span>
         <span style="color:#fff;font-weight:bold">end</span>
         <span style="color:#007f7f">// Any unused bits on the left side of the MSB?
</span><span style="color:#007f7f"></span>         <span style="color:#fff;font-weight:bold">while</span> (next_lsb &lt; `UVM_REG_DATA_WIDTH)
            mode[next_lsb++] = <span style="color:#0ff;font-weight:bold">&#34;RO&#34;</span>;
         
         `uvm_info(<span style="color:#0ff;font-weight:bold">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#0ff;font-weight:bold">&#34;Verifying bits in register %s in map </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">...&#34;</span>,
                                    rg.get_full_name(), maps[j].get_full_name()),UVM_LOW);
         
         <span style="color:#007f7f">// Bash the kth bit
</span><span style="color:#007f7f"></span>         <span style="color:#fff;font-weight:bold">for</span> (<span style="color:#fff;font-weight:bold">int</span> k = <span style="color:#ff0;font-weight:bold">0</span>; k &lt; n_bits; k++) <span style="color:#fff;font-weight:bold">begin</span>
            <span style="color:#007f7f">// Cannot test unpredictable bit behavior
</span><span style="color:#007f7f"></span>            <span style="color:#fff;font-weight:bold">if</span> (dc_mask[k]) <span style="color:#fff;font-weight:bold">continue</span>;

            bash_kth_bit(rg, k, mode[k], maps[j], dc_mask);
         <span style="color:#fff;font-weight:bold">end</span>
            
      <span style="color:#fff;font-weight:bold">end</span>
   <span style="color:#fff;font-weight:bold">endtask</span>: body
</code></pre></div><p>In <code>bash_kth_bit</code>, bit is written then read back and finally, The comparison at the end of task reports is there is a mismatch</p>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">   <span style="color:#fff;font-weight:bold">task</span> bash_kth_bit(uvm_reg         rg,
                     <span style="color:#fff;font-weight:bold">int</span>             k,
                     <span style="color:#fff;font-weight:bold">string</span>          mode,
                     uvm_reg_map     map,
                     uvm_reg_data_t  dc_mask);
      uvm_status_e status;
      uvm_reg_data_t  val, exp, v;
      <span style="color:#fff;font-weight:bold">bit</span> bit_val;

      `uvm_info(<span style="color:#0ff;font-weight:bold">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#0ff;font-weight:bold">&#34;...Bashing %s bit #%0d&#34;</span>, mode, k),UVM_HIGH);
      
      <span style="color:#fff;font-weight:bold">repeat</span> (<span style="color:#ff0;font-weight:bold">2</span>) <span style="color:#fff;font-weight:bold">begin</span>
         val = rg.get();
         v   = val;
         exp = val;
         val[k] = ~val[k];
         bit_val = val[k];
         
         rg.write(status, val, UVM_FRONTDOOR, map, this);
         <span style="color:#fff;font-weight:bold">if</span> (status != UVM_IS_OK) <span style="color:#fff;font-weight:bold">begin</span>
            `uvm_error(<span style="color:#0ff;font-weight:bold">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#0ff;font-weight:bold">&#34;Status was %s when writing to register </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold"> through map </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">.&#34;</span>,
                                        status.name(), rg.get_full_name(), map.get_full_name()));
         <span style="color:#fff;font-weight:bold">end</span>
         
         exp = rg.get() &amp; ~dc_mask;
         rg.read(status, val, UVM_FRONTDOOR, map, this);
         <span style="color:#fff;font-weight:bold">if</span> (status != UVM_IS_OK) <span style="color:#fff;font-weight:bold">begin</span>
            `uvm_error(<span style="color:#0ff;font-weight:bold">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#0ff;font-weight:bold">&#34;Status was %s when reading register </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold"> through map </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">.&#34;</span>,
                                        status.name(), rg.get_full_name(), map.get_full_name()));
         <span style="color:#fff;font-weight:bold">end</span>

         val &amp;= ~dc_mask;
         <span style="color:#fff;font-weight:bold">if</span> (val !== exp) <span style="color:#fff;font-weight:bold">begin</span>
            `uvm_error(<span style="color:#0ff;font-weight:bold">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#0ff;font-weight:bold">&#34;Writing a %b in bit #%0d of register </span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold">%s</span><span style="color:#0ff;font-weight:bold">\&#34;</span><span style="color:#0ff;font-weight:bold"> with initial value &#39;h%h yielded &#39;h%h instead of &#39;h%h&#34;</span>,
                                        bit_val, k, rg.get_full_name(), v, val, exp));
         <span style="color:#fff;font-weight:bold">end</span>
      <span style="color:#fff;font-weight:bold">end</span>
   <span style="color:#fff;font-weight:bold">endtask</span>: bash_kth_bit
</code></pre></div>
      </div>


      <footer>
        

<section class="see-also">
  
    
    
    
      <h3 id="see-also-in-uvm-internals">
        See also in UVM Internals
        <a class="heading-link" href="#see-also-in-uvm-internals">
          <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
          <span class="sr-only">Link to heading</span>
        </a>
      </h3>
      <nav>
        <ul>
        
        
          
            <li>
              <a href="/posts/2023/09/uvm-internals-set_config_int-and-set_config_string/">UVM Internals - set_config_int and set_config_string</a>
            </li>
          
        
          
            <li>
              <a href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/">UVM Internals - deepdive into uvm_reg_predictor</a>
            </li>
          
        
          
        
          
            <li>
              <a href="/posts/2023/02/uvm-internals-what-happens-when-you-call-set_auto_predict/">UVM Internals - What happens when you call set_auto_predict</a>
            </li>
          
        
          
            <li>
              <a href="/posts/2023/01/uvm-internals-uvm_pool/">UVM Internals - uvm_pool</a>
            </li>
          
        
          
            <li>
              <a href="/posts/2023/01/uvm-internals-uvm_barrier/">UVM Internals - uvm_barrier</a>
            </li>
          
        
        </ul>
      </nav>
    
  
</section>


        
        
        
        
        

        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2024
    
    ·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    ·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.369d90111ae4409b4e51de5efd23a46b92663fcc82dc9a0efde7f70bffc3f949.js" integrity="sha256-Np2QERrkQJtOUd5e/SOka5JmP8yC3JoO/ef3C//D&#43;Uk="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
