############################################################################
## 
##  Xilinx, Inc. 2006            www.xilinx.com 
##  ÖÜËÄ ÁùÔÂ 11 22:10:02 2015
##  Generated by MIG Version 3.92
##  
############################################################################
##  File name :       mig_mis603.ucf
## 
##  Details :     Constraints file
##                    FPGA family:       spartan6
##                    FPGA:              xc6slx25-ftg256
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Design:            without Test bench
##                    DCM Used:          Enable
##                    Compatible FPGA's: xc6slx16-ftg256
##                    No.Of Memory Controllers: 1
##
############################################################################ 
############################################################################
# VCC AUX VOLTAGE 
############################################################################
CONFIG VCCAUX=3.3; # Valid values are 2.5 and 3.3

############################################################################
# DDR2 requires the MCB to operate in Extended performance mode with higher Vccint
# specification to achieve maximum frequency. Therefore, the following CONFIG constraint
# follows the corresponding GUI option setting. However, DDR3 can operate at higher 
# frequencies with any Vcciint value by operating MCB in extended mode. Please do not
# remove/edit the below constraint to avoid false errors.
############################################################################
CONFIG MCB_PERFORMANCE= EXTENDED;


##################################################################################
# Timing Ignore constraints for paths crossing the clock domain 
##################################################################################
NET  "u_ddr3_mig/memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
NET  "u_ddr3_mig/c?_pll_lock" TIG;
INST "u_ddr3_mig/memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
#Please uncomment the below TIG if used in a design which enables self-refresh mode
#NET "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;
     

############################################################################
## Memory Controller 3                               
## Memory Device: DDR3_SDRAM->MT41J128M16XX-125 
## Frequency: 333.333 MHz
## Time Period: 3000 ps
## Supported Part Numbers: MT41J128M16HA-125
############################################################################

############################################################################
## Clock constraints                                                        
############################################################################
NET "sys_clk_i" TNM_NET = "sys_clk_i";
TIMESPEC TS_sys_clk_i = PERIOD "sys_clk_i" 20 ns HIGH 50 %;
NET "sys_clk_i" 			LOC = A10	| IOSTANDARD = LVCMOS33 ;
NET "sys_rst_i" 			LOC = T8		| IOSTANDARD = LVCMOS33 | PULLUP;
############################################################################

############################################################################
## I/O TERMINATION                                                          
############################################################################
NET "mcb3_dram_dq[*]"                           IN_TERM = NONE;
NET "mcb3_dram_dqs"                             IN_TERM = NONE;
NET "mcb3_dram_dqs_n"                           IN_TERM = NONE;
NET "mcb3_dram_udqs"                            IN_TERM = NONE;
NET "mcb3_dram_udqs_n"                          IN_TERM = NONE;

############################################################################
# I/O STANDARDS 
############################################################################

NET  "mcb3_dram_dq[*]"                           IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_a[*]"                            IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ba[*]"                           IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_dqs"                             IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udqs"                            IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_dqs_n"                           IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udqs_n"                          IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ck"                              IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ck_n"                            IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_cke"                             IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ras_n"                           IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_cas_n"                           IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_we_n"                            IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_odt"                             IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_reset_n"                         IOSTANDARD = LVCMOS15  ;
NET  "mcb3_dram_dm"                              IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udm"                             IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_rzq"                                  IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_zio"                                  IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
############################################################################
# MCB 3
# Pin Location Constraints for Clock, Masks, Address, and Controls
############################################################################

NET  "mcb3_dram_a[0]"                            LOC = "K5" ;
NET  "mcb3_dram_a[10]"                           LOC = "G6" ;
NET  "mcb3_dram_a[11]"                           LOC = "E3" ;
NET  "mcb3_dram_a[12]"                           LOC = "F3" ;
NET  "mcb3_dram_a[13]"                           LOC = "F6" ;
NET  "mcb3_dram_a[1]"                            LOC = "K6" ;
NET  "mcb3_dram_a[2]"                            LOC = "D1" ;
NET  "mcb3_dram_a[3]"                            LOC = "L4" ;
NET  "mcb3_dram_a[4]"                            LOC = "G5" ;
NET  "mcb3_dram_a[5]"                            LOC = "H4" ;
NET  "mcb3_dram_a[6]"                            LOC = "H3" ;
NET  "mcb3_dram_a[7]"                            LOC = "D3" ;
NET  "mcb3_dram_a[8]"                            LOC = "B2" ;
NET  "mcb3_dram_a[9]"                            LOC = "A2" ;
NET  "mcb3_dram_ba[0]"                           LOC = "C3" ;
NET  "mcb3_dram_ba[1]"                           LOC = "C2" ;
NET  "mcb3_dram_ba[2]"                           LOC = "B1" ;
NET  "mcb3_dram_cas_n"                           LOC = "H5" ;
NET  "mcb3_dram_ck"                              LOC = "E2" ;
NET  "mcb3_dram_ck_n"                            LOC = "E1" ;
NET  "mcb3_dram_cke"                             LOC = "F4" ;
NET  "mcb3_dram_dm"                              LOC = "J4" ;
NET  "mcb3_dram_dq[0]"                           LOC = "K2" ;
NET  "mcb3_dram_dq[10]"                          LOC = "M2" ;
NET  "mcb3_dram_dq[11]"                          LOC = "M1" ;
NET  "mcb3_dram_dq[12]"                          LOC = "P2" ;
NET  "mcb3_dram_dq[13]"                          LOC = "P1" ;
NET  "mcb3_dram_dq[14]"                          LOC = "R2" ;
NET  "mcb3_dram_dq[15]"                          LOC = "R1" ;
NET  "mcb3_dram_dq[1]"                           LOC = "K1" ;
NET  "mcb3_dram_dq[2]"                           LOC = "J3" ;
NET  "mcb3_dram_dq[3]"                           LOC = "J1" ;
NET  "mcb3_dram_dq[4]"                           LOC = "F2" ;
NET  "mcb3_dram_dq[5]"                           LOC = "F1" ;
NET  "mcb3_dram_dq[6]"                           LOC = "G3" ;
NET  "mcb3_dram_dq[7]"                           LOC = "G1" ;
NET  "mcb3_dram_dq[8]"                           LOC = "L3" ;
NET  "mcb3_dram_dq[9]"                           LOC = "L1" ;
NET  "mcb3_dram_dqs"                             LOC = "H2" ;
NET  "mcb3_dram_dqs_n"                           LOC = "H1" ;
NET  "mcb3_dram_odt"                             LOC = "L5" ;
NET  "mcb3_dram_ras_n"                           LOC = "J6" ;
NET  "mcb3_dram_reset_n"                         LOC = "E4" ;
NET  "mcb3_dram_udm"                             LOC = "K3" ;
NET  "mcb3_dram_udqs"                            LOC = "N3" ;
NET  "mcb3_dram_udqs_n"                          LOC = "N1" ;
NET  "mcb3_dram_we_n"                            LOC = "C1" ;

##################################################################################
#RZQ is required for all MCB designs.   Do not move the location #
#of this pin for ES devices.For production devices, RZQ can be moved to any #
#valid package pin within the MCB bank.For designs using Calibrated Input Termination, #
#a 2R resistor should be connected between RZQand ground, where R is the desired#
#input termination value.  Otherwise, RZQ should be left as a no-connect (NC) pin.#
##################################################################################
NET  "mcb3_rzq"                                  LOC = "M4" ;
##################################################################################
#ZIO is only required for MCB designs using Calibrated Input Termination.#
#ZIO can be moved to any valid package pin (i.e. bonded IO) within the#
#MCB bank but must be left as a no-connect (NC) pin.#
##################################################################################
NET  "mcb3_zio"                                  LOC = "M5" ;
##################################################################################
##led_1 signal
##################################################################################






NET "A14" 		LOC = A14  	| IOSTANDARD = LVTTL;
NET "C13" 		LOC = C13  	| IOSTANDARD = LVTTL;
NET "B12" 		LOC = B12  	| IOSTANDARD = LVTTL;
NET "C11" 		LOC = C11  	| IOSTANDARD = LVTTL;
NET "B10" 		LOC = B10  	| IOSTANDARD = LVTTL;
NET "C9" 		LOC = C9   	| IOSTANDARD = LVTTL;
NET "B8" 		LOC = B8   	| IOSTANDARD = LVTTL;
NET "C7" 		LOC = C7   	| IOSTANDARD = LVTTL;
NET "B6" 		LOC = B6   	| IOSTANDARD = LVTTL;
NET "B5" 		LOC = B5   	| IOSTANDARD = LVTTL;
NET "E10" 		LOC = E10  	| IOSTANDARD = LVTTL;
NET "E11" 		LOC = E11  	| IOSTANDARD = LVTTL;
NET "F9" 		LOC = F9   	| IOSTANDARD = LVTTL;
NET "C8" 		LOC = C8   	| IOSTANDARD = LVTTL;
NET "E7" 		LOC = E7   	| IOSTANDARD = LVTTL;
NET "F7" 		LOC = F7   	| IOSTANDARD = LVTTL;
NET "D6" 		LOC = D6   	| IOSTANDARD = LVTTL;
NET "M7" 		LOC = M7   	| IOSTANDARD = LVTTL;
NET "N8" 		LOC = N8   	| IOSTANDARD = LVTTL;
NET "P9" 		LOC = P9   	| IOSTANDARD = LVTTL;
NET "T5" 		LOC = T5   	| IOSTANDARD = LVTTL;
NET "T6" 		LOC = T6   	| IOSTANDARD = LVTTL;
NET "N9" 		LOC = N9   	| IOSTANDARD = LVTTL;
NET "L8" 		LOC = L8   	| IOSTANDARD = LVTTL;
NET "L10" 		LOC = L10  	| IOSTANDARD = LVTTL;
NET "P12" 		LOC = P12  	| IOSTANDARD = LVTTL;
NET "R9Led" 		LOC = R9   	| IOSTANDARD = LVTTL;

NET "B14" 		LOC = B14  	| IOSTANDARD = LVTTL;
NET "A13" 		LOC = A13  	| IOSTANDARD = LVTTL;
NET "A12" 		LOC = A12  	| IOSTANDARD = LVTTL;
NET "A11" 		LOC = A11  	| IOSTANDARD = LVTTL;
NET "A9" 		LOC = A9   	| IOSTANDARD = LVTTL;
NET "A8" 		LOC = A8   	| IOSTANDARD = LVTTL;
NET "A7" 		LOC = A7   	| IOSTANDARD = LVTTL;
NET "A6" 		LOC = A6   	| IOSTANDARD = LVTTL;
NET "A5" 		LOC = A5   	| IOSTANDARD = LVTTL;
NET "A4" 		LOC = A4   	| IOSTANDARD = LVTTL;
NET "C10" 		LOC = C10  	| IOSTANDARD = LVTTL;
NET "F10" 		LOC = F10  	| IOSTANDARD = LVTTL;
NET "D9" 		LOC = D9   	| IOSTANDARD = LVTTL;
NET "D8" 		LOC = D8   	| IOSTANDARD = LVTTL;
NET "E6" 		LOC = E6   	| IOSTANDARD = LVTTL;
NET "C6" 		LOC = C6   	| IOSTANDARD = LVTTL;
NET "N6" 		LOC = N6   	| IOSTANDARD = LVTTL;
NET "P6" 		LOC = P6   	| IOSTANDARD = LVTTL;
NET "L7" 		LOC = L7   	| IOSTANDARD = LVTTL;
NET "T4" 		LOC = T4   	| IOSTANDARD = LVTTL;
NET "R5" 		LOC = R5   	| IOSTANDARD = LVTTL;
NET "T7" 		LOC = T7   	| IOSTANDARD = LVTTL;
NET "M9" 		LOC = M9   	| IOSTANDARD = LVTTL;
NET "M10" 		LOC = M10  	| IOSTANDARD = LVTTL;
NET "P11" 		LOC = P11  	| IOSTANDARD = LVTTL;
NET "M11" 		LOC = M11  	| IOSTANDARD = LVTTL;
NET "T9Led" 		LOC = T9   	| IOSTANDARD = LVTTL;

NET "E12" 		LOC = E12  	| IOSTANDARD = LVTTL;
NET "B15" 		LOC = B15  	| IOSTANDARD = LVTTL;
NET "C15" 		LOC = C15  	| IOSTANDARD = LVTTL;
NET "D14" 		LOC = D14  	| IOSTANDARD = LVTTL;
NET "E15" 		LOC = E15  	| IOSTANDARD = LVTTL;
NET "F15" 		LOC = F15  	| IOSTANDARD = LVTTL;
NET "G11" 		LOC = G11  	| IOSTANDARD = LVTTL;
NET "F14" 		LOC = F14  	| IOSTANDARD = LVTTL;
NET "G16" 		LOC = G16  	| IOSTANDARD = LVTTL;
NET "H15" 		LOC = H15  	| IOSTANDARD = LVTTL;
NET "G12" 		LOC = G12  	| IOSTANDARD = LVTTL;
NET "H13" 		LOC = H13  	| IOSTANDARD = LVTTL;
NET "J14" 		LOC = J14  	| IOSTANDARD = LVTTL;
NET "J11" 		LOC = J11  	| IOSTANDARD = LVTTL;
NET "K14" 		LOC = K14  	| IOSTANDARD = LVTTL;
NET "K15" 		LOC = K15  	| IOSTANDARD = LVTTL;
NET "L16" 		LOC = L16  	| IOSTANDARD = LVTTL;
NET "K11" 		LOC = K11  	| IOSTANDARD = LVTTL;
NET "M15" 		LOC = M15  	| IOSTANDARD = LVTTL;
NET "N14" 		LOC = N14  	| IOSTANDARD = LVTTL;
NET "M13" 		LOC = M13  	| IOSTANDARD = LVTTL;
NET "L12" 		LOC = L12  	| IOSTANDARD = LVTTL;
NET "P15" 		LOC = P15  	| IOSTANDARD = LVTTL;
NET "R15" 		LOC = R15  	| IOSTANDARD = LVTTL;
NET "R14" 		LOC = R14  	| IOSTANDARD = LVTTL;
NET "T13" 		LOC = T13  	| IOSTANDARD = LVTTL;
NET "T12" 		LOC = T12  	| IOSTANDARD = LVTTL;

NET "E13" 		LOC = E13  	| IOSTANDARD = LVTTL;
NET "B16" 		LOC = B16  	| IOSTANDARD = LVTTL;
NET "C16" 		LOC = C16  	| IOSTANDARD = LVTTL;
NET "D16" 		LOC = D16  	| IOSTANDARD = LVTTL;
NET "E16" 		LOC = E16  	| IOSTANDARD = LVTTL;
NET "F16" 		LOC = F16  	| IOSTANDARD = LVTTL;
NET "F12" 		LOC = F12  	| IOSTANDARD = LVTTL;
NET "F13" 		LOC = F13  	| IOSTANDARD = LVTTL;
NET "G14" 		LOC = G14  	| IOSTANDARD = LVTTL;
NET "H16" 		LOC = H16  	| IOSTANDARD = LVTTL;
NET "H11" 		LOC = H11  	| IOSTANDARD = LVTTL;
NET "H14" 		LOC = H14  	| IOSTANDARD = LVTTL;
NET "J16" 		LOC = J16  	| IOSTANDARD = LVTTL;
NET "J12" 		LOC = J12  	| IOSTANDARD = LVTTL;
NET "J13" 		LOC = J13  	| IOSTANDARD = LVTTL;
NET "K16" 		LOC = K16  	| IOSTANDARD = LVTTL;
NET "L14" 		LOC = L14  	| IOSTANDARD = LVTTL;
NET "K12" 		LOC = K12  	| IOSTANDARD = LVTTL;
NET "M16" 		LOC = M16  	| IOSTANDARD = LVTTL;
NET "N16" 		LOC = N16  	| IOSTANDARD = LVTTL;
NET "M14" 		LOC = M14  	| IOSTANDARD = LVTTL;
NET "L13" 		LOC = L13  	| IOSTANDARD = LVTTL;
NET "P16" 		LOC = P16  	| IOSTANDARD = LVTTL;
NET "R16" 		LOC = R16  	| IOSTANDARD = LVTTL;
NET "T15" 		LOC = T15  	| IOSTANDARD = LVTTL;
NET "T14" 		LOC = T14  	| IOSTANDARD = LVTTL;
NET "R12" 		LOC = R12  	| IOSTANDARD = LVTTL;


