`timescale 1ns/1ps

`define NON_SEQ   2'd0
`define SEQ   2'd1
`define BUSY   2'd2
`define IDLE   2'd3

`define OKAY 2'b00
`define ERROR 2'b01
`define RETRY 2'b10
`define SPLIT 2'b11

module ahb_slave(
    input clk,
    input hresetn,
    input hsel,
    input hwrite,
    input [2:0] hsize,
    input [2:0] hburst,
    input [1:0] htrans,
    input [31:0] hwdata,
    input [31:0] haddr,

    output reg [31:0] hrdata,
    output reg [1:0] hresp,
    output reg hready
);


reg [7:0] mem [256] = '{default : 12};

/////////////////////////////////////////////

function bit [31:0] single_tr ( input bit [31:0] addr, input bit [2:0] hsize);
    unique case(hsize)
    3'b000: begin 
        mem[addr] = hwdata[7:0];
    end

    3'b001: begin 
        mem[addr] = hwdata[7:0];
        mem[addr+1] = hwdata[15:8];
    end

    3'b010: begin 
        mem[addr] = hwdata[7:0];
        mem[addr + 1] = hwdata [15:8];
        mem[addr+2] = hwdata[23:16];
        mem[addr+3] = hwdata[31:24];
    end
    endcase

    return addr;
endfunction 

function bit [31:0] unincr_wr (input bit [31:0] addr, input bit [2:0] hsize);
    bit [31:0] raddr;

    unique case(hsize) 
        3'b000: begin 
            mem[addr] = hwdata[7:0];
            raddr = addr + 1;
        end
        3'b001: begin 
            mem[addr] = hwdata[7:0];
            mem[addr + 1] = hwdata[15:8];
            raddr = addr + 2;
        end
        3'b010: begin 
            mem[addr] = hwdata[7:0];
            mem[addr + 1] = hwdata[15:8];
            mem[addr+2] = hwdata[23:16];
            mem[addr+3] = hwdata[31:24];
            raddr = addr + 4;
        end
    endcase

    return raddr;

endfunction 

////////////////////////address boundary calculation 

function bit [7:0] boundary (input bit [2:0] hburst, input bit [2:0] hsize);
    bit [7:0] temp;

    unique case(hsize) 
        3'b000: begin 
            unique case(hburst) 
                3'b010: temp = 4 * 1;
                3'b100: temp = 8 * 1;
                3'b110: temp = 16 * 1;
            endcase
        end
        3'b001: begin
            case(hburst)
                3'b010: temp = 4 * 2;
                3'b100: temp = 8 * 2;
                3'b110: temp = 16 * 2;
            endcase
            end
        
        3'b010: begin 
            unique case(hburst) 
                3'b010: temp = 4 * 4;
                3'b100: temp = 8 * 4;
                3'b110: temp = 16 * 4;
            endcase
        end
    endcase

    return temp;

endfunction 

/////////////////////////////wrapping write 

function bit [31:0] wrap_wr (input bit [31:0] addr, input bit [7:0] boundary, input bit [2:0] hsize);
    bit [31:0] addr1, addr2, addr3, addr4;

    unique case(hsize) 
        3'b000: begin 
            mem[addr] = hwdata[7:0];

            if((addr + 1) % boundary == 0)
                addr1 = (addr + 1)- boundary;
            else 
                addr1 = addr + 1;

            return addr1;
        end

         3'b001: begin 
            mem[addr] = hwdata[7:0];

            if((addr+1) % boundary == 0)
                addr1 = (addr + 1)- boundary;
            else 
                addr1 = addr + 1;

            mem[addr1] = hwdata[15:8];

            if((addr1+1) % boundary == 0)
                addr2 = (addr1 + 1)- boundary;
            else 
                addr2 = addr1 + 1;

            return addr2;
        end



         3'b010: begin 
            mem[addr] = hwdata[7:0];

            if((addr+1) % boundary == 0)
                addr1 = (addr + 1)- boundary;
            else 
                addr1 = addr + 1;

            mem[addr1] = hwdata[15:8];

            if((addr1+1) % boundary == 0)
                addr2 = (addr1 + 1)- boundary;
            else 
                addr2 = addr1 + 1;

            mem[addr2] = hwdata[23:16];

            if((addr2+1) % boundary == 0)
                addr3 = (addr2 + 1)- boundary;
            else 
                addr3 = addr2 + 1;

            mem[addr3] = hwdata[23:16];

            if((addr3+1) % boundary == 0)
                addr4 = (addr3 + 1)- boundary;
            else 
                addr4 = addr3 + 1;

            return addr4;

         end

    endcase

endfunction 


//////////////////////////////////////incr wrapping

function bit [31:0] incr_wr(input [31:0] addr, input [2:0] hsize);

    bit [31:0] raddr;

    unique case(hsize) 
        3'b000: begin 
            mem[addr] = hwdata[7:0];
            raddr = addr + 1;
        end

        3'b001: begin 
            mem[addr] = hwdata[7:0];
            mem[addr + 1] = hwdata[15:8];

            raddr = addr + 2;
        end

        3'b010: begin 
            mem[addr] = hwdata[7:0];
            mem[addr + 1] = hwdata[15:8];
            mem[addr + 2] = hwdata[23:16];
            mem[addr + 3] = hwdata[31:24];

            raddr = addr + 4;
        end
    endcase
    return raddr;

endfunction 

/////////////////////single transfer read

function bit [31:0] single_tr_rd (input bit [31:0] addr, input bit [2:0] hsize);
    unique case(hsize) 
        3'b000: begin
            hrdata[7:0] = mem[addr];

        end
        3'b001: begin
            hrdata[7:0] = mem[addr];
            hrdata[15:8] = mem[addr + 1];
        end

        3'b010: begin
            hrdata[7:0] = mem[addr];
            hrdata[15:8] = mem[addr + 1];
            hrdata[23:16] = mem[addr + 2];
            hrdata[31:24] = mem[addr + 3];
        end

    endcase
    return addr;

endfunction 

////////////////////////////////Read for unspecified length

function bit [31:0] unincr_rd (input bit [31:0] addr, input [2:0] hsize);
    bit [31:0] raddr;

    case(hsize)
        3'b000: begin
            hrdata[7:0] = mem[addr];
            raddr = addr + 1;
        end
        3'b001: begin
            hrdata[7:0] = mem[addr];
            hrdata[15:8] = mem[addr + 1];
            raddr = addr + 2;
        end
        3'b010: begin
            hrdata[7:0] = mem[addr];
            hrdata[15:8] = mem[addr + 1];
            hrdata[23:16] = mem[addr + 2];
            hrdata[31:24] = mem[addr + 3];
            raddr = addr + 4;
        end
    endcase

    return addr;

endfunction 

/////////////////////wrap read///////////////////

function bit [31:0] wrap_rd(input bit [31:0] addr, input bit [7:0] boundary, input bit [2:0] hsize);
    bit [31:0] addr1, addr2, addr3, addr4;

    unique case(hsize) 
        3'b000: begin
            hrdata[7:0] = mem[addr];

            if ((addr + 1) % boundary == 0)
                addr1 = (addr + 1) - boundary;
            else
                addr1 = addr + 1;

            return addr1;
        end

        3'b001: begin
            hrdata[7:0] = mem[addr];

            if ((addr + 1) % boundary == 0)
                addr1 = (addr + 1) - boundary;
            else
                addr1 = addr + 1;

            hrdata[15:8] = mem[addr1];

            if ((addr1 + 1) % boundary == 0)
                addr2 = (addr1 + 1) - boundary;
            else
                addr2 = addr1 + 1;

            return addr2;
        end

        3'b010: begin
            hrdata[7:0] = mem[addr];

            if ((addr + 1) % boundary == 0)
                addr1 = (addr + 1) - boundary;
            else
                addr1 = addr + 1;

            hrdata[15:8] = mem[addr1];

            if ((addr1 + 1) % boundary == 0)
                addr2 = (addr1 + 1) - boundary;
            else
                addr2 = addr1 + 1;

            hrdata[23:16] = mem[addr2];

            if ((addr2 + 1) % boundary == 0)
                addr3 = (addr2 + 1) - boundary;
            else
                addr3 = addr2 + 1;

            hrdata[31:24] = mem[addr3];

            if ((addr3 + 1) % boundary == 0)
                addr4 = (addr3 + 1) - boundary;
            else
                addr4 = addr3 + 1;

            return addr4;
        end
    endcase

endfunction 

///////////////////////////////////////incr read

function bit [31:0] incr_rd (input bit [31:0] addr, input bit [2:0] hsize);
        bit [31:0] raddr;

        unique case(hsize) 
            3'b000: begin
                hrdata[7:0] = mem[addr];
                raddr = addr + 1;

            end

            3'b001: begin
                hrdata[7:0] = mem[addr];
                hrdata[15:8] = mem[addr + 1];

                raddr = addr + 2;
            end


            3'b010: begin
                hrdata[7:0] = mem[addr];
                hrdata[15:8] = mem[addr + 1];
                hrdata[23:16] = mem[addr + 2];
                hrdata[31:24] = mem[addr + 3];
                raddr = addr + 4;

            end
        
        endcase

        return raddr;

endfunction 


/////////////////////////////////////////////


typedef enum {idle = 0, check_mode= 1, write = 2, read = 3, addr_decode= 4} state_type;
state_type state , next_state;

always @(posedge clk) begin 
    if(!hresetn) 
        state <= idle;
    else
        state <= next_state;
end


////////////////////////
integer len_count; ///to define the burst length
reg first;
reg [31:0] retaddr;
reg [31:0] next_addr;
reg [7:0] wboundary;

////////////////////////////////

always_comb 
begin 
    case(state)
        idle: begin 
            next_state = check_mode;
            hready = 1'b0;
            len_count = 1'b0;
            first = 0;
            hresp = `OKAY;
        end

        check_mode: begin 
            if(hresetn && hsel && hwrite) begin 
                if(haddr < 256) begin
                    next_state = addr_decode;
                end
                else begin
                    next_state <= idle;
                    hresp = `ERROR;
                end
            end

            else if(hresetn && hsel && !hwrite) begin
                if(haddr < 256) begin
                    next_state = addr_decode;
                end
                else begin 
                    next_state = idle;
                    hresp = `ERROR;
                end

            end
            else begin
                next_state = idle;
            end
        end


        addr_decode : begin
            if(htrans == `NON_SEQ)  begin
                next_addr = haddr;

                if(hwrite)
                    next_state = write;
                else 
                    next_state = read;

            end

            else if(htrans == `SEQ) begin
                next_addr = retaddr;

                if(hwrite)
                    next_state = write;
                else 
                    next_state = read;

            end
        end

        write : begin 
            case(hburst)

                3'b000: begin 
                    retaddr = single_tr(next_addr, hsize);
                    hready = 1'b1;
                    next_state = idle;
                    hresp = `OKAY;
                end

                ///incr of unspecified length
                3'b001: begin 
                    retaddr = unincr_wr(next_addr, hsize);
                    hready = 1'b1;
                    hresp = `OKAY;

                    if(len_count < 32) begin 
                        len_count = len_count + 1;
                        next_state= check_mode;
                    end
                    else begin
                        next_state = idle;
                        len_count = 0;
                    end
                end
                //////4 beat wrapping
                3'b010: begin

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = wrap_wr(next_addr, wboundary, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 2)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end

                ///4 beat incrementing
                3'b011: begin

                    hready = 1'b1;
                    retaddr = incr_wr(next_addr, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 2)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end

                //8 beat wrapping

                3'b100: begin

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = wrap_wr(next_addr, wboundary, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 6)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b101: begin

                    hready = 1'b1;
                    retaddr = incr_wr(next_addr, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 6)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end


                3'b110: begin

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = wrap_wr(next_addr, wboundary, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 14)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b111: begin

                    hready = 1'b1;
                    retaddr = incr_wr(next_addr, hsize);
                    hresp = `OKAY;
                     
                        if(len_count <= 14)
                        begin 
                            len_count = len_count + 1;
                            next_state = check_mode;
                        end
                        else begin 
                            len_count = 0;
                            next_state = idle;
                        end
                end

            endcase

        end

        read: begin
            
            case(hburst) 
                3'b000: begin 
                    retaddr = single_tr_rd(next_addr, hsize);
                    hready = 1'b1;
                    next_state = idle;
                    hresp = `OKAY;
                end

                3'b001: begin 

                    hready = 1'b1;
                    retaddr = unincr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 32) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b010: begin 

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 2) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b011: begin 

                    hready = 1'b1;
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 2) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b100: begin 

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 6) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end


                3'b101: begin 

                    hready = 1'b1;
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 6) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b110: begin 

                    hready = 1'b1;
                    wboundary = boundary(hburst, hsize);
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 14) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

                3'b111: begin 

                    hready = 1'b1;
                    retaddr = incr_rd(next_addr, hsize);
                    hresp = `OKAY;

                        if(len_count < 14) begin
                            len_count = len_count+ 1;
                            next_state = check_mode;
                        end
                        else begin
                            len_count = 0;
                            next_state = idle;
                        end
                end

            endcase
        end

    endcase
end

endmodule





