verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/regfile.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/PC.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/MEM_WBstage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/memory.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/ID_EXEstage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/EXE_MEMstage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/control.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/alu.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab4_codes/pipelined_regfile_5stage.v"
verilog work "TestbenchLab4.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
