
LAB5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d74  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e80  08002e80  00012e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ea4  08002ea4  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08002ea4  08002ea4  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ea4  08002ea4  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ea4  08002ea4  00012ea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ea8  08002ea8  00012ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08002eac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000098  08002f40  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08002f40  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009bb4  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d09  00000000  00000000  00029c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002b980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f0  00000000  00000000  0002c460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016aff  00000000  00000000  0002ce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb9c  00000000  00000000  0004394f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082402  00000000  00000000  0004f4eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d18ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b00  00000000  00000000  000d1940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e68 	.word	0x08002e68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08002e68 	.word	0x08002e68

0800014c <isButtonPressed0>:

int LPress0= NORMAL_STATE;
int countForPressedKey0=200;
int button_flag0=0;

int isButtonPressed0(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button_flag0==1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButtonPressed0+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButtonPressed0+0x16>
		button_flag0=0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButtonPressed0+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButtonPressed0+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	200000b4 	.word	0x200000b4

08000170 <getKeyInput0>:

void getKeyInput0(){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	Key0= Key1;
 8000174:	4b21      	ldr	r3, [pc, #132]	; (80001fc <getKeyInput0+0x8c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a21      	ldr	r2, [pc, #132]	; (8000200 <getKeyInput0+0x90>)
 800017a:	6013      	str	r3, [r2, #0]
	Key1= Key2;
 800017c:	4b21      	ldr	r3, [pc, #132]	; (8000204 <getKeyInput0+0x94>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	4a1e      	ldr	r2, [pc, #120]	; (80001fc <getKeyInput0+0x8c>)
 8000182:	6013      	str	r3, [r2, #0]
	Key2= HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000184:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000188:	481f      	ldr	r0, [pc, #124]	; (8000208 <getKeyInput0+0x98>)
 800018a:	f001 fe41 	bl	8001e10 <HAL_GPIO_ReadPin>
 800018e:	4603      	mov	r3, r0
 8000190:	461a      	mov	r2, r3
 8000192:	4b1c      	ldr	r3, [pc, #112]	; (8000204 <getKeyInput0+0x94>)
 8000194:	601a      	str	r2, [r3, #0]

	if((Key0==Key1)&&(Key1==Key2)){
 8000196:	4b1a      	ldr	r3, [pc, #104]	; (8000200 <getKeyInput0+0x90>)
 8000198:	681a      	ldr	r2, [r3, #0]
 800019a:	4b18      	ldr	r3, [pc, #96]	; (80001fc <getKeyInput0+0x8c>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	429a      	cmp	r2, r3
 80001a0:	d129      	bne.n	80001f6 <getKeyInput0+0x86>
 80001a2:	4b16      	ldr	r3, [pc, #88]	; (80001fc <getKeyInput0+0x8c>)
 80001a4:	681a      	ldr	r2, [r3, #0]
 80001a6:	4b17      	ldr	r3, [pc, #92]	; (8000204 <getKeyInput0+0x94>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	429a      	cmp	r2, r3
 80001ac:	d123      	bne.n	80001f6 <getKeyInput0+0x86>
		if(LPress0!= Key2){
 80001ae:	4b17      	ldr	r3, [pc, #92]	; (800020c <getKeyInput0+0x9c>)
 80001b0:	681a      	ldr	r2, [r3, #0]
 80001b2:	4b14      	ldr	r3, [pc, #80]	; (8000204 <getKeyInput0+0x94>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	429a      	cmp	r2, r3
 80001b8:	d00e      	beq.n	80001d8 <getKeyInput0+0x68>
			LPress0= Key2;
 80001ba:	4b12      	ldr	r3, [pc, #72]	; (8000204 <getKeyInput0+0x94>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <getKeyInput0+0x9c>)
 80001c0:	6013      	str	r3, [r2, #0]
			if(Key2==PRESSED_STATE){
 80001c2:	4b10      	ldr	r3, [pc, #64]	; (8000204 <getKeyInput0+0x94>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d115      	bne.n	80001f6 <getKeyInput0+0x86>
				button_flag0=1;
 80001ca:	4b11      	ldr	r3, [pc, #68]	; (8000210 <getKeyInput0+0xa0>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	601a      	str	r2, [r3, #0]
				countForPressedKey0=200;
 80001d0:	4b10      	ldr	r3, [pc, #64]	; (8000214 <getKeyInput0+0xa4>)
 80001d2:	22c8      	movs	r2, #200	; 0xc8
 80001d4:	601a      	str	r2, [r3, #0]
				LPress0= NORMAL_STATE;
				countForPressedKey0=200;
			}
		}
	}
}
 80001d6:	e00e      	b.n	80001f6 <getKeyInput0+0x86>
			countForPressedKey0--;
 80001d8:	4b0e      	ldr	r3, [pc, #56]	; (8000214 <getKeyInput0+0xa4>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	3b01      	subs	r3, #1
 80001de:	4a0d      	ldr	r2, [pc, #52]	; (8000214 <getKeyInput0+0xa4>)
 80001e0:	6013      	str	r3, [r2, #0]
			if(countForPressedKey0==0){
 80001e2:	4b0c      	ldr	r3, [pc, #48]	; (8000214 <getKeyInput0+0xa4>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d105      	bne.n	80001f6 <getKeyInput0+0x86>
				LPress0= NORMAL_STATE;
 80001ea:	4b08      	ldr	r3, [pc, #32]	; (800020c <getKeyInput0+0x9c>)
 80001ec:	2201      	movs	r2, #1
 80001ee:	601a      	str	r2, [r3, #0]
				countForPressedKey0=200;
 80001f0:	4b08      	ldr	r3, [pc, #32]	; (8000214 <getKeyInput0+0xa4>)
 80001f2:	22c8      	movs	r2, #200	; 0xc8
 80001f4:	601a      	str	r2, [r3, #0]
}
 80001f6:	bf00      	nop
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	20000004 	.word	0x20000004
 8000200:	20000000 	.word	0x20000000
 8000204:	20000008 	.word	0x20000008
 8000208:	40011000 	.word	0x40011000
 800020c:	2000000c 	.word	0x2000000c
 8000210:	200000b4 	.word	0x200000b4
 8000214:	20000010 	.word	0x20000010

08000218 <isButtonPressed1>:

int LPress1= NORMAL_STATE;
int countForPressedKey1=200;
int button_flag1=0;

int isButtonPressed1(){
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	if(button_flag1==1){
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <isButtonPressed1+0x20>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	2b01      	cmp	r3, #1
 8000222:	d104      	bne.n	800022e <isButtonPressed1+0x16>
		button_flag1=0;
 8000224:	4b04      	ldr	r3, [pc, #16]	; (8000238 <isButtonPressed1+0x20>)
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
		return 1;
 800022a:	2301      	movs	r3, #1
 800022c:	e000      	b.n	8000230 <isButtonPressed1+0x18>
	}
	return 0;
 800022e:	2300      	movs	r3, #0
}
 8000230:	4618      	mov	r0, r3
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	200000b8 	.word	0x200000b8

0800023c <getKeyInput1>:

void getKeyInput1(){
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	Key3= Key4;
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <getKeyInput1+0x8c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a21      	ldr	r2, [pc, #132]	; (80002cc <getKeyInput1+0x90>)
 8000246:	6013      	str	r3, [r2, #0]
	Key4= Key5;
 8000248:	4b21      	ldr	r3, [pc, #132]	; (80002d0 <getKeyInput1+0x94>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a1e      	ldr	r2, [pc, #120]	; (80002c8 <getKeyInput1+0x8c>)
 800024e:	6013      	str	r3, [r2, #0]
	Key5= HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14);
 8000250:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000254:	481f      	ldr	r0, [pc, #124]	; (80002d4 <getKeyInput1+0x98>)
 8000256:	f001 fddb 	bl	8001e10 <HAL_GPIO_ReadPin>
 800025a:	4603      	mov	r3, r0
 800025c:	461a      	mov	r2, r3
 800025e:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <getKeyInput1+0x94>)
 8000260:	601a      	str	r2, [r3, #0]

	if((Key3==Key4)&&(Key4==Key5)){
 8000262:	4b1a      	ldr	r3, [pc, #104]	; (80002cc <getKeyInput1+0x90>)
 8000264:	681a      	ldr	r2, [r3, #0]
 8000266:	4b18      	ldr	r3, [pc, #96]	; (80002c8 <getKeyInput1+0x8c>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	429a      	cmp	r2, r3
 800026c:	d129      	bne.n	80002c2 <getKeyInput1+0x86>
 800026e:	4b16      	ldr	r3, [pc, #88]	; (80002c8 <getKeyInput1+0x8c>)
 8000270:	681a      	ldr	r2, [r3, #0]
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <getKeyInput1+0x94>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	429a      	cmp	r2, r3
 8000278:	d123      	bne.n	80002c2 <getKeyInput1+0x86>
		if(LPress1!= Key5){
 800027a:	4b17      	ldr	r3, [pc, #92]	; (80002d8 <getKeyInput1+0x9c>)
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <getKeyInput1+0x94>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	429a      	cmp	r2, r3
 8000284:	d00e      	beq.n	80002a4 <getKeyInput1+0x68>
			LPress1= Key5;
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <getKeyInput1+0x94>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a13      	ldr	r2, [pc, #76]	; (80002d8 <getKeyInput1+0x9c>)
 800028c:	6013      	str	r3, [r2, #0]
			if(Key5==PRESSED_STATE){
 800028e:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <getKeyInput1+0x94>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d115      	bne.n	80002c2 <getKeyInput1+0x86>
				button_flag1=1;
 8000296:	4b11      	ldr	r3, [pc, #68]	; (80002dc <getKeyInput1+0xa0>)
 8000298:	2201      	movs	r2, #1
 800029a:	601a      	str	r2, [r3, #0]
				countForPressedKey1=200;
 800029c:	4b10      	ldr	r3, [pc, #64]	; (80002e0 <getKeyInput1+0xa4>)
 800029e:	22c8      	movs	r2, #200	; 0xc8
 80002a0:	601a      	str	r2, [r3, #0]
				LPress1= NORMAL_STATE;
				countForPressedKey1=200;
			}
		}
	}
}
 80002a2:	e00e      	b.n	80002c2 <getKeyInput1+0x86>
			countForPressedKey1--;
 80002a4:	4b0e      	ldr	r3, [pc, #56]	; (80002e0 <getKeyInput1+0xa4>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	3b01      	subs	r3, #1
 80002aa:	4a0d      	ldr	r2, [pc, #52]	; (80002e0 <getKeyInput1+0xa4>)
 80002ac:	6013      	str	r3, [r2, #0]
			if(countForPressedKey1==0){
 80002ae:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <getKeyInput1+0xa4>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d105      	bne.n	80002c2 <getKeyInput1+0x86>
				LPress1= NORMAL_STATE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <getKeyInput1+0x9c>)
 80002b8:	2201      	movs	r2, #1
 80002ba:	601a      	str	r2, [r3, #0]
				countForPressedKey1=200;
 80002bc:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <getKeyInput1+0xa4>)
 80002be:	22c8      	movs	r2, #200	; 0xc8
 80002c0:	601a      	str	r2, [r3, #0]
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	20000018 	.word	0x20000018
 80002cc:	20000014 	.word	0x20000014
 80002d0:	2000001c 	.word	0x2000001c
 80002d4:	40011000 	.word	0x40011000
 80002d8:	20000020 	.word	0x20000020
 80002dc:	200000b8 	.word	0x200000b8
 80002e0:	20000024 	.word	0x20000024

080002e4 <isButtonPressed2>:

int LPress2= NORMAL_STATE;
int countForPressedKey2=200;
int button_flag2=0;

int isButtonPressed2(){
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	if(button_flag2==1){
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <isButtonPressed2+0x20>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d104      	bne.n	80002fa <isButtonPressed2+0x16>
		button_flag2=0;
 80002f0:	4b04      	ldr	r3, [pc, #16]	; (8000304 <isButtonPressed2+0x20>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
		return 1;
 80002f6:	2301      	movs	r3, #1
 80002f8:	e000      	b.n	80002fc <isButtonPressed2+0x18>
	}
	return 0;
 80002fa:	2300      	movs	r3, #0
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	200000bc 	.word	0x200000bc

08000308 <getKeyInput2>:

void getKeyInput2(){
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
	Key6= Key7;
 800030c:	4b21      	ldr	r3, [pc, #132]	; (8000394 <getKeyInput2+0x8c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a21      	ldr	r2, [pc, #132]	; (8000398 <getKeyInput2+0x90>)
 8000312:	6013      	str	r3, [r2, #0]
	Key7= Key8;
 8000314:	4b21      	ldr	r3, [pc, #132]	; (800039c <getKeyInput2+0x94>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a1e      	ldr	r2, [pc, #120]	; (8000394 <getKeyInput2+0x8c>)
 800031a:	6013      	str	r3, [r2, #0]
	Key8= HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15);
 800031c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000320:	481f      	ldr	r0, [pc, #124]	; (80003a0 <getKeyInput2+0x98>)
 8000322:	f001 fd75 	bl	8001e10 <HAL_GPIO_ReadPin>
 8000326:	4603      	mov	r3, r0
 8000328:	461a      	mov	r2, r3
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <getKeyInput2+0x94>)
 800032c:	601a      	str	r2, [r3, #0]

	if((Key6==Key7)&&(Key7==Key8)){
 800032e:	4b1a      	ldr	r3, [pc, #104]	; (8000398 <getKeyInput2+0x90>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b18      	ldr	r3, [pc, #96]	; (8000394 <getKeyInput2+0x8c>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	429a      	cmp	r2, r3
 8000338:	d129      	bne.n	800038e <getKeyInput2+0x86>
 800033a:	4b16      	ldr	r3, [pc, #88]	; (8000394 <getKeyInput2+0x8c>)
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <getKeyInput2+0x94>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	429a      	cmp	r2, r3
 8000344:	d123      	bne.n	800038e <getKeyInput2+0x86>
		if(LPress2!= Key8){
 8000346:	4b17      	ldr	r3, [pc, #92]	; (80003a4 <getKeyInput2+0x9c>)
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	4b14      	ldr	r3, [pc, #80]	; (800039c <getKeyInput2+0x94>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	429a      	cmp	r2, r3
 8000350:	d00e      	beq.n	8000370 <getKeyInput2+0x68>
			LPress2= Key8;
 8000352:	4b12      	ldr	r3, [pc, #72]	; (800039c <getKeyInput2+0x94>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a13      	ldr	r2, [pc, #76]	; (80003a4 <getKeyInput2+0x9c>)
 8000358:	6013      	str	r3, [r2, #0]
			if(Key8==PRESSED_STATE){
 800035a:	4b10      	ldr	r3, [pc, #64]	; (800039c <getKeyInput2+0x94>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d115      	bne.n	800038e <getKeyInput2+0x86>
				button_flag2=1;
 8000362:	4b11      	ldr	r3, [pc, #68]	; (80003a8 <getKeyInput2+0xa0>)
 8000364:	2201      	movs	r2, #1
 8000366:	601a      	str	r2, [r3, #0]
				countForPressedKey2=200;
 8000368:	4b10      	ldr	r3, [pc, #64]	; (80003ac <getKeyInput2+0xa4>)
 800036a:	22c8      	movs	r2, #200	; 0xc8
 800036c:	601a      	str	r2, [r3, #0]
				LPress2= NORMAL_STATE;
				countForPressedKey2=200;
			}
		}
	}
}
 800036e:	e00e      	b.n	800038e <getKeyInput2+0x86>
			countForPressedKey2--;
 8000370:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <getKeyInput2+0xa4>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	3b01      	subs	r3, #1
 8000376:	4a0d      	ldr	r2, [pc, #52]	; (80003ac <getKeyInput2+0xa4>)
 8000378:	6013      	str	r3, [r2, #0]
			if(countForPressedKey2==0){
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <getKeyInput2+0xa4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d105      	bne.n	800038e <getKeyInput2+0x86>
				LPress2= NORMAL_STATE;
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <getKeyInput2+0x9c>)
 8000384:	2201      	movs	r2, #1
 8000386:	601a      	str	r2, [r3, #0]
				countForPressedKey2=200;
 8000388:	4b08      	ldr	r3, [pc, #32]	; (80003ac <getKeyInput2+0xa4>)
 800038a:	22c8      	movs	r2, #200	; 0xc8
 800038c:	601a      	str	r2, [r3, #0]
}
 800038e:	bf00      	nop
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	2000002c 	.word	0x2000002c
 8000398:	20000028 	.word	0x20000028
 800039c:	20000030 	.word	0x20000030
 80003a0:	40011000 	.word	0x40011000
 80003a4:	20000034 	.word	0x20000034
 80003a8:	200000bc 	.word	0x200000bc
 80003ac:	20000038 	.word	0x20000038

080003b0 <clamp_min1>:

int numRed;
int numGreen;
int numAmber;

static inline int clamp_min1(int v) { return v < 1 ? 1 : v; }
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	bfb8      	it	lt
 80003be:	2301      	movlt	r3, #1
 80003c0:	4618      	mov	r0, r3
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bc80      	pop	{r7}
 80003c8:	4770      	bx	lr

080003ca <clamp_amber>:
static inline int clamp_amber(int v, int maxAmber) {
 80003ca:	b480      	push	{r7}
 80003cc:	b083      	sub	sp, #12
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	6078      	str	r0, [r7, #4]
 80003d2:	6039      	str	r1, [r7, #0]
    if (v > maxAmber) v = maxAmber;
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	683b      	ldr	r3, [r7, #0]
 80003d8:	429a      	cmp	r2, r3
 80003da:	dd01      	ble.n	80003e0 <clamp_amber+0x16>
 80003dc:	683b      	ldr	r3, [r7, #0]
 80003de:	607b      	str	r3, [r7, #4]
    return v < 1 ? 1 : v;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	bfb8      	it	lt
 80003e6:	2301      	movlt	r3, #1
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	370c      	adds	r7, #12
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bc80      	pop	{r7}
 80003f0:	4770      	bx	lr

080003f2 <checkValidTime>:

int checkValidTime(int red, int green, int amber){
 80003f2:	b480      	push	{r7}
 80003f4:	b085      	sub	sp, #20
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	60f8      	str	r0, [r7, #12]
 80003fa:	60b9      	str	r1, [r7, #8]
 80003fc:	607a      	str	r2, [r7, #4]
	if(red== green+ amber) return 1;
 80003fe:	68ba      	ldr	r2, [r7, #8]
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4413      	add	r3, r2
 8000404:	68fa      	ldr	r2, [r7, #12]
 8000406:	429a      	cmp	r2, r3
 8000408:	d101      	bne.n	800040e <checkValidTime+0x1c>
 800040a:	2301      	movs	r3, #1
 800040c:	e000      	b.n	8000410 <checkValidTime+0x1e>
	else return 0;
 800040e:	2300      	movs	r3, #0
}
 8000410:	4618      	mov	r0, r3
 8000412:	3714      	adds	r7, #20
 8000414:	46bd      	mov	sp, r7
 8000416:	bc80      	pop	{r7}
 8000418:	4770      	bx	lr
	...

0800041c <fsm_auto_run>:

void fsm_auto_run() {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	if(checkValidTime(init_numRed, init_numGreen, init_numAmber)){
 8000420:	4b89      	ldr	r3, [pc, #548]	; (8000648 <fsm_auto_run+0x22c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a89      	ldr	r2, [pc, #548]	; (800064c <fsm_auto_run+0x230>)
 8000426:	6811      	ldr	r1, [r2, #0]
 8000428:	4a89      	ldr	r2, [pc, #548]	; (8000650 <fsm_auto_run+0x234>)
 800042a:	6812      	ldr	r2, [r2, #0]
 800042c:	4618      	mov	r0, r3
 800042e:	f7ff ffe0 	bl	80003f2 <checkValidTime>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	f000 8213 	beq.w	8000860 <fsm_auto_run+0x444>
    extern void set_timer0(int ms);
    extern void set_timer3(int ms);

    static int entry_GR = 1, entry_AR = 1, entry_RG = 1, entry_RA = 1;

    switch (state) {
 800043a:	4b86      	ldr	r3, [pc, #536]	; (8000654 <fsm_auto_run+0x238>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	3b01      	subs	r3, #1
 8000440:	2b05      	cmp	r3, #5
 8000442:	f200 8264 	bhi.w	800090e <fsm_auto_run+0x4f2>
 8000446:	a201      	add	r2, pc, #4	; (adr r2, 800044c <fsm_auto_run+0x30>)
 8000448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800044c:	08000465 	.word	0x08000465
 8000450:	080004af 	.word	0x080004af
 8000454:	0800057b 	.word	0x0800057b
 8000458:	0800067d 	.word	0x0800067d
 800045c:	08000749 	.word	0x08000749
 8000460:	08000815 	.word	0x08000815
    case INIT:
        LED_monitor(OFF_STATE);
 8000464:	2004      	movs	r0, #4
 8000466:	f000 fcc7 	bl	8000df8 <LED_monitor>
        LED_monitor2(OFF_STATE);
 800046a:	2004      	movs	r0, #4
 800046c:	f000 fd22 	bl	8000eb4 <LED_monitor2>
        numRed   = init_numRed;
 8000470:	4b75      	ldr	r3, [pc, #468]	; (8000648 <fsm_auto_run+0x22c>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a78      	ldr	r2, [pc, #480]	; (8000658 <fsm_auto_run+0x23c>)
 8000476:	6013      	str	r3, [r2, #0]
        numGreen = init_numGreen;
 8000478:	4b74      	ldr	r3, [pc, #464]	; (800064c <fsm_auto_run+0x230>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a77      	ldr	r2, [pc, #476]	; (800065c <fsm_auto_run+0x240>)
 800047e:	6013      	str	r3, [r2, #0]
        numAmber = init_numAmber;
 8000480:	4b73      	ldr	r3, [pc, #460]	; (8000650 <fsm_auto_run+0x234>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a76      	ldr	r2, [pc, #472]	; (8000660 <fsm_auto_run+0x244>)
 8000486:	6013      	str	r3, [r2, #0]
        state = GREEN_RED;
 8000488:	4b72      	ldr	r3, [pc, #456]	; (8000654 <fsm_auto_run+0x238>)
 800048a:	2202      	movs	r2, #2
 800048c:	601a      	str	r2, [r3, #0]
        entry_GR = entry_AR = entry_RG = entry_RA = 1;
 800048e:	4b75      	ldr	r3, [pc, #468]	; (8000664 <fsm_auto_run+0x248>)
 8000490:	2201      	movs	r2, #1
 8000492:	601a      	str	r2, [r3, #0]
 8000494:	4b73      	ldr	r3, [pc, #460]	; (8000664 <fsm_auto_run+0x248>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a73      	ldr	r2, [pc, #460]	; (8000668 <fsm_auto_run+0x24c>)
 800049a:	6013      	str	r3, [r2, #0]
 800049c:	4b72      	ldr	r3, [pc, #456]	; (8000668 <fsm_auto_run+0x24c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a72      	ldr	r2, [pc, #456]	; (800066c <fsm_auto_run+0x250>)
 80004a2:	6013      	str	r3, [r2, #0]
 80004a4:	4b71      	ldr	r3, [pc, #452]	; (800066c <fsm_auto_run+0x250>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a71      	ldr	r2, [pc, #452]	; (8000670 <fsm_auto_run+0x254>)
 80004aa:	6013      	str	r3, [r2, #0]
        break;
 80004ac:	e238      	b.n	8000920 <fsm_auto_run+0x504>

    case GREEN_RED:
        if (entry_GR) {
 80004ae:	4b70      	ldr	r3, [pc, #448]	; (8000670 <fsm_auto_run+0x254>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d020      	beq.n	80004f8 <fsm_auto_run+0xdc>
            timer0_flag = 0;
 80004b6:	4b6f      	ldr	r3, [pc, #444]	; (8000674 <fsm_auto_run+0x258>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	601a      	str	r2, [r3, #0]
            timer3_flag = 0;
 80004bc:	4b6e      	ldr	r3, [pc, #440]	; (8000678 <fsm_auto_run+0x25c>)
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
            set_timer0(init_numGreen * 1000);
 80004c2:	4b62      	ldr	r3, [pc, #392]	; (800064c <fsm_auto_run+0x230>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004ca:	fb02 f303 	mul.w	r3, r2, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f001 f8be 	bl	8001650 <set_timer0>
            set_timer3(1000);
 80004d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004d8:	f001 f93c 	bl	8001754 <set_timer3>
            numGreen = init_numGreen;
 80004dc:	4b5b      	ldr	r3, [pc, #364]	; (800064c <fsm_auto_run+0x230>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a5e      	ldr	r2, [pc, #376]	; (800065c <fsm_auto_run+0x240>)
 80004e2:	6013      	str	r3, [r2, #0]
            numRed   = init_numGreen + init_numAmber;
 80004e4:	4b59      	ldr	r3, [pc, #356]	; (800064c <fsm_auto_run+0x230>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	4b59      	ldr	r3, [pc, #356]	; (8000650 <fsm_auto_run+0x234>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4413      	add	r3, r2
 80004ee:	4a5a      	ldr	r2, [pc, #360]	; (8000658 <fsm_auto_run+0x23c>)
 80004f0:	6013      	str	r3, [r2, #0]
            entry_GR = 0;
 80004f2:	4b5f      	ldr	r3, [pc, #380]	; (8000670 <fsm_auto_run+0x254>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
        }

        LED_monitor(GREEN);
 80004f8:	2000      	movs	r0, #0
 80004fa:	f000 fc7d 	bl	8000df8 <LED_monitor>
        LED_monitor2(RED);
 80004fe:	2002      	movs	r0, #2
 8000500:	f000 fcd8 	bl	8000eb4 <LED_monitor2>

        if (timer3_flag) {
 8000504:	4b5c      	ldr	r3, [pc, #368]	; (8000678 <fsm_auto_run+0x25c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d018      	beq.n	800053e <fsm_auto_run+0x122>
            timer3_flag = 0; set_timer3(1000);
 800050c:	4b5a      	ldr	r3, [pc, #360]	; (8000678 <fsm_auto_run+0x25c>)
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000516:	f001 f91d 	bl	8001754 <set_timer3>
            if (numGreen > 1) numGreen--;
 800051a:	4b50      	ldr	r3, [pc, #320]	; (800065c <fsm_auto_run+0x240>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	2b01      	cmp	r3, #1
 8000520:	dd04      	ble.n	800052c <fsm_auto_run+0x110>
 8000522:	4b4e      	ldr	r3, [pc, #312]	; (800065c <fsm_auto_run+0x240>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	3b01      	subs	r3, #1
 8000528:	4a4c      	ldr	r2, [pc, #304]	; (800065c <fsm_auto_run+0x240>)
 800052a:	6013      	str	r3, [r2, #0]
            if (numRed   > 1) numRed--;
 800052c:	4b4a      	ldr	r3, [pc, #296]	; (8000658 <fsm_auto_run+0x23c>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b01      	cmp	r3, #1
 8000532:	dd04      	ble.n	800053e <fsm_auto_run+0x122>
 8000534:	4b48      	ldr	r3, [pc, #288]	; (8000658 <fsm_auto_run+0x23c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	3b01      	subs	r3, #1
 800053a:	4a47      	ldr	r2, [pc, #284]	; (8000658 <fsm_auto_run+0x23c>)
 800053c:	6013      	str	r3, [r2, #0]
        }

        displayNumber0(clamp_min1(numGreen));
 800053e:	4b47      	ldr	r3, [pc, #284]	; (800065c <fsm_auto_run+0x240>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff34 	bl	80003b0 <clamp_min1>
 8000548:	4603      	mov	r3, r0
 800054a:	4618      	mov	r0, r3
 800054c:	f000 fbd0 	bl	8000cf0 <displayNumber0>
        displayNumber1(clamp_min1(numRed));
 8000550:	4b41      	ldr	r3, [pc, #260]	; (8000658 <fsm_auto_run+0x23c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff ff2b 	bl	80003b0 <clamp_min1>
 800055a:	4603      	mov	r3, r0
 800055c:	4618      	mov	r0, r3
 800055e:	f000 fc09 	bl	8000d74 <displayNumber1>

        if (timer0_flag) {
 8000562:	4b44      	ldr	r3, [pc, #272]	; (8000674 <fsm_auto_run+0x258>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b00      	cmp	r3, #0
 8000568:	f000 81d3 	beq.w	8000912 <fsm_auto_run+0x4f6>
            state = AMBER_RED;
 800056c:	4b39      	ldr	r3, [pc, #228]	; (8000654 <fsm_auto_run+0x238>)
 800056e:	2203      	movs	r2, #3
 8000570:	601a      	str	r2, [r3, #0]
            entry_AR = 1;
 8000572:	4b3e      	ldr	r3, [pc, #248]	; (800066c <fsm_auto_run+0x250>)
 8000574:	2201      	movs	r2, #1
 8000576:	601a      	str	r2, [r3, #0]
        }
        break;
 8000578:	e1cb      	b.n	8000912 <fsm_auto_run+0x4f6>

    case AMBER_RED:
        if (entry_AR) {
 800057a:	4b3c      	ldr	r3, [pc, #240]	; (800066c <fsm_auto_run+0x250>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d01d      	beq.n	80005be <fsm_auto_run+0x1a2>
            timer0_flag = 0;
 8000582:	4b3c      	ldr	r3, [pc, #240]	; (8000674 <fsm_auto_run+0x258>)
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
            timer3_flag = 0;
 8000588:	4b3b      	ldr	r3, [pc, #236]	; (8000678 <fsm_auto_run+0x25c>)
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
            set_timer0(init_numAmber * 1000);
 800058e:	4b30      	ldr	r3, [pc, #192]	; (8000650 <fsm_auto_run+0x234>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000596:	fb02 f303 	mul.w	r3, r2, r3
 800059a:	4618      	mov	r0, r3
 800059c:	f001 f858 	bl	8001650 <set_timer0>
            set_timer3(1000);
 80005a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a4:	f001 f8d6 	bl	8001754 <set_timer3>
            numAmber = init_numAmber;
 80005a8:	4b29      	ldr	r3, [pc, #164]	; (8000650 <fsm_auto_run+0x234>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2c      	ldr	r2, [pc, #176]	; (8000660 <fsm_auto_run+0x244>)
 80005ae:	6013      	str	r3, [r2, #0]
            numRed   = init_numAmber;
 80005b0:	4b27      	ldr	r3, [pc, #156]	; (8000650 <fsm_auto_run+0x234>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a28      	ldr	r2, [pc, #160]	; (8000658 <fsm_auto_run+0x23c>)
 80005b6:	6013      	str	r3, [r2, #0]
            entry_AR = 0;
 80005b8:	4b2c      	ldr	r3, [pc, #176]	; (800066c <fsm_auto_run+0x250>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
        }

        LED_monitor(YELLOW);
 80005be:	2001      	movs	r0, #1
 80005c0:	f000 fc1a 	bl	8000df8 <LED_monitor>
        LED_monitor2(RED);
 80005c4:	2002      	movs	r0, #2
 80005c6:	f000 fc75 	bl	8000eb4 <LED_monitor2>

        if (timer3_flag) {
 80005ca:	4b2b      	ldr	r3, [pc, #172]	; (8000678 <fsm_auto_run+0x25c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d018      	beq.n	8000604 <fsm_auto_run+0x1e8>
            timer3_flag = 0; set_timer3(1000);
 80005d2:	4b29      	ldr	r3, [pc, #164]	; (8000678 <fsm_auto_run+0x25c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005dc:	f001 f8ba 	bl	8001754 <set_timer3>
            if (numAmber > 1) numAmber--;
 80005e0:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <fsm_auto_run+0x244>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	dd04      	ble.n	80005f2 <fsm_auto_run+0x1d6>
 80005e8:	4b1d      	ldr	r3, [pc, #116]	; (8000660 <fsm_auto_run+0x244>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	4a1c      	ldr	r2, [pc, #112]	; (8000660 <fsm_auto_run+0x244>)
 80005f0:	6013      	str	r3, [r2, #0]
            if (numRed   > 1) numRed--;
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <fsm_auto_run+0x23c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	dd04      	ble.n	8000604 <fsm_auto_run+0x1e8>
 80005fa:	4b17      	ldr	r3, [pc, #92]	; (8000658 <fsm_auto_run+0x23c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	3b01      	subs	r3, #1
 8000600:	4a15      	ldr	r2, [pc, #84]	; (8000658 <fsm_auto_run+0x23c>)
 8000602:	6013      	str	r3, [r2, #0]
        }

        displayNumber0(clamp_amber(numAmber, init_numAmber));
 8000604:	4b16      	ldr	r3, [pc, #88]	; (8000660 <fsm_auto_run+0x244>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a11      	ldr	r2, [pc, #68]	; (8000650 <fsm_auto_run+0x234>)
 800060a:	6812      	ldr	r2, [r2, #0]
 800060c:	4611      	mov	r1, r2
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fedb 	bl	80003ca <clamp_amber>
 8000614:	4603      	mov	r3, r0
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fb6a 	bl	8000cf0 <displayNumber0>
        displayNumber1(clamp_min1(numRed));
 800061c:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <fsm_auto_run+0x23c>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff fec5 	bl	80003b0 <clamp_min1>
 8000626:	4603      	mov	r3, r0
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fba3 	bl	8000d74 <displayNumber1>

        if (timer0_flag) {
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <fsm_auto_run+0x258>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	f000 816f 	beq.w	8000916 <fsm_auto_run+0x4fa>
            state = RED_GREEN;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <fsm_auto_run+0x238>)
 800063a:	2204      	movs	r2, #4
 800063c:	601a      	str	r2, [r3, #0]
            entry_RG = 1;
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <fsm_auto_run+0x24c>)
 8000640:	2201      	movs	r2, #1
 8000642:	601a      	str	r2, [r3, #0]
        }
        break;
 8000644:	e167      	b.n	8000916 <fsm_auto_run+0x4fa>
 8000646:	bf00      	nop
 8000648:	2000003c 	.word	0x2000003c
 800064c:	20000040 	.word	0x20000040
 8000650:	20000044 	.word	0x20000044
 8000654:	200000c0 	.word	0x200000c0
 8000658:	20000110 	.word	0x20000110
 800065c:	2000010c 	.word	0x2000010c
 8000660:	20000114 	.word	0x20000114
 8000664:	20000048 	.word	0x20000048
 8000668:	2000004c 	.word	0x2000004c
 800066c:	20000050 	.word	0x20000050
 8000670:	20000054 	.word	0x20000054
 8000674:	200000ec 	.word	0x200000ec
 8000678:	20000104 	.word	0x20000104


    case RED_GREEN:
        if (entry_RG) {
 800067c:	4ba9      	ldr	r3, [pc, #676]	; (8000924 <fsm_auto_run+0x508>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d020      	beq.n	80006c6 <fsm_auto_run+0x2aa>
            timer0_flag = 0;
 8000684:	4ba8      	ldr	r3, [pc, #672]	; (8000928 <fsm_auto_run+0x50c>)
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
            timer3_flag = 0;
 800068a:	4ba8      	ldr	r3, [pc, #672]	; (800092c <fsm_auto_run+0x510>)
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
            set_timer0(init_numGreen * 1000);
 8000690:	4ba7      	ldr	r3, [pc, #668]	; (8000930 <fsm_auto_run+0x514>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000698:	fb02 f303 	mul.w	r3, r2, r3
 800069c:	4618      	mov	r0, r3
 800069e:	f000 ffd7 	bl	8001650 <set_timer0>
            set_timer3(1000);
 80006a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006a6:	f001 f855 	bl	8001754 <set_timer3>
            numGreen = init_numGreen;
 80006aa:	4ba1      	ldr	r3, [pc, #644]	; (8000930 <fsm_auto_run+0x514>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4aa1      	ldr	r2, [pc, #644]	; (8000934 <fsm_auto_run+0x518>)
 80006b0:	6013      	str	r3, [r2, #0]
            numRed   = init_numGreen + init_numAmber;
 80006b2:	4b9f      	ldr	r3, [pc, #636]	; (8000930 <fsm_auto_run+0x514>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4ba0      	ldr	r3, [pc, #640]	; (8000938 <fsm_auto_run+0x51c>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4413      	add	r3, r2
 80006bc:	4a9f      	ldr	r2, [pc, #636]	; (800093c <fsm_auto_run+0x520>)
 80006be:	6013      	str	r3, [r2, #0]
            entry_RG = 0;
 80006c0:	4b98      	ldr	r3, [pc, #608]	; (8000924 <fsm_auto_run+0x508>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
        }

        LED_monitor(RED);
 80006c6:	2002      	movs	r0, #2
 80006c8:	f000 fb96 	bl	8000df8 <LED_monitor>
        LED_monitor2(GREEN);
 80006cc:	2000      	movs	r0, #0
 80006ce:	f000 fbf1 	bl	8000eb4 <LED_monitor2>

        if (timer3_flag) {
 80006d2:	4b96      	ldr	r3, [pc, #600]	; (800092c <fsm_auto_run+0x510>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d018      	beq.n	800070c <fsm_auto_run+0x2f0>
            timer3_flag = 0; set_timer3(1000);
 80006da:	4b94      	ldr	r3, [pc, #592]	; (800092c <fsm_auto_run+0x510>)
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006e4:	f001 f836 	bl	8001754 <set_timer3>
            if (numGreen > 1) numGreen--;
 80006e8:	4b92      	ldr	r3, [pc, #584]	; (8000934 <fsm_auto_run+0x518>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	dd04      	ble.n	80006fa <fsm_auto_run+0x2de>
 80006f0:	4b90      	ldr	r3, [pc, #576]	; (8000934 <fsm_auto_run+0x518>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	3b01      	subs	r3, #1
 80006f6:	4a8f      	ldr	r2, [pc, #572]	; (8000934 <fsm_auto_run+0x518>)
 80006f8:	6013      	str	r3, [r2, #0]
            if (numRed   > 1) numRed--;
 80006fa:	4b90      	ldr	r3, [pc, #576]	; (800093c <fsm_auto_run+0x520>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	dd04      	ble.n	800070c <fsm_auto_run+0x2f0>
 8000702:	4b8e      	ldr	r3, [pc, #568]	; (800093c <fsm_auto_run+0x520>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	3b01      	subs	r3, #1
 8000708:	4a8c      	ldr	r2, [pc, #560]	; (800093c <fsm_auto_run+0x520>)
 800070a:	6013      	str	r3, [r2, #0]
        }

        displayNumber0(clamp_min1(numRed));
 800070c:	4b8b      	ldr	r3, [pc, #556]	; (800093c <fsm_auto_run+0x520>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff fe4d 	bl	80003b0 <clamp_min1>
 8000716:	4603      	mov	r3, r0
 8000718:	4618      	mov	r0, r3
 800071a:	f000 fae9 	bl	8000cf0 <displayNumber0>
        displayNumber1(clamp_min1(numGreen));
 800071e:	4b85      	ldr	r3, [pc, #532]	; (8000934 <fsm_auto_run+0x518>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff fe44 	bl	80003b0 <clamp_min1>
 8000728:	4603      	mov	r3, r0
 800072a:	4618      	mov	r0, r3
 800072c:	f000 fb22 	bl	8000d74 <displayNumber1>

        if (timer0_flag) {
 8000730:	4b7d      	ldr	r3, [pc, #500]	; (8000928 <fsm_auto_run+0x50c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	f000 80f0 	beq.w	800091a <fsm_auto_run+0x4fe>
            state = RED_AMBER;
 800073a:	4b81      	ldr	r3, [pc, #516]	; (8000940 <fsm_auto_run+0x524>)
 800073c:	2205      	movs	r2, #5
 800073e:	601a      	str	r2, [r3, #0]
            entry_RA = 1;
 8000740:	4b80      	ldr	r3, [pc, #512]	; (8000944 <fsm_auto_run+0x528>)
 8000742:	2201      	movs	r2, #1
 8000744:	601a      	str	r2, [r3, #0]
        }
        break;
 8000746:	e0e8      	b.n	800091a <fsm_auto_run+0x4fe>


    case RED_AMBER:
        if (entry_RA) {
 8000748:	4b7e      	ldr	r3, [pc, #504]	; (8000944 <fsm_auto_run+0x528>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d01d      	beq.n	800078c <fsm_auto_run+0x370>
            timer0_flag = 0;
 8000750:	4b75      	ldr	r3, [pc, #468]	; (8000928 <fsm_auto_run+0x50c>)
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
            timer3_flag = 0;
 8000756:	4b75      	ldr	r3, [pc, #468]	; (800092c <fsm_auto_run+0x510>)
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
            set_timer0(init_numAmber * 1000);
 800075c:	4b76      	ldr	r3, [pc, #472]	; (8000938 <fsm_auto_run+0x51c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000764:	fb02 f303 	mul.w	r3, r2, r3
 8000768:	4618      	mov	r0, r3
 800076a:	f000 ff71 	bl	8001650 <set_timer0>
            set_timer3(1000);
 800076e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000772:	f000 ffef 	bl	8001754 <set_timer3>
            numAmber = init_numAmber;
 8000776:	4b70      	ldr	r3, [pc, #448]	; (8000938 <fsm_auto_run+0x51c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a73      	ldr	r2, [pc, #460]	; (8000948 <fsm_auto_run+0x52c>)
 800077c:	6013      	str	r3, [r2, #0]
            numRed   = init_numAmber;
 800077e:	4b6e      	ldr	r3, [pc, #440]	; (8000938 <fsm_auto_run+0x51c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a6e      	ldr	r2, [pc, #440]	; (800093c <fsm_auto_run+0x520>)
 8000784:	6013      	str	r3, [r2, #0]
            entry_RA = 0;
 8000786:	4b6f      	ldr	r3, [pc, #444]	; (8000944 <fsm_auto_run+0x528>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
        }

        LED_monitor(RED);
 800078c:	2002      	movs	r0, #2
 800078e:	f000 fb33 	bl	8000df8 <LED_monitor>
        LED_monitor2(YELLOW);
 8000792:	2001      	movs	r0, #1
 8000794:	f000 fb8e 	bl	8000eb4 <LED_monitor2>

        if (timer3_flag) {
 8000798:	4b64      	ldr	r3, [pc, #400]	; (800092c <fsm_auto_run+0x510>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d018      	beq.n	80007d2 <fsm_auto_run+0x3b6>
            timer3_flag = 0; set_timer3(1000);
 80007a0:	4b62      	ldr	r3, [pc, #392]	; (800092c <fsm_auto_run+0x510>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007aa:	f000 ffd3 	bl	8001754 <set_timer3>
            if (numAmber > 1) numAmber--;
 80007ae:	4b66      	ldr	r3, [pc, #408]	; (8000948 <fsm_auto_run+0x52c>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	dd04      	ble.n	80007c0 <fsm_auto_run+0x3a4>
 80007b6:	4b64      	ldr	r3, [pc, #400]	; (8000948 <fsm_auto_run+0x52c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	4a62      	ldr	r2, [pc, #392]	; (8000948 <fsm_auto_run+0x52c>)
 80007be:	6013      	str	r3, [r2, #0]
            if (numRed   > 1) numRed--;
 80007c0:	4b5e      	ldr	r3, [pc, #376]	; (800093c <fsm_auto_run+0x520>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	dd04      	ble.n	80007d2 <fsm_auto_run+0x3b6>
 80007c8:	4b5c      	ldr	r3, [pc, #368]	; (800093c <fsm_auto_run+0x520>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	4a5b      	ldr	r2, [pc, #364]	; (800093c <fsm_auto_run+0x520>)
 80007d0:	6013      	str	r3, [r2, #0]
        }

        displayNumber0(clamp_min1(numRed));
 80007d2:	4b5a      	ldr	r3, [pc, #360]	; (800093c <fsm_auto_run+0x520>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff fdea 	bl	80003b0 <clamp_min1>
 80007dc:	4603      	mov	r3, r0
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 fa86 	bl	8000cf0 <displayNumber0>
        displayNumber1(clamp_amber(numAmber, init_numAmber));
 80007e4:	4b58      	ldr	r3, [pc, #352]	; (8000948 <fsm_auto_run+0x52c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a53      	ldr	r2, [pc, #332]	; (8000938 <fsm_auto_run+0x51c>)
 80007ea:	6812      	ldr	r2, [r2, #0]
 80007ec:	4611      	mov	r1, r2
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff fdeb 	bl	80003ca <clamp_amber>
 80007f4:	4603      	mov	r3, r0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f000 fabc 	bl	8000d74 <displayNumber1>

        if (timer0_flag) {
 80007fc:	4b4a      	ldr	r3, [pc, #296]	; (8000928 <fsm_auto_run+0x50c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	f000 808c 	beq.w	800091e <fsm_auto_run+0x502>
            state = GREEN_RED;
 8000806:	4b4e      	ldr	r3, [pc, #312]	; (8000940 <fsm_auto_run+0x524>)
 8000808:	2202      	movs	r2, #2
 800080a:	601a      	str	r2, [r3, #0]
            entry_GR = 1;
 800080c:	4b4f      	ldr	r3, [pc, #316]	; (800094c <fsm_auto_run+0x530>)
 800080e:	2201      	movs	r2, #1
 8000810:	601a      	str	r2, [r3, #0]
        }
        break;
 8000812:	e084      	b.n	800091e <fsm_auto_run+0x502>

    case NOT_AUTO:
        HAL_GPIO_WritePin(LED_RED0_GPIO_Port,    LED_RED0_Pin,    GPIO_PIN_SET);
 8000814:	2201      	movs	r2, #1
 8000816:	2140      	movs	r1, #64	; 0x40
 8000818:	484d      	ldr	r0, [pc, #308]	; (8000950 <fsm_auto_run+0x534>)
 800081a:	f001 fb10 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port,  LED_GREEN0_Pin,  GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000824:	484a      	ldr	r0, [pc, #296]	; (8000950 <fsm_auto_run+0x534>)
 8000826:	f001 fb0a 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_SET);
 800082a:	2201      	movs	r2, #1
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	4848      	ldr	r0, [pc, #288]	; (8000950 <fsm_auto_run+0x534>)
 8000830:	f001 fb05 	bl	8001e3e <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(LED_RED1_GPIO_Port,    LED_RED1_Pin,    GPIO_PIN_SET);
 8000834:	2201      	movs	r2, #1
 8000836:	f44f 7100 	mov.w	r1, #512	; 0x200
 800083a:	4845      	ldr	r0, [pc, #276]	; (8000950 <fsm_auto_run+0x534>)
 800083c:	f001 faff 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port,  LED_GREEN1_Pin,  GPIO_PIN_SET);
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000846:	4842      	ldr	r0, [pc, #264]	; (8000950 <fsm_auto_run+0x534>)
 8000848:	f001 faf9 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 800084c:	2201      	movs	r2, #1
 800084e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000852:	483f      	ldr	r0, [pc, #252]	; (8000950 <fsm_auto_run+0x534>)
 8000854:	f001 faf3 	bl	8001e3e <HAL_GPIO_WritePin>

        state = NOTHING;
 8000858:	4b39      	ldr	r3, [pc, #228]	; (8000940 <fsm_auto_run+0x524>)
 800085a:	2207      	movs	r2, #7
 800085c:	601a      	str	r2, [r3, #0]
        break;
 800085e:	e05f      	b.n	8000920 <fsm_auto_run+0x504>

    default:
        break;
    }}
	else {
		if(mode_choose){
 8000860:	4b3c      	ldr	r3, [pc, #240]	; (8000954 <fsm_auto_run+0x538>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d029      	beq.n	80008bc <fsm_auto_run+0x4a0>
			if(!set){
 8000868:	4b3b      	ldr	r3, [pc, #236]	; (8000958 <fsm_auto_run+0x53c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d157      	bne.n	8000920 <fsm_auto_run+0x504>
		        HAL_GPIO_WritePin(LED_RED0_GPIO_Port,    LED_RED0_Pin,    GPIO_PIN_SET);
 8000870:	2201      	movs	r2, #1
 8000872:	2140      	movs	r1, #64	; 0x40
 8000874:	4836      	ldr	r0, [pc, #216]	; (8000950 <fsm_auto_run+0x534>)
 8000876:	f001 fae2 	bl	8001e3e <HAL_GPIO_WritePin>
		        HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port,  LED_GREEN0_Pin,  GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000880:	4833      	ldr	r0, [pc, #204]	; (8000950 <fsm_auto_run+0x534>)
 8000882:	f001 fadc 	bl	8001e3e <HAL_GPIO_WritePin>
		        HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	4831      	ldr	r0, [pc, #196]	; (8000950 <fsm_auto_run+0x534>)
 800088c:	f001 fad7 	bl	8001e3e <HAL_GPIO_WritePin>

		        HAL_GPIO_WritePin(LED_RED1_GPIO_Port,    LED_RED1_Pin,    GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000896:	482e      	ldr	r0, [pc, #184]	; (8000950 <fsm_auto_run+0x534>)
 8000898:	f001 fad1 	bl	8001e3e <HAL_GPIO_WritePin>
		        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port,  LED_GREEN1_Pin,  GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a2:	482b      	ldr	r0, [pc, #172]	; (8000950 <fsm_auto_run+0x534>)
 80008a4:	f001 facb 	bl	8001e3e <HAL_GPIO_WritePin>
		        HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ae:	4828      	ldr	r0, [pc, #160]	; (8000950 <fsm_auto_run+0x534>)
 80008b0:	f001 fac5 	bl	8001e3e <HAL_GPIO_WritePin>
		        set=1;
 80008b4:	4b28      	ldr	r3, [pc, #160]	; (8000958 <fsm_auto_run+0x53c>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	601a      	str	r2, [r3, #0]
        displayNumber0(88);
        displayNumber1(88);
		}

	}
}
 80008ba:	e031      	b.n	8000920 <fsm_auto_run+0x504>
        HAL_GPIO_WritePin(LED_RED0_GPIO_Port,    LED_RED0_Pin,    GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	2140      	movs	r1, #64	; 0x40
 80008c0:	4823      	ldr	r0, [pc, #140]	; (8000950 <fsm_auto_run+0x534>)
 80008c2:	f001 fabc 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port,  LED_GREEN0_Pin,  GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008cc:	4820      	ldr	r0, [pc, #128]	; (8000950 <fsm_auto_run+0x534>)
 80008ce:	f001 fab6 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2180      	movs	r1, #128	; 0x80
 80008d6:	481e      	ldr	r0, [pc, #120]	; (8000950 <fsm_auto_run+0x534>)
 80008d8:	f001 fab1 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_RED1_GPIO_Port,    LED_RED1_Pin,    GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e2:	481b      	ldr	r0, [pc, #108]	; (8000950 <fsm_auto_run+0x534>)
 80008e4:	f001 faab 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port,  LED_GREEN1_Pin,  GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008ee:	4818      	ldr	r0, [pc, #96]	; (8000950 <fsm_auto_run+0x534>)
 80008f0:	f001 faa5 	bl	8001e3e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008fa:	4815      	ldr	r0, [pc, #84]	; (8000950 <fsm_auto_run+0x534>)
 80008fc:	f001 fa9f 	bl	8001e3e <HAL_GPIO_WritePin>
        displayNumber0(88);
 8000900:	2058      	movs	r0, #88	; 0x58
 8000902:	f000 f9f5 	bl	8000cf0 <displayNumber0>
        displayNumber1(88);
 8000906:	2058      	movs	r0, #88	; 0x58
 8000908:	f000 fa34 	bl	8000d74 <displayNumber1>
}
 800090c:	e008      	b.n	8000920 <fsm_auto_run+0x504>
        break;
 800090e:	bf00      	nop
 8000910:	e006      	b.n	8000920 <fsm_auto_run+0x504>
        break;
 8000912:	bf00      	nop
 8000914:	e004      	b.n	8000920 <fsm_auto_run+0x504>
        break;
 8000916:	bf00      	nop
 8000918:	e002      	b.n	8000920 <fsm_auto_run+0x504>
        break;
 800091a:	bf00      	nop
 800091c:	e000      	b.n	8000920 <fsm_auto_run+0x504>
        break;
 800091e:	bf00      	nop
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	2000004c 	.word	0x2000004c
 8000928:	200000ec 	.word	0x200000ec
 800092c:	20000104 	.word	0x20000104
 8000930:	20000040 	.word	0x20000040
 8000934:	2000010c 	.word	0x2000010c
 8000938:	20000044 	.word	0x20000044
 800093c:	20000110 	.word	0x20000110
 8000940:	200000c0 	.word	0x200000c0
 8000944:	20000048 	.word	0x20000048
 8000948:	20000114 	.word	0x20000114
 800094c:	20000054 	.word	0x20000054
 8000950:	40010800 	.word	0x40010800
 8000954:	200000c8 	.word	0x200000c8
 8000958:	200000c4 	.word	0x200000c4

0800095c <modeRun>:
int tempGreen= 8;

int in_man=0;
int boost=0;

void modeRun(){
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
	if(isButtonPressed0()==1){
 8000960:	f7ff fbf4 	bl	800014c <isButtonPressed0>
 8000964:	4603      	mov	r3, r0
 8000966:	2b01      	cmp	r3, #1
 8000968:	d115      	bne.n	8000996 <modeRun+0x3a>
		mode_sw++;
 800096a:	4b0c      	ldr	r3, [pc, #48]	; (800099c <modeRun+0x40>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a0a      	ldr	r2, [pc, #40]	; (800099c <modeRun+0x40>)
 8000972:	6013      	str	r3, [r2, #0]
		if(mode_sw>=4){
 8000974:	4b09      	ldr	r3, [pc, #36]	; (800099c <modeRun+0x40>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b03      	cmp	r3, #3
 800097a:	dd02      	ble.n	8000982 <modeRun+0x26>
			mode_sw=0;
 800097c:	4b07      	ldr	r3, [pc, #28]	; (800099c <modeRun+0x40>)
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
		}
		mode_choose= mode_arr[mode_sw];
 8000982:	4b06      	ldr	r3, [pc, #24]	; (800099c <modeRun+0x40>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a06      	ldr	r2, [pc, #24]	; (80009a0 <modeRun+0x44>)
 8000988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800098c:	4a05      	ldr	r2, [pc, #20]	; (80009a4 <modeRun+0x48>)
 800098e:	6013      	str	r3, [r2, #0]
		boost=0;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <modeRun+0x4c>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
	}
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	200000cc 	.word	0x200000cc
 80009a0:	20000058 	.word	0x20000058
 80009a4:	200000c8 	.word	0x200000c8
 80009a8:	200000d4 	.word	0x200000d4

080009ac <fsm_man_run>:


void fsm_man_run(){
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0

	if (!in_man && mode_choose == AUTO_MODE) return;
 80009b0:	4ba3      	ldr	r3, [pc, #652]	; (8000c40 <fsm_man_run+0x294>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d104      	bne.n	80009c2 <fsm_man_run+0x16>
 80009b8:	4ba2      	ldr	r3, [pc, #648]	; (8000c44 <fsm_man_run+0x298>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b0e      	cmp	r3, #14
 80009be:	f000 8136 	beq.w	8000c2e <fsm_man_run+0x282>
	switch (mode_choose) {
 80009c2:	4ba0      	ldr	r3, [pc, #640]	; (8000c44 <fsm_man_run+0x298>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3b0a      	subs	r3, #10
 80009c8:	2b03      	cmp	r3, #3
 80009ca:	f200 8132 	bhi.w	8000c32 <fsm_man_run+0x286>
 80009ce:	a201      	add	r2, pc, #4	; (adr r2, 80009d4 <fsm_man_run+0x28>)
 80009d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d4:	080009e5 	.word	0x080009e5
 80009d8:	08000a03 	.word	0x08000a03
 80009dc:	08000ad3 	.word	0x08000ad3
 80009e0:	08000b81 	.word	0x08000b81
		case MODE1:
			if(in_man==1){
 80009e4:	4b96      	ldr	r3, [pc, #600]	; (8000c40 <fsm_man_run+0x294>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	f040 8124 	bne.w	8000c36 <fsm_man_run+0x28a>
			mode_choose= AUTO_MODE;
 80009ee:	4b95      	ldr	r3, [pc, #596]	; (8000c44 <fsm_man_run+0x298>)
 80009f0:	220e      	movs	r2, #14
 80009f2:	601a      	str	r2, [r3, #0]
			state= INIT;
 80009f4:	4b94      	ldr	r3, [pc, #592]	; (8000c48 <fsm_man_run+0x29c>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	601a      	str	r2, [r3, #0]
			in_man=0;
 80009fa:	4b91      	ldr	r3, [pc, #580]	; (8000c40 <fsm_man_run+0x294>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
			}
			break;
 8000a00:	e119      	b.n	8000c36 <fsm_man_run+0x28a>
		case MODE2:
			if(boost==0){
 8000a02:	4b92      	ldr	r3, [pc, #584]	; (8000c4c <fsm_man_run+0x2a0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d108      	bne.n	8000a1c <fsm_man_run+0x70>
				state= NOT_AUTO;
 8000a0a:	4b8f      	ldr	r3, [pc, #572]	; (8000c48 <fsm_man_run+0x29c>)
 8000a0c:	2206      	movs	r2, #6
 8000a0e:	601a      	str	r2, [r3, #0]
				boost=1;
 8000a10:	4b8e      	ldr	r3, [pc, #568]	; (8000c4c <fsm_man_run+0x2a0>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
				in_man=1;
 8000a16:	4b8a      	ldr	r3, [pc, #552]	; (8000c40 <fsm_man_run+0x294>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	601a      	str	r2, [r3, #0]
			}
			if(timer3_flag==1){
 8000a1c:	4b8c      	ldr	r3, [pc, #560]	; (8000c50 <fsm_man_run+0x2a4>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d10f      	bne.n	8000a44 <fsm_man_run+0x98>
				timer3_flag=0;
 8000a24:	4b8a      	ldr	r3, [pc, #552]	; (8000c50 <fsm_man_run+0x2a4>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
				set_timer3(500);
 8000a2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a2e:	f000 fe91 	bl	8001754 <set_timer3>
				HAL_GPIO_TogglePin(LED_RED0_GPIO_Port, LED_RED0_Pin );
 8000a32:	2140      	movs	r1, #64	; 0x40
 8000a34:	4887      	ldr	r0, [pc, #540]	; (8000c54 <fsm_man_run+0x2a8>)
 8000a36:	f001 fa1a 	bl	8001e6e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin );
 8000a3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a3e:	4885      	ldr	r0, [pc, #532]	; (8000c54 <fsm_man_run+0x2a8>)
 8000a40:	f001 fa15 	bl	8001e6e <HAL_GPIO_TogglePin>
			}

			if(isButtonPressed1()==1){
 8000a44:	f7ff fbe8 	bl	8000218 <isButtonPressed1>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d10c      	bne.n	8000a68 <fsm_man_run+0xbc>
				if(tempRed<99)
 8000a4e:	4b82      	ldr	r3, [pc, #520]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b62      	cmp	r3, #98	; 0x62
 8000a54:	dc05      	bgt.n	8000a62 <fsm_man_run+0xb6>
				tempRed++;
 8000a56:	4b80      	ldr	r3, [pc, #512]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	4a7e      	ldr	r2, [pc, #504]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a5e:	6013      	str	r3, [r2, #0]
 8000a60:	e002      	b.n	8000a68 <fsm_man_run+0xbc>
				else tempRed=1;
 8000a62:	4b7d      	ldr	r3, [pc, #500]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	601a      	str	r2, [r3, #0]

			}
			displayNumber0(2);
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f000 f941 	bl	8000cf0 <displayNumber0>
			displayNumber1(tempRed);
 8000a6e:	4b7a      	ldr	r3, [pc, #488]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 f97e 	bl	8000d74 <displayNumber1>
			if(isButtonPressed2()==1){
 8000a78:	f7ff fc34 	bl	80002e4 <isButtonPressed2>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	f040 80db 	bne.w	8000c3a <fsm_man_run+0x28e>
				init_numRed= tempRed;
 8000a84:	4b74      	ldr	r3, [pc, #464]	; (8000c58 <fsm_man_run+0x2ac>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a74      	ldr	r2, [pc, #464]	; (8000c5c <fsm_man_run+0x2b0>)
 8000a8a:	6013      	str	r3, [r2, #0]
				mode_choose= MODE1;
 8000a8c:	4b6d      	ldr	r3, [pc, #436]	; (8000c44 <fsm_man_run+0x298>)
 8000a8e:	220a      	movs	r2, #10
 8000a90:	601a      	str	r2, [r3, #0]
				mode_sw=0;
 8000a92:	4b73      	ldr	r3, [pc, #460]	; (8000c60 <fsm_man_run+0x2b4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
				if(init_numRed- init_numAmber>0){
 8000a98:	4b70      	ldr	r3, [pc, #448]	; (8000c5c <fsm_man_run+0x2b0>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b71      	ldr	r3, [pc, #452]	; (8000c64 <fsm_man_run+0x2b8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	dd0b      	ble.n	8000abe <fsm_man_run+0x112>
				init_numGreen = init_numRed- init_numAmber;
 8000aa6:	4b6d      	ldr	r3, [pc, #436]	; (8000c5c <fsm_man_run+0x2b0>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	4b6e      	ldr	r3, [pc, #440]	; (8000c64 <fsm_man_run+0x2b8>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	4a6d      	ldr	r2, [pc, #436]	; (8000c68 <fsm_man_run+0x2bc>)
 8000ab2:	6013      	str	r3, [r2, #0]
				tempGreen= init_numGreen;
 8000ab4:	4b6c      	ldr	r3, [pc, #432]	; (8000c68 <fsm_man_run+0x2bc>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a6c      	ldr	r2, [pc, #432]	; (8000c6c <fsm_man_run+0x2c0>)
 8000aba:	6013      	str	r3, [r2, #0]
					init_numRed=10;
					init_numGreen=8;
					init_numAmber=2;
				}
			}
			break;
 8000abc:	e0bd      	b.n	8000c3a <fsm_man_run+0x28e>
					init_numRed=10;
 8000abe:	4b67      	ldr	r3, [pc, #412]	; (8000c5c <fsm_man_run+0x2b0>)
 8000ac0:	220a      	movs	r2, #10
 8000ac2:	601a      	str	r2, [r3, #0]
					init_numGreen=8;
 8000ac4:	4b68      	ldr	r3, [pc, #416]	; (8000c68 <fsm_man_run+0x2bc>)
 8000ac6:	2208      	movs	r2, #8
 8000ac8:	601a      	str	r2, [r3, #0]
					init_numAmber=2;
 8000aca:	4b66      	ldr	r3, [pc, #408]	; (8000c64 <fsm_man_run+0x2b8>)
 8000acc:	2202      	movs	r2, #2
 8000ace:	601a      	str	r2, [r3, #0]
			break;
 8000ad0:	e0b3      	b.n	8000c3a <fsm_man_run+0x28e>
		case MODE3:

			if(boost==0){
 8000ad2:	4b5e      	ldr	r3, [pc, #376]	; (8000c4c <fsm_man_run+0x2a0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d108      	bne.n	8000aec <fsm_man_run+0x140>
				state= NOT_AUTO;
 8000ada:	4b5b      	ldr	r3, [pc, #364]	; (8000c48 <fsm_man_run+0x29c>)
 8000adc:	2206      	movs	r2, #6
 8000ade:	601a      	str	r2, [r3, #0]
				boost=1;
 8000ae0:	4b5a      	ldr	r3, [pc, #360]	; (8000c4c <fsm_man_run+0x2a0>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	601a      	str	r2, [r3, #0]
				in_man=1;
 8000ae6:	4b56      	ldr	r3, [pc, #344]	; (8000c40 <fsm_man_run+0x294>)
 8000ae8:	2201      	movs	r2, #1
 8000aea:	601a      	str	r2, [r3, #0]
			}
			if(timer3_flag==1){
 8000aec:	4b58      	ldr	r3, [pc, #352]	; (8000c50 <fsm_man_run+0x2a4>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d10f      	bne.n	8000b14 <fsm_man_run+0x168>
				timer3_flag=0;
 8000af4:	4b56      	ldr	r3, [pc, #344]	; (8000c50 <fsm_man_run+0x2a4>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
				set_timer3(500);
 8000afa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000afe:	f000 fe29 	bl	8001754 <set_timer3>
				HAL_GPIO_TogglePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin );
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	4853      	ldr	r0, [pc, #332]	; (8000c54 <fsm_man_run+0x2a8>)
 8000b06:	f001 f9b2 	bl	8001e6e <HAL_GPIO_TogglePin>
			    HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin );
 8000b0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b0e:	4851      	ldr	r0, [pc, #324]	; (8000c54 <fsm_man_run+0x2a8>)
 8000b10:	f001 f9ad 	bl	8001e6e <HAL_GPIO_TogglePin>
			}

			if(isButtonPressed1()==1){
 8000b14:	f7ff fb80 	bl	8000218 <isButtonPressed1>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d10c      	bne.n	8000b38 <fsm_man_run+0x18c>
				if(tempAmber<99)
 8000b1e:	4b54      	ldr	r3, [pc, #336]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b62      	cmp	r3, #98	; 0x62
 8000b24:	dc05      	bgt.n	8000b32 <fsm_man_run+0x186>
				tempAmber++;
 8000b26:	4b52      	ldr	r3, [pc, #328]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	4a50      	ldr	r2, [pc, #320]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b2e:	6013      	str	r3, [r2, #0]
 8000b30:	e002      	b.n	8000b38 <fsm_man_run+0x18c>
				else tempAmber=1;
 8000b32:	4b4f      	ldr	r3, [pc, #316]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	601a      	str	r2, [r3, #0]
			}

			displayNumber0(3);
 8000b38:	2003      	movs	r0, #3
 8000b3a:	f000 f8d9 	bl	8000cf0 <displayNumber0>
			displayNumber1(tempAmber);
 8000b3e:	4b4c      	ldr	r3, [pc, #304]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 f916 	bl	8000d74 <displayNumber1>

			if(isButtonPressed2()==1){
 8000b48:	f7ff fbcc 	bl	80002e4 <isButtonPressed2>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	f040 8090 	bne.w	8000c74 <fsm_man_run+0x2c8>
				init_numAmber= tempAmber;
 8000b54:	4b46      	ldr	r3, [pc, #280]	; (8000c70 <fsm_man_run+0x2c4>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a42      	ldr	r2, [pc, #264]	; (8000c64 <fsm_man_run+0x2b8>)
 8000b5a:	6013      	str	r3, [r2, #0]
				mode_choose= MODE1;
 8000b5c:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <fsm_man_run+0x298>)
 8000b5e:	220a      	movs	r2, #10
 8000b60:	601a      	str	r2, [r3, #0]
				mode_sw=0;
 8000b62:	4b3f      	ldr	r3, [pc, #252]	; (8000c60 <fsm_man_run+0x2b4>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
				init_numRed= init_numAmber+ init_numGreen;
 8000b68:	4b3e      	ldr	r3, [pc, #248]	; (8000c64 <fsm_man_run+0x2b8>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	4b3e      	ldr	r3, [pc, #248]	; (8000c68 <fsm_man_run+0x2bc>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4413      	add	r3, r2
 8000b72:	4a3a      	ldr	r2, [pc, #232]	; (8000c5c <fsm_man_run+0x2b0>)
 8000b74:	6013      	str	r3, [r2, #0]
				tempRed= init_numRed;
 8000b76:	4b39      	ldr	r3, [pc, #228]	; (8000c5c <fsm_man_run+0x2b0>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a37      	ldr	r2, [pc, #220]	; (8000c58 <fsm_man_run+0x2ac>)
 8000b7c:	6013      	str	r3, [r2, #0]
			}
			break;
 8000b7e:	e079      	b.n	8000c74 <fsm_man_run+0x2c8>
		case MODE4:

			if(boost==0){
 8000b80:	4b32      	ldr	r3, [pc, #200]	; (8000c4c <fsm_man_run+0x2a0>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d108      	bne.n	8000b9a <fsm_man_run+0x1ee>
				state= NOT_AUTO;
 8000b88:	4b2f      	ldr	r3, [pc, #188]	; (8000c48 <fsm_man_run+0x29c>)
 8000b8a:	2206      	movs	r2, #6
 8000b8c:	601a      	str	r2, [r3, #0]
				boost=1;
 8000b8e:	4b2f      	ldr	r3, [pc, #188]	; (8000c4c <fsm_man_run+0x2a0>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
				in_man=1;
 8000b94:	4b2a      	ldr	r3, [pc, #168]	; (8000c40 <fsm_man_run+0x294>)
 8000b96:	2201      	movs	r2, #1
 8000b98:	601a      	str	r2, [r3, #0]
			}
			if(timer3_flag==1){
 8000b9a:	4b2d      	ldr	r3, [pc, #180]	; (8000c50 <fsm_man_run+0x2a4>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d110      	bne.n	8000bc4 <fsm_man_run+0x218>
				timer3_flag=0;
 8000ba2:	4b2b      	ldr	r3, [pc, #172]	; (8000c50 <fsm_man_run+0x2a4>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
				set_timer3(500);
 8000ba8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bac:	f000 fdd2 	bl	8001754 <set_timer3>
				HAL_GPIO_TogglePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin );
 8000bb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bb4:	4827      	ldr	r0, [pc, #156]	; (8000c54 <fsm_man_run+0x2a8>)
 8000bb6:	f001 f95a 	bl	8001e6e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin );
 8000bba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbe:	4825      	ldr	r0, [pc, #148]	; (8000c54 <fsm_man_run+0x2a8>)
 8000bc0:	f001 f955 	bl	8001e6e <HAL_GPIO_TogglePin>
			}

			if(isButtonPressed1()==1){
 8000bc4:	f7ff fb28 	bl	8000218 <isButtonPressed1>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d10c      	bne.n	8000be8 <fsm_man_run+0x23c>
				if(tempGreen<99)
 8000bce:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <fsm_man_run+0x2c0>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b62      	cmp	r3, #98	; 0x62
 8000bd4:	dc05      	bgt.n	8000be2 <fsm_man_run+0x236>
				tempGreen++;
 8000bd6:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <fsm_man_run+0x2c0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	4a23      	ldr	r2, [pc, #140]	; (8000c6c <fsm_man_run+0x2c0>)
 8000bde:	6013      	str	r3, [r2, #0]
 8000be0:	e002      	b.n	8000be8 <fsm_man_run+0x23c>
				else tempGreen=1;
 8000be2:	4b22      	ldr	r3, [pc, #136]	; (8000c6c <fsm_man_run+0x2c0>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]
			}

			displayNumber0(4);
 8000be8:	2004      	movs	r0, #4
 8000bea:	f000 f881 	bl	8000cf0 <displayNumber0>
			displayNumber1(tempGreen);
 8000bee:	4b1f      	ldr	r3, [pc, #124]	; (8000c6c <fsm_man_run+0x2c0>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 f8be 	bl	8000d74 <displayNumber1>

			if(isButtonPressed2()==1){
 8000bf8:	f7ff fb74 	bl	80002e4 <isButtonPressed2>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d13a      	bne.n	8000c78 <fsm_man_run+0x2cc>
				init_numGreen= tempGreen;
 8000c02:	4b1a      	ldr	r3, [pc, #104]	; (8000c6c <fsm_man_run+0x2c0>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a18      	ldr	r2, [pc, #96]	; (8000c68 <fsm_man_run+0x2bc>)
 8000c08:	6013      	str	r3, [r2, #0]
				mode_choose= MODE1;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <fsm_man_run+0x298>)
 8000c0c:	220a      	movs	r2, #10
 8000c0e:	601a      	str	r2, [r3, #0]
				mode_sw=0;
 8000c10:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <fsm_man_run+0x2b4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
				init_numRed= init_numAmber+ init_numGreen;
 8000c16:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <fsm_man_run+0x2b8>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <fsm_man_run+0x2bc>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4413      	add	r3, r2
 8000c20:	4a0e      	ldr	r2, [pc, #56]	; (8000c5c <fsm_man_run+0x2b0>)
 8000c22:	6013      	str	r3, [r2, #0]
				tempRed= init_numRed;
 8000c24:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <fsm_man_run+0x2b0>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0b      	ldr	r2, [pc, #44]	; (8000c58 <fsm_man_run+0x2ac>)
 8000c2a:	6013      	str	r3, [r2, #0]
			}

			break;
 8000c2c:	e024      	b.n	8000c78 <fsm_man_run+0x2cc>
	if (!in_man && mode_choose == AUTO_MODE) return;
 8000c2e:	bf00      	nop
 8000c30:	e023      	b.n	8000c7a <fsm_man_run+0x2ce>
		default:
			break;
 8000c32:	bf00      	nop
 8000c34:	e021      	b.n	8000c7a <fsm_man_run+0x2ce>
			break;
 8000c36:	bf00      	nop
 8000c38:	e01f      	b.n	8000c7a <fsm_man_run+0x2ce>
			break;
 8000c3a:	bf00      	nop
 8000c3c:	e01d      	b.n	8000c7a <fsm_man_run+0x2ce>
 8000c3e:	bf00      	nop
 8000c40:	200000d0 	.word	0x200000d0
 8000c44:	200000c8 	.word	0x200000c8
 8000c48:	200000c0 	.word	0x200000c0
 8000c4c:	200000d4 	.word	0x200000d4
 8000c50:	20000104 	.word	0x20000104
 8000c54:	40010800 	.word	0x40010800
 8000c58:	20000068 	.word	0x20000068
 8000c5c:	2000003c 	.word	0x2000003c
 8000c60:	200000cc 	.word	0x200000cc
 8000c64:	20000044 	.word	0x20000044
 8000c68:	20000040 	.word	0x20000040
 8000c6c:	20000070 	.word	0x20000070
 8000c70:	2000006c 	.word	0x2000006c
			break;
 8000c74:	bf00      	nop
 8000c76:	e000      	b.n	8000c7a <fsm_man_run+0x2ce>
			break;
 8000c78:	bf00      	nop
	}
}
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <display7SEG>:
    0b1111000, // 7
    0b0000000, // 8
    0b0010000 // 9
};

void display7SEG(int num){
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
    uint8_t n = table[num] & 0x7F;
 8000c84:	4a09      	ldr	r2, [pc, #36]	; (8000cac <display7SEG+0x30>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c90:	73fb      	strb	r3, [r7, #15]
    GPIOB->ODR = (GPIOB->ODR & ~(0x7F)) | n;
 8000c92:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <display7SEG+0x34>)
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 8000c9a:	7bfb      	ldrb	r3, [r7, #15]
 8000c9c:	4904      	ldr	r1, [pc, #16]	; (8000cb0 <display7SEG+0x34>)
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60cb      	str	r3, [r1, #12]
}
 8000ca2:	bf00      	nop
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	20000074 	.word	0x20000074
 8000cb0:	40010c00 	.word	0x40010c00

08000cb4 <display7SEG2>:

void display7SEG2(int num){
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
    uint8_t n = table[num] & 0x7F;
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <display7SEG2+0x34>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cc8:	73fb      	strb	r3, [r7, #15]
    GPIOB->ODR = (GPIOB->ODR & ~(0x7F << 7)) | (n << 7);
 8000cca:	4b08      	ldr	r3, [pc, #32]	; (8000cec <display7SEG2+0x38>)
 8000ccc:	68db      	ldr	r3, [r3, #12]
 8000cce:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 8000cd2:	7bfa      	ldrb	r2, [r7, #15]
 8000cd4:	01d2      	lsls	r2, r2, #7
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	4a04      	ldr	r2, [pc, #16]	; (8000cec <display7SEG2+0x38>)
 8000cda:	430b      	orrs	r3, r1
 8000cdc:	60d3      	str	r3, [r2, #12]
}
 8000cde:	bf00      	nop
 8000ce0:	3714      	adds	r7, #20
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr
 8000ce8:	20000074 	.word	0x20000074
 8000cec:	40010c00 	.word	0x40010c00

08000cf0 <displayNumber0>:

void displayNumber0(int num){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	int num1= num /10;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a1b      	ldr	r2, [pc, #108]	; (8000d68 <displayNumber0+0x78>)
 8000cfc:	fb82 1203 	smull	r1, r2, r2, r3
 8000d00:	1092      	asrs	r2, r2, #2
 8000d02:	17db      	asrs	r3, r3, #31
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	60fb      	str	r3, [r7, #12]
	int num2= num %10;
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	4b17      	ldr	r3, [pc, #92]	; (8000d68 <displayNumber0+0x78>)
 8000d0c:	fb83 1302 	smull	r1, r3, r3, r2
 8000d10:	1099      	asrs	r1, r3, #2
 8000d12:	17d3      	asrs	r3, r2, #31
 8000d14:	1ac9      	subs	r1, r1, r3
 8000d16:	460b      	mov	r3, r1
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	440b      	add	r3, r1
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	60bb      	str	r3, [r7, #8]

	if(sw==0){
 8000d22:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <displayNumber0+0x7c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d10d      	bne.n	8000d46 <displayNumber0+0x56>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2102      	movs	r1, #2
 8000d2e:	4810      	ldr	r0, [pc, #64]	; (8000d70 <displayNumber0+0x80>)
 8000d30:	f001 f885 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2104      	movs	r1, #4
 8000d38:	480d      	ldr	r0, [pc, #52]	; (8000d70 <displayNumber0+0x80>)
 8000d3a:	f001 f880 	bl	8001e3e <HAL_GPIO_WritePin>
		display7SEG(num1);
 8000d3e:	68f8      	ldr	r0, [r7, #12]
 8000d40:	f7ff ff9c 	bl	8000c7c <display7SEG>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
		display7SEG(num2);
	}

}
 8000d44:	e00c      	b.n	8000d60 <displayNumber0+0x70>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4809      	ldr	r0, [pc, #36]	; (8000d70 <displayNumber0+0x80>)
 8000d4c:	f001 f877 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2104      	movs	r1, #4
 8000d54:	4806      	ldr	r0, [pc, #24]	; (8000d70 <displayNumber0+0x80>)
 8000d56:	f001 f872 	bl	8001e3e <HAL_GPIO_WritePin>
		display7SEG(num2);
 8000d5a:	68b8      	ldr	r0, [r7, #8]
 8000d5c:	f7ff ff8e 	bl	8000c7c <display7SEG>
}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	66666667 	.word	0x66666667
 8000d6c:	200000d8 	.word	0x200000d8
 8000d70:	40010800 	.word	0x40010800

08000d74 <displayNumber1>:

void displayNumber1(int num){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	int num1= num /10;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a1b      	ldr	r2, [pc, #108]	; (8000dec <displayNumber1+0x78>)
 8000d80:	fb82 1203 	smull	r1, r2, r2, r3
 8000d84:	1092      	asrs	r2, r2, #2
 8000d86:	17db      	asrs	r3, r3, #31
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	60fb      	str	r3, [r7, #12]
	int num2= num %10;
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	4b17      	ldr	r3, [pc, #92]	; (8000dec <displayNumber1+0x78>)
 8000d90:	fb83 1302 	smull	r1, r3, r3, r2
 8000d94:	1099      	asrs	r1, r3, #2
 8000d96:	17d3      	asrs	r3, r2, #31
 8000d98:	1ac9      	subs	r1, r1, r3
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	440b      	add	r3, r1
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	60bb      	str	r3, [r7, #8]

	if(sw==0){
 8000da6:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <displayNumber1+0x7c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d10d      	bne.n	8000dca <displayNumber1+0x56>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2108      	movs	r1, #8
 8000db2:	4810      	ldr	r0, [pc, #64]	; (8000df4 <displayNumber1+0x80>)
 8000db4:	f001 f843 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2110      	movs	r1, #16
 8000dbc:	480d      	ldr	r0, [pc, #52]	; (8000df4 <displayNumber1+0x80>)
 8000dbe:	f001 f83e 	bl	8001e3e <HAL_GPIO_WritePin>
		display7SEG2(num1);
 8000dc2:	68f8      	ldr	r0, [r7, #12]
 8000dc4:	f7ff ff76 	bl	8000cb4 <display7SEG2>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, RESET);
		display7SEG2(num2);
	}

}
 8000dc8:	e00c      	b.n	8000de4 <displayNumber1+0x70>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2108      	movs	r1, #8
 8000dce:	4809      	ldr	r0, [pc, #36]	; (8000df4 <displayNumber1+0x80>)
 8000dd0:	f001 f835 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2110      	movs	r1, #16
 8000dd8:	4806      	ldr	r0, [pc, #24]	; (8000df4 <displayNumber1+0x80>)
 8000dda:	f001 f830 	bl	8001e3e <HAL_GPIO_WritePin>
		display7SEG2(num2);
 8000dde:	68b8      	ldr	r0, [r7, #8]
 8000de0:	f7ff ff68 	bl	8000cb4 <display7SEG2>
}
 8000de4:	bf00      	nop
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	66666667 	.word	0x66666667
 8000df0:	200000d8 	.word	0x200000d8
 8000df4:	40010800 	.word	0x40010800

08000df8 <LED_monitor>:

void LED_monitor(int num){
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	switch(num){
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d02b      	beq.n	8000e5e <LED_monitor+0x66>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	dc39      	bgt.n	8000e80 <LED_monitor+0x88>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d003      	beq.n	8000e1a <LED_monitor+0x22>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d011      	beq.n	8000e3c <LED_monitor+0x44>
 8000e18:	e032      	b.n	8000e80 <LED_monitor+0x88>
	case GREEN :
		HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, GPIO_PIN_SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2140      	movs	r1, #64	; 0x40
 8000e1e:	4824      	ldr	r0, [pc, #144]	; (8000eb0 <LED_monitor+0xb8>)
 8000e20:	f001 f80d 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e2a:	4821      	ldr	r0, [pc, #132]	; (8000eb0 <LED_monitor+0xb8>)
 8000e2c:	f001 f807 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	481e      	ldr	r0, [pc, #120]	; (8000eb0 <LED_monitor+0xb8>)
 8000e36:	f001 f802 	bl	8001e3e <HAL_GPIO_WritePin>
		break;
 8000e3a:	e034      	b.n	8000ea6 <LED_monitor+0xae>
	case YELLOW :
		HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, GPIO_PIN_SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	2140      	movs	r1, #64	; 0x40
 8000e40:	481b      	ldr	r0, [pc, #108]	; (8000eb0 <LED_monitor+0xb8>)
 8000e42:	f000 fffc 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, GPIO_PIN_SET);
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e4c:	4818      	ldr	r0, [pc, #96]	; (8000eb0 <LED_monitor+0xb8>)
 8000e4e:	f000 fff6 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2180      	movs	r1, #128	; 0x80
 8000e56:	4816      	ldr	r0, [pc, #88]	; (8000eb0 <LED_monitor+0xb8>)
 8000e58:	f000 fff1 	bl	8001e3e <HAL_GPIO_WritePin>
		break;
 8000e5c:	e023      	b.n	8000ea6 <LED_monitor+0xae>
	case RED :
		HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	2140      	movs	r1, #64	; 0x40
 8000e62:	4813      	ldr	r0, [pc, #76]	; (8000eb0 <LED_monitor+0xb8>)
 8000e64:	f000 ffeb 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e6e:	4810      	ldr	r0, [pc, #64]	; (8000eb0 <LED_monitor+0xb8>)
 8000e70:	f000 ffe5 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW0_GPIO_Port, LED_YELLOW0_Pin, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <LED_monitor+0xb8>)
 8000e7a:	f000 ffe0 	bl	8001e3e <HAL_GPIO_WritePin>
		break;
 8000e7e:	e012      	b.n	8000ea6 <LED_monitor+0xae>
	default :
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e86:	480a      	ldr	r0, [pc, #40]	; (8000eb0 <LED_monitor+0xb8>)
 8000e88:	f000 ffd9 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e92:	4807      	ldr	r0, [pc, #28]	; (8000eb0 <LED_monitor+0xb8>)
 8000e94:	f000 ffd3 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e9e:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <LED_monitor+0xb8>)
 8000ea0:	f000 ffcd 	bl	8001e3e <HAL_GPIO_WritePin>
		break;
 8000ea4:	bf00      	nop
	}
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40010800 	.word	0x40010800

08000eb4 <LED_monitor2>:


void LED_monitor2(int num){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	switch(num){
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d02f      	beq.n	8000f22 <LED_monitor2+0x6e>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	dc3f      	bgt.n	8000f48 <LED_monitor2+0x94>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d003      	beq.n	8000ed6 <LED_monitor2+0x22>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d013      	beq.n	8000efc <LED_monitor2+0x48>
 8000ed4:	e038      	b.n	8000f48 <LED_monitor2+0x94>
		case GREEN :
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000edc:	4826      	ldr	r0, [pc, #152]	; (8000f78 <LED_monitor2+0xc4>)
 8000ede:	f000 ffae 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ee8:	4823      	ldr	r0, [pc, #140]	; (8000f78 <LED_monitor2+0xc4>)
 8000eea:	f000 ffa8 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ef4:	4820      	ldr	r0, [pc, #128]	; (8000f78 <LED_monitor2+0xc4>)
 8000ef6:	f000 ffa2 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000efa:	e038      	b.n	8000f6e <LED_monitor2+0xba>
		case YELLOW :
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f02:	481d      	ldr	r0, [pc, #116]	; (8000f78 <LED_monitor2+0xc4>)
 8000f04:	f000 ff9b 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f0e:	481a      	ldr	r0, [pc, #104]	; (8000f78 <LED_monitor2+0xc4>)
 8000f10:	f000 ff95 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f1a:	4817      	ldr	r0, [pc, #92]	; (8000f78 <LED_monitor2+0xc4>)
 8000f1c:	f000 ff8f 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000f20:	e025      	b.n	8000f6e <LED_monitor2+0xba>
		case RED :
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f28:	4813      	ldr	r0, [pc, #76]	; (8000f78 <LED_monitor2+0xc4>)
 8000f2a:	f000 ff88 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f34:	4810      	ldr	r0, [pc, #64]	; (8000f78 <LED_monitor2+0xc4>)
 8000f36:	f000 ff82 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f40:	480d      	ldr	r0, [pc, #52]	; (8000f78 <LED_monitor2+0xc4>)
 8000f42:	f000 ff7c 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000f46:	e012      	b.n	8000f6e <LED_monitor2+0xba>
		default :
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f4e:	480a      	ldr	r0, [pc, #40]	; (8000f78 <LED_monitor2+0xc4>)
 8000f50:	f000 ff75 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f5a:	4807      	ldr	r0, [pc, #28]	; (8000f78 <LED_monitor2+0xc4>)
 8000f5c:	f000 ff6f 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f66:	4804      	ldr	r0, [pc, #16]	; (8000f78 <LED_monitor2+0xc4>)
 8000f68:	f000 ff69 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000f6c:	bf00      	nop
		}
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40010800 	.word	0x40010800

08000f7c <task0>:

/* Private variables ---------------------------------------------------------*/
TIM_HandleTypeDef htim2;

/* USER CODE BEGIN PV */
void task0(){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_BLINK_GPIO_Port, LED_BLINK_Pin);
 8000f80:	2120      	movs	r1, #32
 8000f82:	4802      	ldr	r0, [pc, #8]	; (8000f8c <task0+0x10>)
 8000f84:	f000 ff73 	bl	8001e6e <HAL_GPIO_TogglePin>
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40010800 	.word	0x40010800

08000f90 <taskS>:

void taskS(){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	if(timer2_flag==1) {
 8000f94:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <taskS+0x28>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d10b      	bne.n	8000fb4 <taskS+0x24>
			sw = 1-sw;
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <taskS+0x2c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f1c3 0301 	rsb	r3, r3, #1
 8000fa4:	4a05      	ldr	r2, [pc, #20]	; (8000fbc <taskS+0x2c>)
 8000fa6:	6013      	str	r3, [r2, #0]
			timer2_flag=0;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <taskS+0x28>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
			set_timer2(250);
 8000fae:	20fa      	movs	r0, #250	; 0xfa
 8000fb0:	f000 fb9c 	bl	80016ec <set_timer2>
	}
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200000fc 	.word	0x200000fc
 8000fbc:	200000d8 	.word	0x200000d8

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc4:	f000 fc3a 	bl	800183c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc8:	f000 f86c 	bl	80010a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000fcc:	f000 f8a6 	bl	800111c <MX_TIM2_Init>
  MX_GPIO_Init();
 8000fd0:	f000 f8f0 	bl	80011b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fd4:	4826      	ldr	r0, [pc, #152]	; (8001070 <main+0xb0>)
 8000fd6:	f001 fb8f 	bl	80026f8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 8000fda:	f000 f96d 	bl	80012b8 <SCH_Init>
  SCH_Add_Task(task0,0, 50);
 8000fde:	2232      	movs	r2, #50	; 0x32
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4824      	ldr	r0, [pc, #144]	; (8001074 <main+0xb4>)
 8000fe4:	f000 f982 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(taskS,0, 1);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2100      	movs	r1, #0
 8000fec:	4822      	ldr	r0, [pc, #136]	; (8001078 <main+0xb8>)
 8000fee:	f000 f97d 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(timer0_run,0,1);
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4821      	ldr	r0, [pc, #132]	; (800107c <main+0xbc>)
 8000ff8:	f000 f978 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(timer1_run,0,1);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2100      	movs	r1, #0
 8001000:	481f      	ldr	r0, [pc, #124]	; (8001080 <main+0xc0>)
 8001002:	f000 f973 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(timer2_run,0,1);
 8001006:	2201      	movs	r2, #1
 8001008:	2100      	movs	r1, #0
 800100a:	481e      	ldr	r0, [pc, #120]	; (8001084 <main+0xc4>)
 800100c:	f000 f96e 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(timer3_run,0,1);
 8001010:	2201      	movs	r2, #1
 8001012:	2100      	movs	r1, #0
 8001014:	481c      	ldr	r0, [pc, #112]	; (8001088 <main+0xc8>)
 8001016:	f000 f969 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(one_sec_run,0,1);
 800101a:	2201      	movs	r2, #1
 800101c:	2100      	movs	r1, #0
 800101e:	481b      	ldr	r0, [pc, #108]	; (800108c <main+0xcc>)
 8001020:	f000 f964 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(getKeyInput0,0,1);
 8001024:	2201      	movs	r2, #1
 8001026:	2100      	movs	r1, #0
 8001028:	4819      	ldr	r0, [pc, #100]	; (8001090 <main+0xd0>)
 800102a:	f000 f95f 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(getKeyInput1,0,1);
 800102e:	2201      	movs	r2, #1
 8001030:	2100      	movs	r1, #0
 8001032:	4818      	ldr	r0, [pc, #96]	; (8001094 <main+0xd4>)
 8001034:	f000 f95a 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(getKeyInput2,0,1);
 8001038:	2201      	movs	r2, #1
 800103a:	2100      	movs	r1, #0
 800103c:	4816      	ldr	r0, [pc, #88]	; (8001098 <main+0xd8>)
 800103e:	f000 f955 	bl	80012ec <SCH_Add_Task>
  SCH_Add_Task(modeRun,0, 1);
 8001042:	2201      	movs	r2, #1
 8001044:	2100      	movs	r1, #0
 8001046:	4815      	ldr	r0, [pc, #84]	; (800109c <main+0xdc>)
 8001048:	f000 f950 	bl	80012ec <SCH_Add_Task>
  state=INIT;
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <main+0xe0>)
 800104e:	2201      	movs	r2, #1
 8001050:	601a      	str	r2, [r3, #0]
  set_timer2(250);
 8001052:	20fa      	movs	r0, #250	; 0xfa
 8001054:	f000 fb4a 	bl	80016ec <set_timer2>
  set_timer3(500);
 8001058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105c:	f000 fb7a 	bl	8001754 <set_timer3>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8001060:	f000 f9cc 	bl	80013fc <SCH_Dispatch_Tasks>
		 fsm_man_run();
 8001064:	f7ff fca2 	bl	80009ac <fsm_man_run>
		 fsm_auto_run();
 8001068:	f7ff f9d8 	bl	800041c <fsm_auto_run>
	  SCH_Dispatch_Tasks();
 800106c:	e7f8      	b.n	8001060 <main+0xa0>
 800106e:	bf00      	nop
 8001070:	20000118 	.word	0x20000118
 8001074:	08000f7d 	.word	0x08000f7d
 8001078:	08000f91 	.word	0x08000f91
 800107c:	08001685 	.word	0x08001685
 8001080:	080016b9 	.word	0x080016b9
 8001084:	08001721 	.word	0x08001721
 8001088:	08001789 	.word	0x08001789
 800108c:	080017bd 	.word	0x080017bd
 8001090:	08000171 	.word	0x08000171
 8001094:	0800023d 	.word	0x0800023d
 8001098:	08000309 	.word	0x08000309
 800109c:	0800095d 	.word	0x0800095d
 80010a0:	200000c0 	.word	0x200000c0

080010a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b090      	sub	sp, #64	; 0x40
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 0318 	add.w	r3, r7, #24
 80010ae:	2228      	movs	r2, #40	; 0x28
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 fed0 	bl	8002e58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]
 80010c0:	609a      	str	r2, [r3, #8]
 80010c2:	60da      	str	r2, [r3, #12]
 80010c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010c6:	2302      	movs	r3, #2
 80010c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ca:	2301      	movs	r3, #1
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ce:	2310      	movs	r3, #16
 80010d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d6:	f107 0318 	add.w	r3, r7, #24
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fee0 	bl	8001ea0 <HAL_RCC_OscConfig>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010e6:	f000 f8e1 	bl	80012ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ea:	230f      	movs	r3, #15
 80010ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f001 f94c 	bl	80023a0 <HAL_RCC_ClockConfig>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800110e:	f000 f8cd 	bl	80012ac <Error_Handler>
  }
}
 8001112:	bf00      	nop
 8001114:	3740      	adds	r7, #64	; 0x40
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001130:	463b      	mov	r3, r7
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001138:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <MX_TIM2_Init+0x94>)
 800113a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800113e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_TIM2_Init+0x94>)
 8001142:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001146:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <MX_TIM2_Init+0x94>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800114e:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_TIM2_Init+0x94>)
 8001150:	2209      	movs	r2, #9
 8001152:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001154:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <MX_TIM2_Init+0x94>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_TIM2_Init+0x94>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001160:	4813      	ldr	r0, [pc, #76]	; (80011b0 <MX_TIM2_Init+0x94>)
 8001162:	f001 fa79 	bl	8002658 <HAL_TIM_Base_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800116c:	f000 f89e 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001174:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001176:	f107 0308 	add.w	r3, r7, #8
 800117a:	4619      	mov	r1, r3
 800117c:	480c      	ldr	r0, [pc, #48]	; (80011b0 <MX_TIM2_Init+0x94>)
 800117e:	f001 fbf7 	bl	8002970 <HAL_TIM_ConfigClockSource>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001188:	f000 f890 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118c:	2300      	movs	r3, #0
 800118e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001194:	463b      	mov	r3, r7
 8001196:	4619      	mov	r1, r3
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_TIM2_Init+0x94>)
 800119a:	f001 fdcf 	bl	8002d3c <HAL_TIMEx_MasterConfigSynchronization>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011a4:	f000 f882 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000118 	.word	0x20000118

080011b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0310 	add.w	r3, r7, #16
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c8:	4b2f      	ldr	r3, [pc, #188]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a2e      	ldr	r2, [pc, #184]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011ce:	f043 0310 	orr.w	r3, r3, #16
 80011d2:	6193      	str	r3, [r2, #24]
 80011d4:	4b2c      	ldr	r3, [pc, #176]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f003 0310 	and.w	r3, r3, #16
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	4b29      	ldr	r3, [pc, #164]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	4a28      	ldr	r2, [pc, #160]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	6193      	str	r3, [r2, #24]
 80011ec:	4b26      	ldr	r3, [pc, #152]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f8:	4b23      	ldr	r3, [pc, #140]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4a22      	ldr	r2, [pc, #136]	; (8001288 <MX_GPIO_Init+0xd4>)
 80011fe:	f043 0308 	orr.w	r3, r3, #8
 8001202:	6193      	str	r3, [r2, #24]
 8001204:	4b20      	ldr	r3, [pc, #128]	; (8001288 <MX_GPIO_Init+0xd4>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	f003 0308 	and.w	r3, r3, #8
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001210:	2200      	movs	r2, #0
 8001212:	f640 71fe 	movw	r1, #4094	; 0xffe
 8001216:	481d      	ldr	r0, [pc, #116]	; (800128c <MX_GPIO_Init+0xd8>)
 8001218:	f000 fe11 	bl	8001e3e <HAL_GPIO_WritePin>
                          |LED_BLINK_Pin|LED_RED0_Pin|LED_YELLOW0_Pin|LED_GREEN0_Pin
                          |LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800121c:	2200      	movs	r2, #0
 800121e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001222:	481b      	ldr	r0, [pc, #108]	; (8001290 <MX_GPIO_Init+0xdc>)
 8001224:	f000 fe0b 	bl	8001e3e <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001228:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001232:	2301      	movs	r3, #1
 8001234:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001236:	f107 0310 	add.w	r3, r7, #16
 800123a:	4619      	mov	r1, r3
 800123c:	4815      	ldr	r0, [pc, #84]	; (8001294 <MX_GPIO_Init+0xe0>)
 800123e:	f000 fc6d 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           LED_BLINK_Pin LED_RED0_Pin LED_YELLOW0_Pin LED_GREEN0_Pin
                           LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001242:	f640 73fe 	movw	r3, #4094	; 0xffe
 8001246:	613b      	str	r3, [r7, #16]
                          |LED_BLINK_Pin|LED_RED0_Pin|LED_YELLOW0_Pin|LED_GREEN0_Pin
                          |LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	2301      	movs	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2302      	movs	r3, #2
 8001252:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	480c      	ldr	r0, [pc, #48]	; (800128c <MX_GPIO_Init+0xd8>)
 800125c:	f000 fc5e 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001260:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001264:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2302      	movs	r3, #2
 8001270:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001272:	f107 0310 	add.w	r3, r7, #16
 8001276:	4619      	mov	r1, r3
 8001278:	4805      	ldr	r0, [pc, #20]	; (8001290 <MX_GPIO_Init+0xdc>)
 800127a:	f000 fc4f 	bl	8001b1c <HAL_GPIO_Init>

}
 800127e:	bf00      	nop
 8001280:	3720      	adds	r7, #32
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	40010800 	.word	0x40010800
 8001290:	40010c00 	.word	0x40010c00
 8001294:	40011000 	.word	0x40011000

08001298 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80012a0:	f000 f886 	bl	80013b0 <SCH_Update>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <Error_Handler+0x8>
	...

080012b8 <SCH_Init>:
Task pTask[NUM_TASK];

uint8_t curr_task=0;
uint64_t tick=0;

void SCH_Init(){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<NUM_TASK; i++){
 80012be:	2300      	movs	r3, #0
 80012c0:	71fb      	strb	r3, [r7, #7]
 80012c2:	e006      	b.n	80012d2 <SCH_Init+0x1a>
		SCH_Delete_Task(i);
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f8f6 	bl	80014b8 <SCH_Delete_Task>
	for(uint8_t i=0; i<NUM_TASK; i++){
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	3301      	adds	r3, #1
 80012d0:	71fb      	strb	r3, [r7, #7]
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	2b13      	cmp	r3, #19
 80012d6:	d9f5      	bls.n	80012c4 <SCH_Init+0xc>
	}
	curr_task=0;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <SCH_Init+0x30>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200000dc 	.word	0x200000dc

080012ec <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
	if(curr_task< NUM_TASK){
 80012f8:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <SCH_Add_Task+0xb8>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b13      	cmp	r3, #19
 80012fe:	d84a      	bhi.n	8001396 <SCH_Add_Task+0xaa>
		pTask[curr_task].DELAY= DELAY;
 8001300:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	4619      	mov	r1, r3
 8001306:	4a28      	ldr	r2, [pc, #160]	; (80013a8 <SCH_Add_Task+0xbc>)
 8001308:	460b      	mov	r3, r1
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	440b      	add	r3, r1
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	3304      	adds	r3, #4
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	601a      	str	r2, [r3, #0]
		pTask[curr_task].NEXT_RUN= tick+DELAY;
 8001318:	4b24      	ldr	r3, [pc, #144]	; (80013ac <SCH_Add_Task+0xc0>)
 800131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131e:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	441a      	add	r2, r3
 8001328:	491f      	ldr	r1, [pc, #124]	; (80013a8 <SCH_Add_Task+0xbc>)
 800132a:	4603      	mov	r3, r0
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4403      	add	r3, r0
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	440b      	add	r3, r1
 8001334:	3310      	adds	r3, #16
 8001336:	601a      	str	r2, [r3, #0]
		pTask[curr_task].PERIOD= PERIOD;
 8001338:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <SCH_Add_Task+0xb8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4619      	mov	r1, r3
 800133e:	4a1a      	ldr	r2, [pc, #104]	; (80013a8 <SCH_Add_Task+0xbc>)
 8001340:	460b      	mov	r3, r1
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	440b      	add	r3, r1
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	3308      	adds	r3, #8
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	601a      	str	r2, [r3, #0]
		pTask[curr_task].TASK_ID= curr_task;
 8001350:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001352:	781a      	ldrb	r2, [r3, #0]
 8001354:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	4610      	mov	r0, r2
 800135c:	4a12      	ldr	r2, [pc, #72]	; (80013a8 <SCH_Add_Task+0xbc>)
 800135e:	460b      	mov	r3, r1
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	440b      	add	r3, r1
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	330c      	adds	r3, #12
 800136a:	6018      	str	r0, [r3, #0]
		pTask[curr_task].pFunction= pFunction;
 800136c:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <SCH_Add_Task+0xb8>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	4a0d      	ldr	r2, [pc, #52]	; (80013a8 <SCH_Add_Task+0xbc>)
 8001374:	460b      	mov	r3, r1
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	601a      	str	r2, [r3, #0]
		curr_task++;
 8001382:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <SCH_Add_Task+0xb8>)
 800138c:	701a      	strb	r2, [r3, #0]
		return curr_task-1;
 800138e:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	3b01      	subs	r3, #1
 8001394:	e001      	b.n	800139a <SCH_Add_Task+0xae>
	}
	return curr_task;
 8001396:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <SCH_Add_Task+0xb8>)
 8001398:	781b      	ldrb	r3, [r3, #0]

}
 800139a:	4618      	mov	r0, r3
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	200000dc 	.word	0x200000dc
 80013a8:	20000160 	.word	0x20000160
 80013ac:	200000e0 	.word	0x200000e0

080013b0 <SCH_Update>:

void SCH_Update(){
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
		tick++;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <SCH_Update+0x20>)
 80013b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ba:	1c50      	adds	r0, r2, #1
 80013bc:	f143 0100 	adc.w	r1, r3, #0
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <SCH_Update+0x20>)
 80013c2:	e9c3 0100 	strd	r0, r1, [r3]
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	200000e0 	.word	0x200000e0

080013d4 <runMe>:

int runMe(uint8_t tick, uint8_t Period){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	460a      	mov	r2, r1
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	4613      	mov	r3, r2
 80013e2:	71bb      	strb	r3, [r7, #6]
	if(tick-Period==0) return 1;
 80013e4:	79fa      	ldrb	r2, [r7, #7]
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d101      	bne.n	80013f0 <runMe+0x1c>
 80013ec:	2301      	movs	r3, #1
 80013ee:	e000      	b.n	80013f2 <runMe+0x1e>
	return 0;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
	for(int i=0; i< curr_task; i++){
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	e046      	b.n	8001496 <SCH_Dispatch_Tasks+0x9a>
		if(runMe(tick,pTask[i].NEXT_RUN)){
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <SCH_Dispatch_Tasks+0xb0>)
 800140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140e:	b2d0      	uxtb	r0, r2
 8001410:	4927      	ldr	r1, [pc, #156]	; (80014b0 <SCH_Dispatch_Tasks+0xb4>)
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	4613      	mov	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	4413      	add	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	3310      	adds	r3, #16
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff ffd5 	bl	80013d4 <runMe>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d02f      	beq.n	8001490 <SCH_Dispatch_Tasks+0x94>
			(*pTask[i].pFunction)();
 8001430:	491f      	ldr	r1, [pc, #124]	; (80014b0 <SCH_Dispatch_Tasks+0xb4>)
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	4613      	mov	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	440b      	add	r3, r1
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4798      	blx	r3
			if(pTask[i].PERIOD==0){
 8001442:	491b      	ldr	r1, [pc, #108]	; (80014b0 <SCH_Dispatch_Tasks+0xb4>)
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	3308      	adds	r3, #8
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d104      	bne.n	8001462 <SCH_Dispatch_Tasks+0x66>
				SCH_Delete_Task(i);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f82c 	bl	80014b8 <SCH_Delete_Task>
 8001460:	e016      	b.n	8001490 <SCH_Dispatch_Tasks+0x94>
			}
			else {
				pTask[i].NEXT_RUN= tick+ pTask[i].PERIOD;
 8001462:	4913      	ldr	r1, [pc, #76]	; (80014b0 <SCH_Dispatch_Tasks+0xb4>)
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	3308      	adds	r3, #8
 8001472:	6819      	ldr	r1, [r3, #0]
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <SCH_Dispatch_Tasks+0xb0>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	4613      	mov	r3, r2
 800147c:	4419      	add	r1, r3
 800147e:	480c      	ldr	r0, [pc, #48]	; (80014b0 <SCH_Dispatch_Tasks+0xb4>)
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4613      	mov	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4413      	add	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	4403      	add	r3, r0
 800148c:	3310      	adds	r3, #16
 800148e:	6019      	str	r1, [r3, #0]
	for(int i=0; i< curr_task; i++){
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3301      	adds	r3, #1
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <SCH_Dispatch_Tasks+0xb8>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	461a      	mov	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4293      	cmp	r3, r2
 80014a0:	dbb2      	blt.n	8001408 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200000e0 	.word	0x200000e0
 80014b0:	20000160 	.word	0x20000160
 80014b4:	200000dc 	.word	0x200000dc

080014b8 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t taskID){
 80014b8:	b4b0      	push	{r4, r5, r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	if(taskID<curr_task){
 80014c0:	4b1a      	ldr	r3, [pc, #104]	; (800152c <SCH_Delete_Task+0x74>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	461a      	mov	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d227      	bcs.n	800151c <SCH_Delete_Task+0x64>
		for(uint32_t i= taskID; i< curr_task-1; i++){
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	e017      	b.n	8001502 <SCH_Delete_Task+0x4a>
			pTask[i]= pTask[i+1];
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	4816      	ldr	r0, [pc, #88]	; (8001530 <SCH_Delete_Task+0x78>)
 80014d8:	68f9      	ldr	r1, [r7, #12]
 80014da:	460b      	mov	r3, r1
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4418      	add	r0, r3
 80014e4:	4912      	ldr	r1, [pc, #72]	; (8001530 <SCH_Delete_Task+0x78>)
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	4604      	mov	r4, r0
 80014f2:	461d      	mov	r5, r3
 80014f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f8:	682b      	ldr	r3, [r5, #0]
 80014fa:	6023      	str	r3, [r4, #0]
		for(uint32_t i= taskID; i< curr_task-1; i++){
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	4b0a      	ldr	r3, [pc, #40]	; (800152c <SCH_Delete_Task+0x74>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	3b01      	subs	r3, #1
 8001508:	461a      	mov	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4293      	cmp	r3, r2
 800150e:	d3e0      	bcc.n	80014d2 <SCH_Delete_Task+0x1a>
		}
		curr_task--;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <SCH_Delete_Task+0x74>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	3b01      	subs	r3, #1
 8001516:	b2da      	uxtb	r2, r3
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <SCH_Delete_Task+0x74>)
 800151a:	701a      	strb	r2, [r3, #0]
	}
	return taskID;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	b2db      	uxtb	r3, r3
}
 8001520:	4618      	mov	r0, r3
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	bcb0      	pop	{r4, r5, r7}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	200000dc 	.word	0x200000dc
 8001530:	20000160 	.word	0x20000160

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <HAL_MspInit+0x5c>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	4a14      	ldr	r2, [pc, #80]	; (8001590 <HAL_MspInit+0x5c>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6193      	str	r3, [r2, #24]
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_MspInit+0x5c>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <HAL_MspInit+0x5c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_MspInit+0x60>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4a04      	ldr	r2, [pc, #16]	; (8001594 <HAL_MspInit+0x60>)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	40021000 	.word	0x40021000
 8001594:	40010000 	.word	0x40010000

08001598 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015a8:	d113      	bne.n	80015d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0b      	ldr	r2, [pc, #44]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	201c      	movs	r0, #28
 80015c8:	f000 fa71 	bl	8001aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015cc:	201c      	movs	r0, #28
 80015ce:	f000 fa8a 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <NMI_Handler+0x4>

080015e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <MemManage_Handler+0x4>

080015f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <UsageFault_Handler+0x4>

080015fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr

08001616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001626:	f000 f94f 	bl	80018c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001634:	4802      	ldr	r0, [pc, #8]	; (8001640 <TIM2_IRQHandler+0x10>)
 8001636:	f001 f8ab 	bl	8002790 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000118 	.word	0x20000118

08001644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <set_timer0>:
int timer3_flag = 0;

int one_sec=100;
int one_sec_flag=0;

void set_timer0(int duration) {
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    timer0_counter = duration / TIMER_CYCLE;
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <set_timer0+0x28>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001662:	4a06      	ldr	r2, [pc, #24]	; (800167c <set_timer0+0x2c>)
 8001664:	6013      	str	r3, [r2, #0]
    timer0_flag = 0;
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <set_timer0+0x30>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	20000084 	.word	0x20000084
 800167c:	200000e8 	.word	0x200000e8
 8001680:	200000ec 	.word	0x200000ec

08001684 <timer0_run>:

void timer0_run() {
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
    if (timer0_counter > 0) {
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <timer0_run+0x2c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	dd0b      	ble.n	80016a8 <timer0_run+0x24>
        timer0_counter--;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <timer0_run+0x2c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	3b01      	subs	r3, #1
 8001696:	4a06      	ldr	r2, [pc, #24]	; (80016b0 <timer0_run+0x2c>)
 8001698:	6013      	str	r3, [r2, #0]
        if (timer0_counter == 0)
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <timer0_run+0x2c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d102      	bne.n	80016a8 <timer0_run+0x24>
            timer0_flag = 1;
 80016a2:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <timer0_run+0x30>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
    }
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr
 80016b0:	200000e8 	.word	0x200000e8
 80016b4:	200000ec 	.word	0x200000ec

080016b8 <timer1_run>:
void set_timer1(int duration) {
    timer1_counter = duration / TIMER_CYCLE;
    timer1_flag = 0;
}

void timer1_run() {
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
    if (timer1_counter > 0) {
 80016bc:	4b09      	ldr	r3, [pc, #36]	; (80016e4 <timer1_run+0x2c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	dd0b      	ble.n	80016dc <timer1_run+0x24>
        timer1_counter--;
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <timer1_run+0x2c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	4a06      	ldr	r2, [pc, #24]	; (80016e4 <timer1_run+0x2c>)
 80016cc:	6013      	str	r3, [r2, #0]
        if (timer1_counter == 0)
 80016ce:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <timer1_run+0x2c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d102      	bne.n	80016dc <timer1_run+0x24>
            timer1_flag = 1;
 80016d6:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <timer1_run+0x30>)
 80016d8:	2201      	movs	r2, #1
 80016da:	601a      	str	r2, [r3, #0]
    }
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	200000f0 	.word	0x200000f0
 80016e8:	200000f4 	.word	0x200000f4

080016ec <set_timer2>:

void set_timer2(int duration) {
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
    timer2_counter = duration / TIMER_CYCLE;
 80016f4:	4b07      	ldr	r3, [pc, #28]	; (8001714 <set_timer2+0x28>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80016fe:	4a06      	ldr	r2, [pc, #24]	; (8001718 <set_timer2+0x2c>)
 8001700:	6013      	str	r3, [r2, #0]
    timer2_flag = 0;
 8001702:	4b06      	ldr	r3, [pc, #24]	; (800171c <set_timer2+0x30>)
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000084 	.word	0x20000084
 8001718:	200000f8 	.word	0x200000f8
 800171c:	200000fc 	.word	0x200000fc

08001720 <timer2_run>:

void timer2_run() {
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
    if (timer2_counter > 0) {
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <timer2_run+0x2c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	dd0b      	ble.n	8001744 <timer2_run+0x24>
        timer2_counter--;
 800172c:	4b07      	ldr	r3, [pc, #28]	; (800174c <timer2_run+0x2c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	3b01      	subs	r3, #1
 8001732:	4a06      	ldr	r2, [pc, #24]	; (800174c <timer2_run+0x2c>)
 8001734:	6013      	str	r3, [r2, #0]
        if (timer2_counter == 0)
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <timer2_run+0x2c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d102      	bne.n	8001744 <timer2_run+0x24>
            timer2_flag = 1;
 800173e:	4b04      	ldr	r3, [pc, #16]	; (8001750 <timer2_run+0x30>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]
    }
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	200000f8 	.word	0x200000f8
 8001750:	200000fc 	.word	0x200000fc

08001754 <set_timer3>:

void set_timer3(int duration) {
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    timer3_counter = duration / TIMER_CYCLE;
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <set_timer3+0x28>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	fb92 f3f3 	sdiv	r3, r2, r3
 8001766:	4a06      	ldr	r2, [pc, #24]	; (8001780 <set_timer3+0x2c>)
 8001768:	6013      	str	r3, [r2, #0]
    timer3_flag = 0;
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <set_timer3+0x30>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000084 	.word	0x20000084
 8001780:	20000100 	.word	0x20000100
 8001784:	20000104 	.word	0x20000104

08001788 <timer3_run>:

void timer3_run() {
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
    if (timer3_counter > 0) {
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <timer3_run+0x2c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	dd0b      	ble.n	80017ac <timer3_run+0x24>
        timer3_counter--;
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <timer3_run+0x2c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	3b01      	subs	r3, #1
 800179a:	4a06      	ldr	r2, [pc, #24]	; (80017b4 <timer3_run+0x2c>)
 800179c:	6013      	str	r3, [r2, #0]
        if (timer3_counter == 0)
 800179e:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <timer3_run+0x2c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d102      	bne.n	80017ac <timer3_run+0x24>
            timer3_flag = 1;
 80017a6:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <timer3_run+0x30>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]
    }
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	20000100 	.word	0x20000100
 80017b8:	20000104 	.word	0x20000104

080017bc <one_sec_run>:

void one_sec_run(){
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
	one_sec--;
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <one_sec_run+0x2c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	4a08      	ldr	r2, [pc, #32]	; (80017e8 <one_sec_run+0x2c>)
 80017c8:	6013      	str	r3, [r2, #0]
	if(one_sec<=0){
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <one_sec_run+0x2c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	dc05      	bgt.n	80017de <one_sec_run+0x22>
		one_sec_flag=1;
 80017d2:	4b06      	ldr	r3, [pc, #24]	; (80017ec <one_sec_run+0x30>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
		one_sec=100;
 80017d8:	4b03      	ldr	r3, [pc, #12]	; (80017e8 <one_sec_run+0x2c>)
 80017da:	2264      	movs	r2, #100	; 0x64
 80017dc:	601a      	str	r2, [r3, #0]
	}

}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	20000088 	.word	0x20000088
 80017ec:	20000108 	.word	0x20000108

080017f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017f0:	f7ff ff28 	bl	8001644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017f4:	480b      	ldr	r0, [pc, #44]	; (8001824 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017f6:	490c      	ldr	r1, [pc, #48]	; (8001828 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017f8:	4a0c      	ldr	r2, [pc, #48]	; (800182c <LoopFillZerobss+0x16>)
  movs r3, #0
 80017fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017fc:	e002      	b.n	8001804 <LoopCopyDataInit>

080017fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001802:	3304      	adds	r3, #4

08001804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001808:	d3f9      	bcc.n	80017fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800180a:	4a09      	ldr	r2, [pc, #36]	; (8001830 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800180c:	4c09      	ldr	r4, [pc, #36]	; (8001834 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001810:	e001      	b.n	8001816 <LoopFillZerobss>

08001812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001814:	3204      	adds	r2, #4

08001816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001818:	d3fb      	bcc.n	8001812 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800181a:	f001 faf9 	bl	8002e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800181e:	f7ff fbcf 	bl	8000fc0 <main>
  bx lr
 8001822:	4770      	bx	lr
  ldr r0, =_sdata
 8001824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001828:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800182c:	08002eac 	.word	0x08002eac
  ldr r2, =_sbss
 8001830:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001834:	200002f4 	.word	0x200002f4

08001838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001838:	e7fe      	b.n	8001838 <ADC1_2_IRQHandler>
	...

0800183c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_Init+0x28>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a07      	ldr	r2, [pc, #28]	; (8001864 <HAL_Init+0x28>)
 8001846:	f043 0310 	orr.w	r3, r3, #16
 800184a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800184c:	2003      	movs	r0, #3
 800184e:	f000 f923 	bl	8001a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001852:	200f      	movs	r0, #15
 8001854:	f000 f808 	bl	8001868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001858:	f7ff fe6c 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40022000 	.word	0x40022000

08001868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_InitTick+0x54>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_InitTick+0x58>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001882:	fbb2 f3f3 	udiv	r3, r2, r3
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f93b 	bl	8001b02 <HAL_SYSTICK_Config>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e00e      	b.n	80018b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b0f      	cmp	r3, #15
 800189a:	d80a      	bhi.n	80018b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189c:	2200      	movs	r2, #0
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295
 80018a4:	f000 f903 	bl	8001aae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a8:	4a06      	ldr	r2, [pc, #24]	; (80018c4 <HAL_InitTick+0x5c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e000      	b.n	80018b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000080 	.word	0x20000080
 80018c0:	20000090 	.word	0x20000090
 80018c4:	2000008c 	.word	0x2000008c

080018c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018cc:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <HAL_IncTick+0x1c>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <HAL_IncTick+0x20>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4413      	add	r3, r2
 80018d8:	4a03      	ldr	r2, [pc, #12]	; (80018e8 <HAL_IncTick+0x20>)
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	20000090 	.word	0x20000090
 80018e8:	200002f0 	.word	0x200002f0

080018ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return uwTick;
 80018f0:	4b02      	ldr	r3, [pc, #8]	; (80018fc <HAL_GetTick+0x10>)
 80018f2:	681b      	ldr	r3, [r3, #0]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	200002f0 	.word	0x200002f0

08001900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800191c:	4013      	ands	r3, r2
 800191e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001932:	4a04      	ldr	r2, [pc, #16]	; (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	60d3      	str	r3, [r2, #12]
}
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800194c:	4b04      	ldr	r3, [pc, #16]	; (8001960 <__NVIC_GetPriorityGrouping+0x18>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	f003 0307 	and.w	r3, r3, #7
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	2b00      	cmp	r3, #0
 8001974:	db0b      	blt.n	800198e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	f003 021f 	and.w	r2, r3, #31
 800197c:	4906      	ldr	r1, [pc, #24]	; (8001998 <__NVIC_EnableIRQ+0x34>)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	2001      	movs	r0, #1
 8001986:	fa00 f202 	lsl.w	r2, r0, r2
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr
 8001998:	e000e100 	.word	0xe000e100

0800199c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	6039      	str	r1, [r7, #0]
 80019a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	db0a      	blt.n	80019c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	490c      	ldr	r1, [pc, #48]	; (80019e8 <__NVIC_SetPriority+0x4c>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	0112      	lsls	r2, r2, #4
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	440b      	add	r3, r1
 80019c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c4:	e00a      	b.n	80019dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4908      	ldr	r1, [pc, #32]	; (80019ec <__NVIC_SetPriority+0x50>)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	3b04      	subs	r3, #4
 80019d4:	0112      	lsls	r2, r2, #4
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	440b      	add	r3, r1
 80019da:	761a      	strb	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f1c3 0307 	rsb	r3, r3, #7
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	bf28      	it	cs
 8001a0e:	2304      	movcs	r3, #4
 8001a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3304      	adds	r3, #4
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d902      	bls.n	8001a20 <NVIC_EncodePriority+0x30>
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3b03      	subs	r3, #3
 8001a1e:	e000      	b.n	8001a22 <NVIC_EncodePriority+0x32>
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	f04f 32ff 	mov.w	r2, #4294967295
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43da      	mvns	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	401a      	ands	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	43d9      	mvns	r1, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	4313      	orrs	r3, r2
         );
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr

08001a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a64:	d301      	bcc.n	8001a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00f      	b.n	8001a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6a:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <SysTick_Config+0x40>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a72:	210f      	movs	r1, #15
 8001a74:	f04f 30ff 	mov.w	r0, #4294967295
 8001a78:	f7ff ff90 	bl	800199c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a7c:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <SysTick_Config+0x40>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a82:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <SysTick_Config+0x40>)
 8001a84:	2207      	movs	r2, #7
 8001a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	e000e010 	.word	0xe000e010

08001a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ff2d 	bl	8001900 <__NVIC_SetPriorityGrouping>
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b086      	sub	sp, #24
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac0:	f7ff ff42 	bl	8001948 <__NVIC_GetPriorityGrouping>
 8001ac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	6978      	ldr	r0, [r7, #20]
 8001acc:	f7ff ff90 	bl	80019f0 <NVIC_EncodePriority>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff5f 	bl	800199c <__NVIC_SetPriority>
}
 8001ade:	bf00      	nop
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4603      	mov	r3, r0
 8001aee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff35 	bl	8001964 <__NVIC_EnableIRQ>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffa2 	bl	8001a54 <SysTick_Config>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b08b      	sub	sp, #44	; 0x2c
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2e:	e148      	b.n	8001dc2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b30:	2201      	movs	r2, #1
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	69fa      	ldr	r2, [r7, #28]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	f040 8137 	bne.w	8001dbc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	4aa3      	ldr	r2, [pc, #652]	; (8001de0 <HAL_GPIO_Init+0x2c4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d05e      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
 8001b58:	4aa1      	ldr	r2, [pc, #644]	; (8001de0 <HAL_GPIO_Init+0x2c4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d875      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b5e:	4aa1      	ldr	r2, [pc, #644]	; (8001de4 <HAL_GPIO_Init+0x2c8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d058      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
 8001b64:	4a9f      	ldr	r2, [pc, #636]	; (8001de4 <HAL_GPIO_Init+0x2c8>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d86f      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b6a:	4a9f      	ldr	r2, [pc, #636]	; (8001de8 <HAL_GPIO_Init+0x2cc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d052      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
 8001b70:	4a9d      	ldr	r2, [pc, #628]	; (8001de8 <HAL_GPIO_Init+0x2cc>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d869      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b76:	4a9d      	ldr	r2, [pc, #628]	; (8001dec <HAL_GPIO_Init+0x2d0>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d04c      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
 8001b7c:	4a9b      	ldr	r2, [pc, #620]	; (8001dec <HAL_GPIO_Init+0x2d0>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d863      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b82:	4a9b      	ldr	r2, [pc, #620]	; (8001df0 <HAL_GPIO_Init+0x2d4>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d046      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
 8001b88:	4a99      	ldr	r2, [pc, #612]	; (8001df0 <HAL_GPIO_Init+0x2d4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d85d      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b8e:	2b12      	cmp	r3, #18
 8001b90:	d82a      	bhi.n	8001be8 <HAL_GPIO_Init+0xcc>
 8001b92:	2b12      	cmp	r3, #18
 8001b94:	d859      	bhi.n	8001c4a <HAL_GPIO_Init+0x12e>
 8001b96:	a201      	add	r2, pc, #4	; (adr r2, 8001b9c <HAL_GPIO_Init+0x80>)
 8001b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b9c:	08001c17 	.word	0x08001c17
 8001ba0:	08001bf1 	.word	0x08001bf1
 8001ba4:	08001c03 	.word	0x08001c03
 8001ba8:	08001c45 	.word	0x08001c45
 8001bac:	08001c4b 	.word	0x08001c4b
 8001bb0:	08001c4b 	.word	0x08001c4b
 8001bb4:	08001c4b 	.word	0x08001c4b
 8001bb8:	08001c4b 	.word	0x08001c4b
 8001bbc:	08001c4b 	.word	0x08001c4b
 8001bc0:	08001c4b 	.word	0x08001c4b
 8001bc4:	08001c4b 	.word	0x08001c4b
 8001bc8:	08001c4b 	.word	0x08001c4b
 8001bcc:	08001c4b 	.word	0x08001c4b
 8001bd0:	08001c4b 	.word	0x08001c4b
 8001bd4:	08001c4b 	.word	0x08001c4b
 8001bd8:	08001c4b 	.word	0x08001c4b
 8001bdc:	08001c4b 	.word	0x08001c4b
 8001be0:	08001bf9 	.word	0x08001bf9
 8001be4:	08001c0d 	.word	0x08001c0d
 8001be8:	4a82      	ldr	r2, [pc, #520]	; (8001df4 <HAL_GPIO_Init+0x2d8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d013      	beq.n	8001c16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bee:	e02c      	b.n	8001c4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	623b      	str	r3, [r7, #32]
          break;
 8001bf6:	e029      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	623b      	str	r3, [r7, #32]
          break;
 8001c00:	e024      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	3308      	adds	r3, #8
 8001c08:	623b      	str	r3, [r7, #32]
          break;
 8001c0a:	e01f      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	330c      	adds	r3, #12
 8001c12:	623b      	str	r3, [r7, #32]
          break;
 8001c14:	e01a      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d102      	bne.n	8001c24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c1e:	2304      	movs	r3, #4
 8001c20:	623b      	str	r3, [r7, #32]
          break;
 8001c22:	e013      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d105      	bne.n	8001c38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c2c:	2308      	movs	r3, #8
 8001c2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69fa      	ldr	r2, [r7, #28]
 8001c34:	611a      	str	r2, [r3, #16]
          break;
 8001c36:	e009      	b.n	8001c4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69fa      	ldr	r2, [r7, #28]
 8001c40:	615a      	str	r2, [r3, #20]
          break;
 8001c42:	e003      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c44:	2300      	movs	r3, #0
 8001c46:	623b      	str	r3, [r7, #32]
          break;
 8001c48:	e000      	b.n	8001c4c <HAL_GPIO_Init+0x130>
          break;
 8001c4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	2bff      	cmp	r3, #255	; 0xff
 8001c50:	d801      	bhi.n	8001c56 <HAL_GPIO_Init+0x13a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	e001      	b.n	8001c5a <HAL_GPIO_Init+0x13e>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3304      	adds	r3, #4
 8001c5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	2bff      	cmp	r3, #255	; 0xff
 8001c60:	d802      	bhi.n	8001c68 <HAL_GPIO_Init+0x14c>
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	e002      	b.n	8001c6e <HAL_GPIO_Init+0x152>
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	3b08      	subs	r3, #8
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	210f      	movs	r1, #15
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	401a      	ands	r2, r3
 8001c80:	6a39      	ldr	r1, [r7, #32]
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	fa01 f303 	lsl.w	r3, r1, r3
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8090 	beq.w	8001dbc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c9c:	4b56      	ldr	r3, [pc, #344]	; (8001df8 <HAL_GPIO_Init+0x2dc>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	4a55      	ldr	r2, [pc, #340]	; (8001df8 <HAL_GPIO_Init+0x2dc>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6193      	str	r3, [r2, #24]
 8001ca8:	4b53      	ldr	r3, [pc, #332]	; (8001df8 <HAL_GPIO_Init+0x2dc>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cb4:	4a51      	ldr	r2, [pc, #324]	; (8001dfc <HAL_GPIO_Init+0x2e0>)
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb8:	089b      	lsrs	r3, r3, #2
 8001cba:	3302      	adds	r3, #2
 8001cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	220f      	movs	r2, #15
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a49      	ldr	r2, [pc, #292]	; (8001e00 <HAL_GPIO_Init+0x2e4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d00d      	beq.n	8001cfc <HAL_GPIO_Init+0x1e0>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a48      	ldr	r2, [pc, #288]	; (8001e04 <HAL_GPIO_Init+0x2e8>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d007      	beq.n	8001cf8 <HAL_GPIO_Init+0x1dc>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a47      	ldr	r2, [pc, #284]	; (8001e08 <HAL_GPIO_Init+0x2ec>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_GPIO_Init+0x1d8>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e004      	b.n	8001cfe <HAL_GPIO_Init+0x1e2>
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e002      	b.n	8001cfe <HAL_GPIO_Init+0x1e2>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <HAL_GPIO_Init+0x1e2>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d00:	f002 0203 	and.w	r2, r2, #3
 8001d04:	0092      	lsls	r2, r2, #2
 8001d06:	4093      	lsls	r3, r2
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d0e:	493b      	ldr	r1, [pc, #236]	; (8001dfc <HAL_GPIO_Init+0x2e0>)
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d28:	4b38      	ldr	r3, [pc, #224]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	4937      	ldr	r1, [pc, #220]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	608b      	str	r3, [r1, #8]
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d36:	4b35      	ldr	r3, [pc, #212]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	4933      	ldr	r1, [pc, #204]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d50:	4b2e      	ldr	r3, [pc, #184]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	492d      	ldr	r1, [pc, #180]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	60cb      	str	r3, [r1, #12]
 8001d5c:	e006      	b.n	8001d6c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d5e:	4b2b      	ldr	r3, [pc, #172]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	4929      	ldr	r1, [pc, #164]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d78:	4b24      	ldr	r3, [pc, #144]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	4923      	ldr	r1, [pc, #140]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d86:	4b21      	ldr	r3, [pc, #132]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	491f      	ldr	r1, [pc, #124]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001da0:	4b1a      	ldr	r3, [pc, #104]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4919      	ldr	r1, [pc, #100]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	600b      	str	r3, [r1, #0]
 8001dac:	e006      	b.n	8001dbc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dae:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	4915      	ldr	r1, [pc, #84]	; (8001e0c <HAL_GPIO_Init+0x2f0>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f aeaf 	bne.w	8001b30 <HAL_GPIO_Init+0x14>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	372c      	adds	r7, #44	; 0x2c
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	10320000 	.word	0x10320000
 8001de4:	10310000 	.word	0x10310000
 8001de8:	10220000 	.word	0x10220000
 8001dec:	10210000 	.word	0x10210000
 8001df0:	10120000 	.word	0x10120000
 8001df4:	10110000 	.word	0x10110000
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010000 	.word	0x40010000
 8001e00:	40010800 	.word	0x40010800
 8001e04:	40010c00 	.word	0x40010c00
 8001e08:	40011000 	.word	0x40011000
 8001e0c:	40010400 	.word	0x40010400

08001e10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	887b      	ldrh	r3, [r7, #2]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
 8001e2c:	e001      	b.n	8001e32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	807b      	strh	r3, [r7, #2]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e4e:	787b      	ldrb	r3, [r7, #1]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e54:	887a      	ldrh	r2, [r7, #2]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e5a:	e003      	b.n	8001e64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	041a      	lsls	r2, r3, #16
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	611a      	str	r2, [r3, #16]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr

08001e6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b085      	sub	sp, #20
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e80:	887a      	ldrh	r2, [r7, #2]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	4013      	ands	r3, r2
 8001e86:	041a      	lsls	r2, r3, #16
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	43d9      	mvns	r1, r3
 8001e8c:	887b      	ldrh	r3, [r7, #2]
 8001e8e:	400b      	ands	r3, r1
 8001e90:	431a      	orrs	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	611a      	str	r2, [r3, #16]
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e26c      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 8087 	beq.w	8001fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ec0:	4b92      	ldr	r3, [pc, #584]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 030c 	and.w	r3, r3, #12
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d00c      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ecc:	4b8f      	ldr	r3, [pc, #572]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d112      	bne.n	8001efe <HAL_RCC_OscConfig+0x5e>
 8001ed8:	4b8c      	ldr	r3, [pc, #560]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ee4:	d10b      	bne.n	8001efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee6:	4b89      	ldr	r3, [pc, #548]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d06c      	beq.n	8001fcc <HAL_RCC_OscConfig+0x12c>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d168      	bne.n	8001fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e246      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f06:	d106      	bne.n	8001f16 <HAL_RCC_OscConfig+0x76>
 8001f08:	4b80      	ldr	r3, [pc, #512]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a7f      	ldr	r2, [pc, #508]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	e02e      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10c      	bne.n	8001f38 <HAL_RCC_OscConfig+0x98>
 8001f1e:	4b7b      	ldr	r3, [pc, #492]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a7a      	ldr	r2, [pc, #488]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	4b78      	ldr	r3, [pc, #480]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a77      	ldr	r2, [pc, #476]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	e01d      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0xbc>
 8001f42:	4b72      	ldr	r3, [pc, #456]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a71      	ldr	r2, [pc, #452]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b6f      	ldr	r3, [pc, #444]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a6e      	ldr	r2, [pc, #440]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e00b      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f5c:	4b6b      	ldr	r3, [pc, #428]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a6a      	ldr	r2, [pc, #424]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	4b68      	ldr	r3, [pc, #416]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a67      	ldr	r2, [pc, #412]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d013      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff fcb6 	bl	80018ec <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f84:	f7ff fcb2 	bl	80018ec <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b64      	cmp	r3, #100	; 0x64
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e1fa      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b5d      	ldr	r3, [pc, #372]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0xe4>
 8001fa2:	e014      	b.n	8001fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fca2 	bl	80018ec <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fac:	f7ff fc9e 	bl	80018ec <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	; 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e1e6      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fbe:	4b53      	ldr	r3, [pc, #332]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x10c>
 8001fca:	e000      	b.n	8001fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d063      	beq.n	80020a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fda:	4b4c      	ldr	r3, [pc, #304]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00b      	beq.n	8001ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fe6:	4b49      	ldr	r3, [pc, #292]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d11c      	bne.n	800202c <HAL_RCC_OscConfig+0x18c>
 8001ff2:	4b46      	ldr	r3, [pc, #280]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d116      	bne.n	800202c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffe:	4b43      	ldr	r3, [pc, #268]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d005      	beq.n	8002016 <HAL_RCC_OscConfig+0x176>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d001      	beq.n	8002016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e1ba      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002016:	4b3d      	ldr	r3, [pc, #244]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4939      	ldr	r1, [pc, #228]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002026:	4313      	orrs	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800202a:	e03a      	b.n	80020a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d020      	beq.n	8002076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002034:	4b36      	ldr	r3, [pc, #216]	; (8002110 <HAL_RCC_OscConfig+0x270>)
 8002036:	2201      	movs	r2, #1
 8002038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203a:	f7ff fc57 	bl	80018ec <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002042:	f7ff fc53 	bl	80018ec <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e19b      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	4b2d      	ldr	r3, [pc, #180]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002060:	4b2a      	ldr	r3, [pc, #168]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	4927      	ldr	r1, [pc, #156]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002070:	4313      	orrs	r3, r2
 8002072:	600b      	str	r3, [r1, #0]
 8002074:	e015      	b.n	80020a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002076:	4b26      	ldr	r3, [pc, #152]	; (8002110 <HAL_RCC_OscConfig+0x270>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7ff fc36 	bl	80018ec <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002084:	f7ff fc32 	bl	80018ec <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e17a      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d03a      	beq.n	8002124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d019      	beq.n	80020ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020b6:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_RCC_OscConfig+0x274>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020bc:	f7ff fc16 	bl	80018ec <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7ff fc12 	bl	80018ec <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e15a      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d6:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_RCC_OscConfig+0x26c>)
 80020d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d0f0      	beq.n	80020c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f000 fa9a 	bl	800261c <RCC_Delay>
 80020e8:	e01c      	b.n	8002124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_RCC_OscConfig+0x274>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f0:	f7ff fbfc 	bl	80018ec <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f6:	e00f      	b.n	8002118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f8:	f7ff fbf8 	bl	80018ec <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d908      	bls.n	8002118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e140      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
 800210a:	bf00      	nop
 800210c:	40021000 	.word	0x40021000
 8002110:	42420000 	.word	0x42420000
 8002114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002118:	4b9e      	ldr	r3, [pc, #632]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 800211a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1e9      	bne.n	80020f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 80a6 	beq.w	800227e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002136:	4b97      	ldr	r3, [pc, #604]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10d      	bne.n	800215e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	4b94      	ldr	r3, [pc, #592]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	4a93      	ldr	r2, [pc, #588]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214c:	61d3      	str	r3, [r2, #28]
 800214e:	4b91      	ldr	r3, [pc, #580]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800215a:	2301      	movs	r3, #1
 800215c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215e:	4b8e      	ldr	r3, [pc, #568]	; (8002398 <HAL_RCC_OscConfig+0x4f8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002166:	2b00      	cmp	r3, #0
 8002168:	d118      	bne.n	800219c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800216a:	4b8b      	ldr	r3, [pc, #556]	; (8002398 <HAL_RCC_OscConfig+0x4f8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a8a      	ldr	r2, [pc, #552]	; (8002398 <HAL_RCC_OscConfig+0x4f8>)
 8002170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002176:	f7ff fbb9 	bl	80018ec <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217e:	f7ff fbb5 	bl	80018ec <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b64      	cmp	r3, #100	; 0x64
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e0fd      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	4b81      	ldr	r3, [pc, #516]	; (8002398 <HAL_RCC_OscConfig+0x4f8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x312>
 80021a4:	4b7b      	ldr	r3, [pc, #492]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4a7a      	ldr	r2, [pc, #488]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	6213      	str	r3, [r2, #32]
 80021b0:	e02d      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10c      	bne.n	80021d4 <HAL_RCC_OscConfig+0x334>
 80021ba:	4b76      	ldr	r3, [pc, #472]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4a75      	ldr	r2, [pc, #468]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	6213      	str	r3, [r2, #32]
 80021c6:	4b73      	ldr	r3, [pc, #460]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4a72      	ldr	r2, [pc, #456]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021cc:	f023 0304 	bic.w	r3, r3, #4
 80021d0:	6213      	str	r3, [r2, #32]
 80021d2:	e01c      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d10c      	bne.n	80021f6 <HAL_RCC_OscConfig+0x356>
 80021dc:	4b6d      	ldr	r3, [pc, #436]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	4a6c      	ldr	r2, [pc, #432]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021e2:	f043 0304 	orr.w	r3, r3, #4
 80021e6:	6213      	str	r3, [r2, #32]
 80021e8:	4b6a      	ldr	r3, [pc, #424]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4a69      	ldr	r2, [pc, #420]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6213      	str	r3, [r2, #32]
 80021f4:	e00b      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021f6:	4b67      	ldr	r3, [pc, #412]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	4a66      	ldr	r2, [pc, #408]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80021fc:	f023 0301 	bic.w	r3, r3, #1
 8002200:	6213      	str	r3, [r2, #32]
 8002202:	4b64      	ldr	r3, [pc, #400]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	4a63      	ldr	r2, [pc, #396]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002208:	f023 0304 	bic.w	r3, r3, #4
 800220c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d015      	beq.n	8002242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002216:	f7ff fb69 	bl	80018ec <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800221c:	e00a      	b.n	8002234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221e:	f7ff fb65 	bl	80018ec <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	f241 3288 	movw	r2, #5000	; 0x1388
 800222c:	4293      	cmp	r3, r2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e0ab      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002234:	4b57      	ldr	r3, [pc, #348]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0ee      	beq.n	800221e <HAL_RCC_OscConfig+0x37e>
 8002240:	e014      	b.n	800226c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002242:	f7ff fb53 	bl	80018ec <HAL_GetTick>
 8002246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002248:	e00a      	b.n	8002260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800224a:	f7ff fb4f 	bl	80018ec <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	f241 3288 	movw	r2, #5000	; 0x1388
 8002258:	4293      	cmp	r3, r2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e095      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002260:	4b4c      	ldr	r3, [pc, #304]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1ee      	bne.n	800224a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800226c:	7dfb      	ldrb	r3, [r7, #23]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d105      	bne.n	800227e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002272:	4b48      	ldr	r3, [pc, #288]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	4a47      	ldr	r2, [pc, #284]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800227c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 8081 	beq.w	800238a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002288:	4b42      	ldr	r3, [pc, #264]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 030c 	and.w	r3, r3, #12
 8002290:	2b08      	cmp	r3, #8
 8002292:	d061      	beq.n	8002358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d146      	bne.n	800232a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229c:	4b3f      	ldr	r3, [pc, #252]	; (800239c <HAL_RCC_OscConfig+0x4fc>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a2:	f7ff fb23 	bl	80018ec <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022aa:	f7ff fb1f 	bl	80018ec <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e067      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022bc:	4b35      	ldr	r3, [pc, #212]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d0:	d108      	bne.n	80022e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022d2:	4b30      	ldr	r3, [pc, #192]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	492d      	ldr	r1, [pc, #180]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e4:	4b2b      	ldr	r3, [pc, #172]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a19      	ldr	r1, [r3, #32]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f4:	430b      	orrs	r3, r1
 80022f6:	4927      	ldr	r1, [pc, #156]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022fc:	4b27      	ldr	r3, [pc, #156]	; (800239c <HAL_RCC_OscConfig+0x4fc>)
 80022fe:	2201      	movs	r2, #1
 8002300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002302:	f7ff faf3 	bl	80018ec <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230a:	f7ff faef 	bl	80018ec <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e037      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800231c:	4b1d      	ldr	r3, [pc, #116]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x46a>
 8002328:	e02f      	b.n	800238a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232a:	4b1c      	ldr	r3, [pc, #112]	; (800239c <HAL_RCC_OscConfig+0x4fc>)
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7ff fadc 	bl	80018ec <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002338:	f7ff fad8 	bl	80018ec <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e020      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800234a:	4b12      	ldr	r3, [pc, #72]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x498>
 8002356:	e018      	b.n	800238a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d101      	bne.n	8002364 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e013      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <HAL_RCC_OscConfig+0x4f4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	429a      	cmp	r2, r3
 8002376:	d106      	bne.n	8002386 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d001      	beq.n	800238a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3718      	adds	r7, #24
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40021000 	.word	0x40021000
 8002398:	40007000 	.word	0x40007000
 800239c:	42420060 	.word	0x42420060

080023a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d101      	bne.n	80023b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e0d0      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023b4:	4b6a      	ldr	r3, [pc, #424]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d910      	bls.n	80023e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b67      	ldr	r3, [pc, #412]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 0207 	bic.w	r2, r3, #7
 80023ca:	4965      	ldr	r1, [pc, #404]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d2:	4b63      	ldr	r3, [pc, #396]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d001      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e0b8      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d020      	beq.n	8002432 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d005      	beq.n	8002408 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023fc:	4b59      	ldr	r3, [pc, #356]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	4a58      	ldr	r2, [pc, #352]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002402:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002406:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0308 	and.w	r3, r3, #8
 8002410:	2b00      	cmp	r3, #0
 8002412:	d005      	beq.n	8002420 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002414:	4b53      	ldr	r3, [pc, #332]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	4a52      	ldr	r2, [pc, #328]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800241a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800241e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002420:	4b50      	ldr	r3, [pc, #320]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	494d      	ldr	r1, [pc, #308]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800242e:	4313      	orrs	r3, r2
 8002430:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d040      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d107      	bne.n	8002456 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	4b47      	ldr	r3, [pc, #284]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d115      	bne.n	800247e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e07f      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	2b02      	cmp	r3, #2
 800245c:	d107      	bne.n	800246e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800245e:	4b41      	ldr	r3, [pc, #260]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d109      	bne.n	800247e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e073      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800246e:	4b3d      	ldr	r3, [pc, #244]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e06b      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800247e:	4b39      	ldr	r3, [pc, #228]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f023 0203 	bic.w	r2, r3, #3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	4936      	ldr	r1, [pc, #216]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800248c:	4313      	orrs	r3, r2
 800248e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002490:	f7ff fa2c 	bl	80018ec <HAL_GetTick>
 8002494:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002496:	e00a      	b.n	80024ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002498:	f7ff fa28 	bl	80018ec <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e053      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ae:	4b2d      	ldr	r3, [pc, #180]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f003 020c 	and.w	r2, r3, #12
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	429a      	cmp	r2, r3
 80024be:	d1eb      	bne.n	8002498 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024c0:	4b27      	ldr	r3, [pc, #156]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d210      	bcs.n	80024f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ce:	4b24      	ldr	r3, [pc, #144]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f023 0207 	bic.w	r2, r3, #7
 80024d6:	4922      	ldr	r1, [pc, #136]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	4313      	orrs	r3, r2
 80024dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024de:	4b20      	ldr	r3, [pc, #128]	; (8002560 <HAL_RCC_ClockConfig+0x1c0>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d001      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e032      	b.n	8002556 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d008      	beq.n	800250e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024fc:	4b19      	ldr	r3, [pc, #100]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4916      	ldr	r1, [pc, #88]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	4313      	orrs	r3, r2
 800250c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d009      	beq.n	800252e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800251a:	4b12      	ldr	r3, [pc, #72]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	00db      	lsls	r3, r3, #3
 8002528:	490e      	ldr	r1, [pc, #56]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	4313      	orrs	r3, r2
 800252c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800252e:	f000 f821 	bl	8002574 <HAL_RCC_GetSysClockFreq>
 8002532:	4602      	mov	r2, r0
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	091b      	lsrs	r3, r3, #4
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	490a      	ldr	r1, [pc, #40]	; (8002568 <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	5ccb      	ldrb	r3, [r1, r3]
 8002542:	fa22 f303 	lsr.w	r3, r2, r3
 8002546:	4a09      	ldr	r2, [pc, #36]	; (800256c <HAL_RCC_ClockConfig+0x1cc>)
 8002548:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <HAL_RCC_ClockConfig+0x1d0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff f98a 	bl	8001868 <HAL_InitTick>

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40022000 	.word	0x40022000
 8002564:	40021000 	.word	0x40021000
 8002568:	08002e80 	.word	0x08002e80
 800256c:	20000080 	.word	0x20000080
 8002570:	2000008c 	.word	0x2000008c

08002574 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	2300      	movs	r3, #0
 8002588:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800258e:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <HAL_RCC_GetSysClockFreq+0x94>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b04      	cmp	r3, #4
 800259c:	d002      	beq.n	80025a4 <HAL_RCC_GetSysClockFreq+0x30>
 800259e:	2b08      	cmp	r3, #8
 80025a0:	d003      	beq.n	80025aa <HAL_RCC_GetSysClockFreq+0x36>
 80025a2:	e027      	b.n	80025f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025a4:	4b19      	ldr	r3, [pc, #100]	; (800260c <HAL_RCC_GetSysClockFreq+0x98>)
 80025a6:	613b      	str	r3, [r7, #16]
      break;
 80025a8:	e027      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	0c9b      	lsrs	r3, r3, #18
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	4a17      	ldr	r2, [pc, #92]	; (8002610 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025b4:	5cd3      	ldrb	r3, [r2, r3]
 80025b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d010      	beq.n	80025e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025c2:	4b11      	ldr	r3, [pc, #68]	; (8002608 <HAL_RCC_GetSysClockFreq+0x94>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	0c5b      	lsrs	r3, r3, #17
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	4a11      	ldr	r2, [pc, #68]	; (8002614 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025ce:	5cd3      	ldrb	r3, [r2, r3]
 80025d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a0d      	ldr	r2, [pc, #52]	; (800260c <HAL_RCC_GetSysClockFreq+0x98>)
 80025d6:	fb02 f203 	mul.w	r2, r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	e004      	b.n	80025ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a0c      	ldr	r2, [pc, #48]	; (8002618 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025e8:	fb02 f303 	mul.w	r3, r2, r3
 80025ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	613b      	str	r3, [r7, #16]
      break;
 80025f2:	e002      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <HAL_RCC_GetSysClockFreq+0x98>)
 80025f6:	613b      	str	r3, [r7, #16]
      break;
 80025f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025fa:	693b      	ldr	r3, [r7, #16]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	371c      	adds	r7, #28
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	40021000 	.word	0x40021000
 800260c:	007a1200 	.word	0x007a1200
 8002610:	08002e90 	.word	0x08002e90
 8002614:	08002ea0 	.word	0x08002ea0
 8002618:	003d0900 	.word	0x003d0900

0800261c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002624:	4b0a      	ldr	r3, [pc, #40]	; (8002650 <RCC_Delay+0x34>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <RCC_Delay+0x38>)
 800262a:	fba2 2303 	umull	r2, r3, r2, r3
 800262e:	0a5b      	lsrs	r3, r3, #9
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002638:	bf00      	nop
  }
  while (Delay --);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	1e5a      	subs	r2, r3, #1
 800263e:	60fa      	str	r2, [r7, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f9      	bne.n	8002638 <RCC_Delay+0x1c>
}
 8002644:	bf00      	nop
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	20000080 	.word	0x20000080
 8002654:	10624dd3 	.word	0x10624dd3

08002658 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e041      	b.n	80026ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d106      	bne.n	8002684 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7fe ff8a 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2202      	movs	r2, #2
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3304      	adds	r3, #4
 8002694:	4619      	mov	r1, r3
 8002696:	4610      	mov	r0, r2
 8002698:	f000 fa56 	bl	8002b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b01      	cmp	r3, #1
 800270a:	d001      	beq.n	8002710 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e035      	b.n	800277c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2202      	movs	r2, #2
 8002714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f042 0201 	orr.w	r2, r2, #1
 8002726:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a16      	ldr	r2, [pc, #88]	; (8002788 <HAL_TIM_Base_Start_IT+0x90>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d009      	beq.n	8002746 <HAL_TIM_Base_Start_IT+0x4e>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800273a:	d004      	beq.n	8002746 <HAL_TIM_Base_Start_IT+0x4e>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a12      	ldr	r2, [pc, #72]	; (800278c <HAL_TIM_Base_Start_IT+0x94>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d111      	bne.n	800276a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2b06      	cmp	r3, #6
 8002756:	d010      	beq.n	800277a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002768:	e007      	b.n	800277a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f042 0201 	orr.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40012c00 	.word	0x40012c00
 800278c:	40000400 	.word	0x40000400

08002790 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d020      	beq.n	80027f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01b      	beq.n	80027f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f06f 0202 	mvn.w	r2, #2
 80027c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f998 	bl	8002b10 <HAL_TIM_IC_CaptureCallback>
 80027e0:	e005      	b.n	80027ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f98b 	bl	8002afe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f99a 	bl	8002b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d020      	beq.n	8002840 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	2b00      	cmp	r3, #0
 8002806:	d01b      	beq.n	8002840 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0204 	mvn.w	r2, #4
 8002810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2202      	movs	r2, #2
 8002816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f972 	bl	8002b10 <HAL_TIM_IC_CaptureCallback>
 800282c:	e005      	b.n	800283a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f965 	bl	8002afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 f974 	bl	8002b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d020      	beq.n	800288c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01b      	beq.n	800288c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f06f 0208 	mvn.w	r2, #8
 800285c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2204      	movs	r2, #4
 8002862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f94c 	bl	8002b10 <HAL_TIM_IC_CaptureCallback>
 8002878:	e005      	b.n	8002886 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 f93f 	bl	8002afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f94e 	bl	8002b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f003 0310 	and.w	r3, r3, #16
 8002892:	2b00      	cmp	r3, #0
 8002894:	d020      	beq.n	80028d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f003 0310 	and.w	r3, r3, #16
 800289c:	2b00      	cmp	r3, #0
 800289e:	d01b      	beq.n	80028d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f06f 0210 	mvn.w	r2, #16
 80028a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2208      	movs	r2, #8
 80028ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f926 	bl	8002b10 <HAL_TIM_IC_CaptureCallback>
 80028c4:	e005      	b.n	80028d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 f919 	bl	8002afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 f928 	bl	8002b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00c      	beq.n	80028fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d007      	beq.n	80028fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0201 	mvn.w	r2, #1
 80028f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe fcce 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00c      	beq.n	8002920 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fa6f 	bl	8002dfe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00c      	beq.n	8002944 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800293c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f8f8 	bl	8002b34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00c      	beq.n	8002968 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 0320 	and.w	r3, r3, #32
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0220 	mvn.w	r2, #32
 8002960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 fa42 	bl	8002dec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002968:	bf00      	nop
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_TIM_ConfigClockSource+0x1c>
 8002988:	2302      	movs	r3, #2
 800298a:	e0b4      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x186>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2202      	movs	r2, #2
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c4:	d03e      	beq.n	8002a44 <HAL_TIM_ConfigClockSource+0xd4>
 80029c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ca:	f200 8087 	bhi.w	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d2:	f000 8086 	beq.w	8002ae2 <HAL_TIM_ConfigClockSource+0x172>
 80029d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029da:	d87f      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029dc:	2b70      	cmp	r3, #112	; 0x70
 80029de:	d01a      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0xa6>
 80029e0:	2b70      	cmp	r3, #112	; 0x70
 80029e2:	d87b      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029e4:	2b60      	cmp	r3, #96	; 0x60
 80029e6:	d050      	beq.n	8002a8a <HAL_TIM_ConfigClockSource+0x11a>
 80029e8:	2b60      	cmp	r3, #96	; 0x60
 80029ea:	d877      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029ec:	2b50      	cmp	r3, #80	; 0x50
 80029ee:	d03c      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0xfa>
 80029f0:	2b50      	cmp	r3, #80	; 0x50
 80029f2:	d873      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029f4:	2b40      	cmp	r3, #64	; 0x40
 80029f6:	d058      	beq.n	8002aaa <HAL_TIM_ConfigClockSource+0x13a>
 80029f8:	2b40      	cmp	r3, #64	; 0x40
 80029fa:	d86f      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 80029fc:	2b30      	cmp	r3, #48	; 0x30
 80029fe:	d064      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0x15a>
 8002a00:	2b30      	cmp	r3, #48	; 0x30
 8002a02:	d86b      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 8002a04:	2b20      	cmp	r3, #32
 8002a06:	d060      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0x15a>
 8002a08:	2b20      	cmp	r3, #32
 8002a0a:	d867      	bhi.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d05c      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0x15a>
 8002a10:	2b10      	cmp	r3, #16
 8002a12:	d05a      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0x15a>
 8002a14:	e062      	b.n	8002adc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6899      	ldr	r1, [r3, #8]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f000 f96a 	bl	8002cfe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	609a      	str	r2, [r3, #8]
      break;
 8002a42:	e04f      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	6899      	ldr	r1, [r3, #8]
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f000 f953 	bl	8002cfe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a66:	609a      	str	r2, [r3, #8]
      break;
 8002a68:	e03c      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6859      	ldr	r1, [r3, #4]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	461a      	mov	r2, r3
 8002a78:	f000 f8ca 	bl	8002c10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2150      	movs	r1, #80	; 0x50
 8002a82:	4618      	mov	r0, r3
 8002a84:	f000 f921 	bl	8002cca <TIM_ITRx_SetConfig>
      break;
 8002a88:	e02c      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	6859      	ldr	r1, [r3, #4]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	461a      	mov	r2, r3
 8002a98:	f000 f8e8 	bl	8002c6c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2160      	movs	r1, #96	; 0x60
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f911 	bl	8002cca <TIM_ITRx_SetConfig>
      break;
 8002aa8:	e01c      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	6859      	ldr	r1, [r3, #4]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f000 f8aa 	bl	8002c10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2140      	movs	r1, #64	; 0x40
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 f901 	bl	8002cca <TIM_ITRx_SetConfig>
      break;
 8002ac8:	e00c      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	f000 f8f8 	bl	8002cca <TIM_ITRx_SetConfig>
      break;
 8002ada:	e003      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae0:	e000      	b.n	8002ae4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ae2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b083      	sub	sp, #12
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr

08002b10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bc80      	pop	{r7}
 8002b20:	4770      	bx	lr

08002b22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
	...

08002b48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a2b      	ldr	r2, [pc, #172]	; (8002c08 <TIM_Base_SetConfig+0xc0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d007      	beq.n	8002b70 <TIM_Base_SetConfig+0x28>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b66:	d003      	beq.n	8002b70 <TIM_Base_SetConfig+0x28>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a28      	ldr	r2, [pc, #160]	; (8002c0c <TIM_Base_SetConfig+0xc4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d108      	bne.n	8002b82 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a20      	ldr	r2, [pc, #128]	; (8002c08 <TIM_Base_SetConfig+0xc0>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d007      	beq.n	8002b9a <TIM_Base_SetConfig+0x52>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b90:	d003      	beq.n	8002b9a <TIM_Base_SetConfig+0x52>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a1d      	ldr	r2, [pc, #116]	; (8002c0c <TIM_Base_SetConfig+0xc4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d108      	bne.n	8002bac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a0d      	ldr	r2, [pc, #52]	; (8002c08 <TIM_Base_SetConfig+0xc0>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d103      	bne.n	8002be0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	f023 0201 	bic.w	r2, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	611a      	str	r2, [r3, #16]
  }
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	40012c00 	.word	0x40012c00
 8002c0c:	40000400 	.word	0x40000400

08002c10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b087      	sub	sp, #28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	f023 0201 	bic.w	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f023 030a 	bic.w	r3, r3, #10
 8002c4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	621a      	str	r2, [r3, #32]
}
 8002c62:	bf00      	nop
 8002c64:	371c      	adds	r7, #28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	f023 0210 	bic.w	r2, r3, #16
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	031b      	lsls	r3, r3, #12
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ca8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	011b      	lsls	r3, r3, #4
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	621a      	str	r2, [r3, #32]
}
 8002cc0:	bf00      	nop
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr

08002cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b085      	sub	sp, #20
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f043 0307 	orr.w	r3, r3, #7
 8002cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	609a      	str	r2, [r3, #8]
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr

08002cfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b087      	sub	sp, #28
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	60f8      	str	r0, [r7, #12]
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
 8002d0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	021a      	lsls	r2, r3, #8
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	431a      	orrs	r2, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	697a      	ldr	r2, [r7, #20]
 8002d30:	609a      	str	r2, [r3, #8]
}
 8002d32:	bf00      	nop
 8002d34:	371c      	adds	r7, #28
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e041      	b.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d009      	beq.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da0:	d004      	beq.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a10      	ldr	r2, [pc, #64]	; (8002de8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d10c      	bne.n	8002dc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002db2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	68ba      	ldr	r2, [r7, #8]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40012c00 	.word	0x40012c00
 8002de8:	40000400 	.word	0x40000400

08002dec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr

08002dfe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	b083      	sub	sp, #12
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr

08002e10 <__libc_init_array>:
 8002e10:	b570      	push	{r4, r5, r6, lr}
 8002e12:	2600      	movs	r6, #0
 8002e14:	4d0c      	ldr	r5, [pc, #48]	; (8002e48 <__libc_init_array+0x38>)
 8002e16:	4c0d      	ldr	r4, [pc, #52]	; (8002e4c <__libc_init_array+0x3c>)
 8002e18:	1b64      	subs	r4, r4, r5
 8002e1a:	10a4      	asrs	r4, r4, #2
 8002e1c:	42a6      	cmp	r6, r4
 8002e1e:	d109      	bne.n	8002e34 <__libc_init_array+0x24>
 8002e20:	f000 f822 	bl	8002e68 <_init>
 8002e24:	2600      	movs	r6, #0
 8002e26:	4d0a      	ldr	r5, [pc, #40]	; (8002e50 <__libc_init_array+0x40>)
 8002e28:	4c0a      	ldr	r4, [pc, #40]	; (8002e54 <__libc_init_array+0x44>)
 8002e2a:	1b64      	subs	r4, r4, r5
 8002e2c:	10a4      	asrs	r4, r4, #2
 8002e2e:	42a6      	cmp	r6, r4
 8002e30:	d105      	bne.n	8002e3e <__libc_init_array+0x2e>
 8002e32:	bd70      	pop	{r4, r5, r6, pc}
 8002e34:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e38:	4798      	blx	r3
 8002e3a:	3601      	adds	r6, #1
 8002e3c:	e7ee      	b.n	8002e1c <__libc_init_array+0xc>
 8002e3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e42:	4798      	blx	r3
 8002e44:	3601      	adds	r6, #1
 8002e46:	e7f2      	b.n	8002e2e <__libc_init_array+0x1e>
 8002e48:	08002ea4 	.word	0x08002ea4
 8002e4c:	08002ea4 	.word	0x08002ea4
 8002e50:	08002ea4 	.word	0x08002ea4
 8002e54:	08002ea8 	.word	0x08002ea8

08002e58 <memset>:
 8002e58:	4603      	mov	r3, r0
 8002e5a:	4402      	add	r2, r0
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d100      	bne.n	8002e62 <memset+0xa>
 8002e60:	4770      	bx	lr
 8002e62:	f803 1b01 	strb.w	r1, [r3], #1
 8002e66:	e7f9      	b.n	8002e5c <memset+0x4>

08002e68 <_init>:
 8002e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e6a:	bf00      	nop
 8002e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e6e:	bc08      	pop	{r3}
 8002e70:	469e      	mov	lr, r3
 8002e72:	4770      	bx	lr

08002e74 <_fini>:
 8002e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e76:	bf00      	nop
 8002e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e7a:	bc08      	pop	{r3}
 8002e7c:	469e      	mov	lr, r3
 8002e7e:	4770      	bx	lr
