<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pnbx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pnbx-defs.h</h1><a href="cvmx-pnbx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pnbx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pnbx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PNBX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PNBX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#afb42fb55804181c881a2af67a19869f6" title="cvmx-pnbx-defs.h">CVMX_PNBX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000210ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-pnbx-defs_8h.html#afb42fb55804181c881a2af67a19869f6">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B0000210ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a4d22a3a755446abac886483a12af1bef">CVMX_PNBX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000000ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a4d22a3a755446abac886483a12af1bef">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800B0000000ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a471392a22dc76c5ee6823e391ea93d13">CVMX_PNBX_DMAX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900000ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a471392a22dc76c5ee6823e391ea93d13">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900000ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ac6cdd9e48f453f7d57b329ff994732ff">CVMX_PNBX_DMAX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_ECO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900058ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ac6cdd9e48f453f7d57b329ff994732ff">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_ECO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900058ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a971c89e660a37fda927a8531ee161ea7">CVMX_PNBX_DMAX_ERR_ENABLE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_ERR_ENABLE0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900040ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a971c89e660a37fda927a8531ee161ea7">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_ERR_ENABLE0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900040ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a316354e6f9e6186509c907988e8f3d30">CVMX_PNBX_DMAX_ERR_SOURCE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_ERR_SOURCE0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900030ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a316354e6f9e6186509c907988e8f3d30">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_ERR_SOURCE0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900030ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a7b37f6bd1c9544b3cafc8572a3e244ba">CVMX_PNBX_DMAX_SCRATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_SCRATCH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900050ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a7b37f6bd1c9544b3cafc8572a3e244ba">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_SCRATCH(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900050ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ae4c4b8248069787a57eb9b76db262172">CVMX_PNBX_DMAX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMAX_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3900018ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae4c4b8248069787a57eb9b76db262172">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMAX_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3900018ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x10ull) * 32768)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a77ccf5063865e80a9470dd1f1569ddcb">CVMX_PNBX_DMA_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000520ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a77ccf5063865e80a9470dd1f1569ddcb">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B0000520ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a6883749d47827519e51b15d46b455f39">CVMX_PNBX_DMA_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000528ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a6883749d47827519e51b15d46b455f39">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B0000528ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a047b11cc7589dabfbdb081f5a8d37f6c">CVMX_PNBX_DMA_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000530ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a047b11cc7589dabfbdb081f5a8d37f6c">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B0000530ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a6b133b1f0db8440cd248fd8d22ad2371">CVMX_PNBX_DMA_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000538ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a6b133b1f0db8440cd248fd8d22ad2371">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B0000538ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a55b13651ece6cb68148048687b2b2eb7">CVMX_PNBX_DMA_DIAG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000540ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a55b13651ece6cb68148048687b2b2eb7">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG4(offset) (CVMX_ADD_IO_SEG(0x00011800B0000540ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a0f631b1fd7cc49d2054e5a90a3517ed8">CVMX_PNBX_DMA_DIAG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000548ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0f631b1fd7cc49d2054e5a90a3517ed8">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG5(offset) (CVMX_ADD_IO_SEG(0x00011800B0000548ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a526bdaba47878bcfa462b0697ba7cd22">CVMX_PNBX_DMA_DIAG6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000550ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a526bdaba47878bcfa462b0697ba7cd22">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG6(offset) (CVMX_ADD_IO_SEG(0x00011800B0000550ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a32bd76aed8087d892448915b774b7b79">CVMX_PNBX_DMA_DIAG7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000558ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a32bd76aed8087d892448915b774b7b79">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG7(offset) (CVMX_ADD_IO_SEG(0x00011800B0000558ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a32bfd69030aec9419b7df1452eff04cf">CVMX_PNBX_DMA_DIAG8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000560ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a32bfd69030aec9419b7df1452eff04cf">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG8(offset) (CVMX_ADD_IO_SEG(0x00011800B0000560ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#af352c6f1a52ac93098fde1ff35068872">CVMX_PNBX_DMA_DIAG9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_DMA_DIAG9(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000568ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af352c6f1a52ac93098fde1ff35068872">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_DMA_DIAG9(offset) (CVMX_ADD_IO_SEG(0x00011800B0000568ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a503c2d99426ef2b9d5d9a615295b8741">CVMX_PNBX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000300ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a503c2d99426ef2b9d5d9a615295b8741">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B0000300ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a422f44829a913869d63487c869685b73">CVMX_PNBX_GHABX_PULL_ARB_WT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 5)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHABX_PULL_ARB_WT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000100ull) + (((offset) &amp; 7) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a422f44829a913869d63487c869685b73">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHABX_PULL_ARB_WT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B0000100ull) + (((offset) &amp; 7) + ((block_id) &amp; 1) * 0x200000ull) * 8)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#acf9e6ce3ecd68d7dbad1b8bde16d595b">CVMX_PNBX_GHAB_INB_ARB_WT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHAB_INB_ARB_WT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000140ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-pnbx-defs_8h.html#acf9e6ce3ecd68d7dbad1b8bde16d595b">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHAB_INB_ARB_WT(offset) (CVMX_ADD_IO_SEG(0x00011800B0000140ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#aa57d2ba604a4d5421ae520125252052a">CVMX_PNBX_GHAB_PULL_BUSHOG_MAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHAB_PULL_BUSHOG_MAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000010ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aa57d2ba604a4d5421ae520125252052a">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHAB_PULL_BUSHOG_MAX(offset) (CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a785f29e295126fc9dc9c3c56d29a2c4b">CVMX_PNBX_GHBRD_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000400ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a785f29e295126fc9dc9c3c56d29a2c4b">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B0000400ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#abb3057d346072937b682b38220e7d7bc">CVMX_PNBX_GHBRD_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000408ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-pnbx-defs_8h.html#abb3057d346072937b682b38220e7d7bc">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B0000408ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a082cf08a46d404496c04b49287d9e531">CVMX_PNBX_GHBRD_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000410ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a082cf08a46d404496c04b49287d9e531">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B0000410ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a02ebe285500510468738d379844b7725">CVMX_PNBX_GHBRD_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000418ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a02ebe285500510468738d379844b7725">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B0000418ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a188a1b70aa4cc63ee1cf17fcbc4f1491">CVMX_PNBX_GHBRD_DIAG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000420ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a188a1b70aa4cc63ee1cf17fcbc4f1491">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG4(offset) (CVMX_ADD_IO_SEG(0x00011800B0000420ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#accf65efddd2103356d1d54f4622ab827">CVMX_PNBX_GHBRD_DIAG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000428ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-pnbx-defs_8h.html#accf65efddd2103356d1d54f4622ab827">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG5(offset) (CVMX_ADD_IO_SEG(0x00011800B0000428ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#af160da4ae7a07f24da2a6b9176a3ebd8">CVMX_PNBX_GHBRD_DIAG6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBRD_DIAG6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000430ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af160da4ae7a07f24da2a6b9176a3ebd8">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBRD_DIAG6(offset) (CVMX_ADD_IO_SEG(0x00011800B0000430ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#af33672ce72aa6af7ef31e34c81ae6706">CVMX_PNBX_GHBWR_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000440ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af33672ce72aa6af7ef31e34c81ae6706">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B0000440ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ae8ad277703df87ca049b61d85805b9ef">CVMX_PNBX_GHBWR_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000448ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae8ad277703df87ca049b61d85805b9ef">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B0000448ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#aae3839e83c229b9ba1eed995cde08f24">CVMX_PNBX_GHBWR_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000450ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aae3839e83c229b9ba1eed995cde08f24">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B0000450ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a5999246589cce1c8c5c448010ceb5d6c">CVMX_PNBX_GHBWR_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000458ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a5999246589cce1c8c5c448010ceb5d6c">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B0000458ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ab1656325fc7998511cc9b482f801cbea">CVMX_PNBX_GHBWR_DIAG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000460ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ab1656325fc7998511cc9b482f801cbea">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG4(offset) (CVMX_ADD_IO_SEG(0x00011800B0000460ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ae97c32211bde7d1f6aaf44712754cf54">CVMX_PNBX_GHBWR_DIAG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000468ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae97c32211bde7d1f6aaf44712754cf54">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG5(offset) (CVMX_ADD_IO_SEG(0x00011800B0000468ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a5b43be9fec85517d3fb2717cf157bbcb">CVMX_PNBX_GHBWR_DIAG6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000470ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a5b43be9fec85517d3fb2717cf157bbcb">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG6(offset) (CVMX_ADD_IO_SEG(0x00011800B0000470ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ae18dcf85c02ff1b3e8a69d737f6b491b">CVMX_PNBX_GHBWR_DIAG7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_GHBWR_DIAG7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000478ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae18dcf85c02ff1b3e8a69d737f6b491b">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_GHBWR_DIAG7(offset) (CVMX_ADD_IO_SEG(0x00011800B0000478ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a8358e01879d30d5b9301db40300c682f">CVMX_PNBX_IARB_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_IARB_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004D0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8358e01879d30d5b9301db40300c682f">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_IARB_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B00004D0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#aa581f8a0ed85316f1a8466d04fa08e9b">CVMX_PNBX_IARB_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_IARB_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004D8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aa581f8a0ed85316f1a8466d04fa08e9b">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_IARB_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B00004D8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#aaec2d9ae675e1186026ff7c5fdcfce87">CVMX_PNBX_IARB_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_IARB_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004E0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aaec2d9ae675e1186026ff7c5fdcfce87">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_IARB_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B00004E0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a44d9a40af9ec9c6da864a1ecddc8fd72">CVMX_PNBX_IARB_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_IARB_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004E8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a44d9a40af9ec9c6da864a1ecddc8fd72">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_IARB_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B00004E8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#acb73d6bae2172b63aff8d0a6ac220385">CVMX_PNBX_INB_ARB_BUSHOG_MAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_INB_ARB_BUSHOG_MAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000020ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-pnbx-defs_8h.html#acb73d6bae2172b63aff8d0a6ac220385">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_INB_ARB_BUSHOG_MAX(offset) (CVMX_ADD_IO_SEG(0x00011800B0000020ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a7ad465e9e4ca34ed97a2e8d5e751c133">CVMX_PNBX_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_INT_SUM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000170ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a7ad465e9e4ca34ed97a2e8d5e751c133">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_INT_SUM(offset) (CVMX_ADD_IO_SEG(0x00011800B0000170ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a274bacf8de6dbe9b828ce122ec6b0583">CVMX_PNBX_MEM_ECC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_MEM_ECC_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000200ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a274bacf8de6dbe9b828ce122ec6b0583">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_MEM_ECC_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800B0000200ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#afac9aad8e00f60b97b82e4083eb5e521">CVMX_PNBX_NCBO_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_NCBO_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000500ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-pnbx-defs_8h.html#afac9aad8e00f60b97b82e4083eb5e521">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_NCBO_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B0000500ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a0ef1b3ff2b36bff54d8baa84bb0ea410">CVMX_PNBX_NCBO_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_NCBO_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000508ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0ef1b3ff2b36bff54d8baa84bb0ea410">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_NCBO_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B0000508ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a045ac6687ab87a04ee672cea5e70a6aa">CVMX_PNBX_NCBO_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_NCBO_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000510ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a045ac6687ab87a04ee672cea5e70a6aa">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_NCBO_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B0000510ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a34d5a2f52b95d89478b1568611f556e9">CVMX_PNBX_NCBO_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_NCBO_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000518ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a34d5a2f52b95d89478b1568611f556e9">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_NCBO_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B0000518ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#aeefe7debfe46a6841dc644076a50cc9b">CVMX_PNBX_PPCMD_FF_DBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PPCMD_FF_DBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00001A0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aeefe7debfe46a6841dc644076a50cc9b">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PPCMD_FF_DBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B00001A0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a8a31b9b9aa713b56d601dabb921e23bb">CVMX_PNBX_PPCMD_FF_SBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PPCMD_FF_SBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00001A8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8a31b9b9aa713b56d601dabb921e23bb">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PPCMD_FF_SBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B00001A8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a0f9829f9eddd9fb8939b7bb0424b33d9">CVMX_PNBX_PPRSP_FF_DBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PPRSP_FF_DBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00001B0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0f9829f9eddd9fb8939b7bb0424b33d9">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PPRSP_FF_DBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B00001B0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a490ce21628540bb88d96c6a02670edbd">CVMX_PNBX_PPRSP_FF_SBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PPRSP_FF_SBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00001B8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a490ce21628540bb88d96c6a02670edbd">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PPRSP_FF_SBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B00001B8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a8cfb482ee0d92c2f97692e2a134f5389">CVMX_PNBX_PP_PUSH_ARB_WT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PP_PUSH_ARB_WT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000150ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8cfb482ee0d92c2f97692e2a134f5389">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PP_PUSH_ARB_WT(offset) (CVMX_ADD_IO_SEG(0x00011800B0000150ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a12ec5052eb96729196138a6df23d7251">CVMX_PNBX_PSM_DIAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PSM_DIAG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004C0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a12ec5052eb96729196138a6df23d7251">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PSM_DIAG(offset) (CVMX_ADD_IO_SEG(0x00011800B00004C0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a8264e5b42bc877345fb5ffa5575613d8">CVMX_PNBX_PSM_PUSH_ARB_WT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_PSM_PUSH_ARB_WT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000160ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8264e5b42bc877345fb5ffa5575613d8">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_PSM_PUSH_ARB_WT(offset) (CVMX_ADD_IO_SEG(0x00011800B0000160ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ae02322e78500f9728ddc41416dc33e58">CVMX_PNBX_SMEMRD_DBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEMRD_DBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000180ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae02322e78500f9728ddc41416dc33e58">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEMRD_DBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B0000180ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a02242b65c6576ff2ce36fbf8ed0a0868">CVMX_PNBX_SMEMRD_SBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEMRD_SBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000188ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a02242b65c6576ff2ce36fbf8ed0a0868">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEMRD_SBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B0000188ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#af55ebb55c109d88ec1d6db36fa26c5b7">CVMX_PNBX_SMEMWR_DBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEMWR_DBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000190ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af55ebb55c109d88ec1d6db36fa26c5b7">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEMWR_DBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B0000190ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a9d992eb0d4bdc986c02cddaa937b60f4">CVMX_PNBX_SMEMWR_SBE_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEMWR_SBE_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000198ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a9d992eb0d4bdc986c02cddaa937b60f4">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEMWR_SBE_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800B0000198ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#ab9bf6b9d1ea5b64bb5ede0be8e00133f">CVMX_PNBX_SMEM_DIAG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000480ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ab9bf6b9d1ea5b64bb5ede0be8e00133f">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG0(offset) (CVMX_ADD_IO_SEG(0x00011800B0000480ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a890de74d193547b159af92ee3ea294a1">CVMX_PNBX_SMEM_DIAG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000488ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a890de74d193547b159af92ee3ea294a1">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG1(offset) (CVMX_ADD_IO_SEG(0x00011800B0000488ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a47e4d72b4249dad68f1757ad3ad70a11">CVMX_PNBX_SMEM_DIAG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000490ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a47e4d72b4249dad68f1757ad3ad70a11">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG2(offset) (CVMX_ADD_IO_SEG(0x00011800B0000490ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a07ec8c95ccff9ec2ad9823e736f7d3af">CVMX_PNBX_SMEM_DIAG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000498ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a07ec8c95ccff9ec2ad9823e736f7d3af">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG3(offset) (CVMX_ADD_IO_SEG(0x00011800B0000498ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#acfe7ce875b0bb309df33a2039303ead1">CVMX_PNBX_SMEM_DIAG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004A0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-pnbx-defs_8h.html#acfe7ce875b0bb309df33a2039303ead1">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG4(offset) (CVMX_ADD_IO_SEG(0x00011800B00004A0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a9a87efb00c431a62693e54847a3f2916">CVMX_PNBX_SMEM_DIAG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004A8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a9a87efb00c431a62693e54847a3f2916">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG5(offset) (CVMX_ADD_IO_SEG(0x00011800B00004A8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a84c6b787b6ef03d98242b8904bfd5965">CVMX_PNBX_SMEM_DIAG6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004B0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a84c6b787b6ef03d98242b8904bfd5965">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG6(offset) (CVMX_ADD_IO_SEG(0x00011800B00004B0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a79330c94416688e73091652c18298504">CVMX_PNBX_SMEM_DIAG7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_DIAG7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B00004B8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a79330c94416688e73091652c18298504">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_DIAG7(offset) (CVMX_ADD_IO_SEG(0x00011800B00004B8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pnbx-defs_8h.html#a44e00b12b081203253a726e4b734e7ce">CVMX_PNBX_SMEM_PUSH_BUSHOG_MAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00794"></a>00794 {
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (!(
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PNBX_SMEM_PUSH_BUSHOG_MAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000018ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a44e00b12b081203253a726e4b734e7ce">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PNBX_SMEM_PUSH_BUSHOG_MAX(offset) (CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00804"></a>00804 <span class="comment">/**</span>
<a name="l00805"></a>00805 <span class="comment"> * cvmx_pnb#_bist_status</span>
<a name="l00806"></a>00806 <span class="comment"> *</span>
<a name="l00807"></a>00807 <span class="comment"> * BIST test status. 0 = pass, 1 = fail.</span>
<a name="l00808"></a>00808 <span class="comment"> *</span>
<a name="l00809"></a>00809 <span class="comment"> */</span>
<a name="l00810"></a><a class="code" href="unioncvmx__pnbx__bist__status.html">00810</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__bist__status.html" title="cvmx_pnb::_bist_status">cvmx_pnbx_bist_status</a> {
<a name="l00811"></a><a class="code" href="unioncvmx__pnbx__bist__status.html#a27ce5560863d4d4f9fc4add764e1cd89">00811</a>     uint64_t <a class="code" href="unioncvmx__pnbx__bist__status.html#a27ce5560863d4d4f9fc4add764e1cd89">u64</a>;
<a name="l00812"></a><a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html">00812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html">cvmx_pnbx_bist_status_s</a> {
<a name="l00813"></a>00813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ae56e1bafd0c6d02f1924032359ebfb62">reserved_13_63</a>               : 51;
<a name="l00815"></a>00815     uint64_t <a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ac6e82ab56cbe2cca75503bb910d5640d">status</a>                       : 13; <span class="comment">/**&lt; BIST status. */</span>
<a name="l00816"></a>00816 <span class="preprocessor">#else</span>
<a name="l00817"></a><a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ac6e82ab56cbe2cca75503bb910d5640d">00817</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ac6e82ab56cbe2cca75503bb910d5640d">status</a>                       : 13;
<a name="l00818"></a><a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ae56e1bafd0c6d02f1924032359ebfb62">00818</a>     uint64_t <a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html#ae56e1bafd0c6d02f1924032359ebfb62">reserved_13_63</a>               : 51;
<a name="l00819"></a>00819 <span class="preprocessor">#endif</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__bist__status.html#a099ef7d1946b884375f2214e2ccc5e11">s</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__pnbx__bist__status.html#ac6beefdb78c2dd963f58d91b126bd618">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__bist__status_1_1cvmx__pnbx__bist__status__s.html">cvmx_pnbx_bist_status_s</a>        <a class="code" href="unioncvmx__pnbx__bist__status.html#ac6beefdb78c2dd963f58d91b126bd618">cnf75xx</a>;
<a name="l00822"></a>00822 };
<a name="l00823"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a29c14735134753ac1e183c8507b48f44">00823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__bist__status.html" title="cvmx_pnb::_bist_status">cvmx_pnbx_bist_status</a> <a class="code" href="unioncvmx__pnbx__bist__status.html" title="cvmx_pnb::_bist_status">cvmx_pnbx_bist_status_t</a>;
<a name="l00824"></a>00824 <span class="comment"></span>
<a name="l00825"></a>00825 <span class="comment">/**</span>
<a name="l00826"></a>00826 <span class="comment"> * cvmx_pnb#_config</span>
<a name="l00827"></a>00827 <span class="comment"> */</span>
<a name="l00828"></a><a class="code" href="unioncvmx__pnbx__config.html">00828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__config.html" title="cvmx_pnb::_config">cvmx_pnbx_config</a> {
<a name="l00829"></a><a class="code" href="unioncvmx__pnbx__config.html#ace010cae0ee21c025b55f5ba4db9b5ca">00829</a>     uint64_t <a class="code" href="unioncvmx__pnbx__config.html#ace010cae0ee21c025b55f5ba4db9b5ca">u64</a>;
<a name="l00830"></a><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html">00830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html">cvmx_pnbx_config_s</a> {
<a name="l00831"></a>00831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a5fd20f95d9e8bc7824534817e94e2423">reserved_4_63</a>                : 60;
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a3d44b6f4b0859941fbbd3d8e11313544">force_sel_ncb</a>                : 2;  <span class="comment">/**&lt; Force the inbound arbiter to always use only one I/O bus segment:</span>
<a name="l00834"></a>00834 <span class="comment">                                                         0x0 = Allow requests to use both bus segments.</span>
<a name="l00835"></a>00835 <span class="comment">                                                         0x1 = Force all requests to system memory on bus 0.</span>
<a name="l00836"></a>00836 <span class="comment">                                                         0x2 = Force all requests to system memory on bus 1.</span>
<a name="l00837"></a>00837 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#ab9f1913d730d841ee82e1fbae12f3c07">diag_en</a>                      : 1;  <span class="comment">/**&lt; Enable PNB diagnostics. For internal use only. */</span>
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a50d6772e9a58d733bac31b7418f8e2b7">pp_req_priority</a>              : 1;  <span class="comment">/**&lt; Select the priority for SMEM requests from cnMIPS cores:</span>
<a name="l00840"></a>00840 <span class="comment">                                                         0 = Low priority.</span>
<a name="l00841"></a>00841 <span class="comment">                                                         1 = High priority. */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#else</span>
<a name="l00843"></a><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a50d6772e9a58d733bac31b7418f8e2b7">00843</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a50d6772e9a58d733bac31b7418f8e2b7">pp_req_priority</a>              : 1;
<a name="l00844"></a><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#ab9f1913d730d841ee82e1fbae12f3c07">00844</a>     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#ab9f1913d730d841ee82e1fbae12f3c07">diag_en</a>                      : 1;
<a name="l00845"></a><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a3d44b6f4b0859941fbbd3d8e11313544">00845</a>     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a3d44b6f4b0859941fbbd3d8e11313544">force_sel_ncb</a>                : 2;
<a name="l00846"></a><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a5fd20f95d9e8bc7824534817e94e2423">00846</a>     uint64_t <a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html#a5fd20f95d9e8bc7824534817e94e2423">reserved_4_63</a>                : 60;
<a name="l00847"></a>00847 <span class="preprocessor">#endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__config.html#aa0dee814bf2fd3dcca44353b460b75c7">s</a>;
<a name="l00849"></a><a class="code" href="unioncvmx__pnbx__config.html#aa8df7798b1915b909c5ae0190b060826">00849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__config_1_1cvmx__pnbx__config__s.html">cvmx_pnbx_config_s</a>             <a class="code" href="unioncvmx__pnbx__config.html#aa8df7798b1915b909c5ae0190b060826">cnf75xx</a>;
<a name="l00850"></a>00850 };
<a name="l00851"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a046be5df1c903764e173cf56cef8b76f">00851</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__config.html" title="cvmx_pnb::_config">cvmx_pnbx_config</a> <a class="code" href="unioncvmx__pnbx__config.html" title="cvmx_pnb::_config">cvmx_pnbx_config_t</a>;
<a name="l00852"></a>00852 <span class="comment"></span>
<a name="l00853"></a>00853 <span class="comment">/**</span>
<a name="l00854"></a>00854 <span class="comment"> * cvmx_pnb#_dma#_control</span>
<a name="l00855"></a>00855 <span class="comment"> *</span>
<a name="l00856"></a>00856 <span class="comment"> * AB control register for PNB DMA operation</span>
<a name="l00857"></a>00857 <span class="comment"> *</span>
<a name="l00858"></a>00858 <span class="comment"> */</span>
<a name="l00859"></a><a class="code" href="unioncvmx__pnbx__dmax__control.html">00859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__control.html" title="cvmx_pnb::_dma::_control">cvmx_pnbx_dmax_control</a> {
<a name="l00860"></a><a class="code" href="unioncvmx__pnbx__dmax__control.html#ad213e09ca1bb8a788dfa2078e3297e27">00860</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__control.html#ad213e09ca1bb8a788dfa2078e3297e27">u64</a>;
<a name="l00861"></a><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html">cvmx_pnbx_dmax_control_s</a> {
<a name="l00862"></a>00862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a811b9e5560e6201cc8617baf0520f675">reserved_32_63</a>               : 32;
<a name="l00864"></a>00864     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a61c8d1b704c05ed995c1bc51bd5f2c8c">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID0 */</span>
<a name="l00865"></a>00865     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#afcaf41d09dbdb631f45c150dc77ff7bf">reserved_1_15</a>                : 15;
<a name="l00866"></a>00866     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a59b2f5685ec013a7cd1c5deda1d97453">start</a>                        : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00867"></a>00867 <span class="comment">                                                         ignored if the HAB status is busy (RDEC_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00868"></a>00868 <span class="preprocessor">#else</span>
<a name="l00869"></a><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a59b2f5685ec013a7cd1c5deda1d97453">00869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a59b2f5685ec013a7cd1c5deda1d97453">start</a>                        : 1;
<a name="l00870"></a><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#afcaf41d09dbdb631f45c150dc77ff7bf">00870</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#afcaf41d09dbdb631f45c150dc77ff7bf">reserved_1_15</a>                : 15;
<a name="l00871"></a><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a61c8d1b704c05ed995c1bc51bd5f2c8c">00871</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a61c8d1b704c05ed995c1bc51bd5f2c8c">jobid0</a>                       : 16;
<a name="l00872"></a><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a811b9e5560e6201cc8617baf0520f675">00872</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html#a811b9e5560e6201cc8617baf0520f675">reserved_32_63</a>               : 32;
<a name="l00873"></a>00873 <span class="preprocessor">#endif</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__control.html#ad52f93460494e9d53c560c682632c09b">s</a>;
<a name="l00875"></a><a class="code" href="unioncvmx__pnbx__dmax__control.html#af3a74df35a6fe1233b5f67c4fcd5dec7">00875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__control_1_1cvmx__pnbx__dmax__control__s.html">cvmx_pnbx_dmax_control_s</a>       <a class="code" href="unioncvmx__pnbx__dmax__control.html#af3a74df35a6fe1233b5f67c4fcd5dec7">cnf75xx</a>;
<a name="l00876"></a>00876 };
<a name="l00877"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af450855911da307965c229644386e5e3">00877</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__control.html" title="cvmx_pnb::_dma::_control">cvmx_pnbx_dmax_control</a> <a class="code" href="unioncvmx__pnbx__dmax__control.html" title="cvmx_pnb::_dma::_control">cvmx_pnbx_dmax_control_t</a>;
<a name="l00878"></a>00878 <span class="comment"></span>
<a name="l00879"></a>00879 <span class="comment">/**</span>
<a name="l00880"></a>00880 <span class="comment"> * cvmx_pnb#_dma#_eco</span>
<a name="l00881"></a>00881 <span class="comment"> *</span>
<a name="l00882"></a>00882 <span class="comment"> * An ECO CSR.</span>
<a name="l00883"></a>00883 <span class="comment"> *</span>
<a name="l00884"></a>00884 <span class="comment"> */</span>
<a name="l00885"></a><a class="code" href="unioncvmx__pnbx__dmax__eco.html">00885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__eco.html" title="cvmx_pnb::_dma::_eco">cvmx_pnbx_dmax_eco</a> {
<a name="l00886"></a><a class="code" href="unioncvmx__pnbx__dmax__eco.html#ada1015b88ad2921fc67954822561d1de">00886</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__eco.html#ada1015b88ad2921fc67954822561d1de">u64</a>;
<a name="l00887"></a><a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html">00887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html">cvmx_pnbx_dmax_eco_s</a> {
<a name="l00888"></a>00888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html#af75a24b0b4f2fa08be9a5e0c01880f6d">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00890"></a>00890 <span class="preprocessor">#else</span>
<a name="l00891"></a><a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html#af75a24b0b4f2fa08be9a5e0c01880f6d">00891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html#af75a24b0b4f2fa08be9a5e0c01880f6d">eco_rw</a>                       : 64;
<a name="l00892"></a>00892 <span class="preprocessor">#endif</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__eco.html#a5e39ceea4250234880a60b7c781d6dad">s</a>;
<a name="l00894"></a><a class="code" href="unioncvmx__pnbx__dmax__eco.html#a75d65659c894fddf7b16ce28495804ec">00894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__eco_1_1cvmx__pnbx__dmax__eco__s.html">cvmx_pnbx_dmax_eco_s</a>           <a class="code" href="unioncvmx__pnbx__dmax__eco.html#a75d65659c894fddf7b16ce28495804ec">cnf75xx</a>;
<a name="l00895"></a>00895 };
<a name="l00896"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8e6bb900c8453355103d5fa204ed11a0">00896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__eco.html" title="cvmx_pnb::_dma::_eco">cvmx_pnbx_dmax_eco</a> <a class="code" href="unioncvmx__pnbx__dmax__eco.html" title="cvmx_pnb::_dma::_eco">cvmx_pnbx_dmax_eco_t</a>;
<a name="l00897"></a>00897 <span class="comment"></span>
<a name="l00898"></a>00898 <span class="comment">/**</span>
<a name="l00899"></a>00899 <span class="comment"> * cvmx_pnb#_dma#_err_enable0</span>
<a name="l00900"></a>00900 <span class="comment"> *</span>
<a name="l00901"></a>00901 <span class="comment"> * This register enables error reporting for ERROR_SOURCE0 register</span>
<a name="l00902"></a>00902 <span class="comment"> *</span>
<a name="l00903"></a>00903 <span class="comment"> */</span>
<a name="l00904"></a><a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html">00904</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html" title="cvmx_pnb::_dma::_err_enable0">cvmx_pnbx_dmax_err_enable0</a> {
<a name="l00905"></a><a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html#a8f76578e639ccf887953f77584316bed">00905</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html#a8f76578e639ccf887953f77584316bed">u64</a>;
<a name="l00906"></a><a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html">00906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html">cvmx_pnbx_dmax_err_enable0_s</a> {
<a name="l00907"></a>00907 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#aa7f3cc3f58731b356de7f04a9e9d1238">reserved_1_63</a>                : 63;
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#a4e7d008a3caff49d5f7b05a7c21b848e">err_en</a>                       : 1;  <span class="comment">/**&lt; ERR_ENABLE. */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#a4e7d008a3caff49d5f7b05a7c21b848e">00911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#a4e7d008a3caff49d5f7b05a7c21b848e">err_en</a>                       : 1;
<a name="l00912"></a><a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#aa7f3cc3f58731b356de7f04a9e9d1238">00912</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html#aa7f3cc3f58731b356de7f04a9e9d1238">reserved_1_63</a>                : 63;
<a name="l00913"></a>00913 <span class="preprocessor">#endif</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html#a0f33eb379048211a04cff8e9e0e35076">s</a>;
<a name="l00915"></a><a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html#a195a39bf93cc97b63ea2de73c92c33ba">00915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__err__enable0_1_1cvmx__pnbx__dmax__err__enable0__s.html">cvmx_pnbx_dmax_err_enable0_s</a>   <a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html#a195a39bf93cc97b63ea2de73c92c33ba">cnf75xx</a>;
<a name="l00916"></a>00916 };
<a name="l00917"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a39df40e36fdc77dbba7b0ee5952d2e62">00917</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html" title="cvmx_pnb::_dma::_err_enable0">cvmx_pnbx_dmax_err_enable0</a> <a class="code" href="unioncvmx__pnbx__dmax__err__enable0.html" title="cvmx_pnb::_dma::_err_enable0">cvmx_pnbx_dmax_err_enable0_t</a>;
<a name="l00918"></a>00918 <span class="comment"></span>
<a name="l00919"></a>00919 <span class="comment">/**</span>
<a name="l00920"></a>00920 <span class="comment"> * cvmx_pnb#_dma#_err_source0</span>
<a name="l00921"></a>00921 <span class="comment"> *</span>
<a name="l00922"></a>00922 <span class="comment"> * This register contains error source information.</span>
<a name="l00923"></a>00923 <span class="comment"> *</span>
<a name="l00924"></a>00924 <span class="comment"> */</span>
<a name="l00925"></a><a class="code" href="unioncvmx__pnbx__dmax__err__source0.html">00925</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__err__source0.html" title="cvmx_pnb::_dma::_err_source0">cvmx_pnbx_dmax_err_source0</a> {
<a name="l00926"></a><a class="code" href="unioncvmx__pnbx__dmax__err__source0.html#a7585ad27b1f24cfe0527075dbc03dafe">00926</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__err__source0.html#a7585ad27b1f24cfe0527075dbc03dafe">u64</a>;
<a name="l00927"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html">00927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html">cvmx_pnbx_dmax_err_source0_s</a> {
<a name="l00928"></a>00928 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#af7b32cc47d91d3fc77b387f250d99a27">reserved_32_63</a>               : 32;
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a9e338988e600bcdd42ce69c4634f7a8a">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID for Read Port 0 Overflow/Underflow */</span>
<a name="l00931"></a>00931     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a0c30a4175ee95a65840d04e68abcde5e">reserved_5_15</a>                : 11;
<a name="l00932"></a>00932     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ae115e40fdd274bc9f43e9211e95f0acf">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read Port0 overflow */</span>
<a name="l00933"></a>00933     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad37720489d973d8cb9e10eb9d268797b">reserved_1_3</a>                 : 3;
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad14d4b7bcd3ff05e380a3ab53a6d6dcd">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read Port0 underflow */</span>
<a name="l00935"></a>00935 <span class="preprocessor">#else</span>
<a name="l00936"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad14d4b7bcd3ff05e380a3ab53a6d6dcd">00936</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad14d4b7bcd3ff05e380a3ab53a6d6dcd">rp0_uf</a>                       : 1;
<a name="l00937"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad37720489d973d8cb9e10eb9d268797b">00937</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ad37720489d973d8cb9e10eb9d268797b">reserved_1_3</a>                 : 3;
<a name="l00938"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ae115e40fdd274bc9f43e9211e95f0acf">00938</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#ae115e40fdd274bc9f43e9211e95f0acf">rp0_of</a>                       : 1;
<a name="l00939"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a0c30a4175ee95a65840d04e68abcde5e">00939</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a0c30a4175ee95a65840d04e68abcde5e">reserved_5_15</a>                : 11;
<a name="l00940"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a9e338988e600bcdd42ce69c4634f7a8a">00940</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#a9e338988e600bcdd42ce69c4634f7a8a">rp0_jobid_ufof</a>               : 16;
<a name="l00941"></a><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#af7b32cc47d91d3fc77b387f250d99a27">00941</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html#af7b32cc47d91d3fc77b387f250d99a27">reserved_32_63</a>               : 32;
<a name="l00942"></a>00942 <span class="preprocessor">#endif</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__err__source0.html#a2cf86f385a89facf4b4da5e0dbf02ef5">s</a>;
<a name="l00944"></a><a class="code" href="unioncvmx__pnbx__dmax__err__source0.html#ac92293e9f42609ed1848bfa6fb8f75db">00944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__err__source0_1_1cvmx__pnbx__dmax__err__source0__s.html">cvmx_pnbx_dmax_err_source0_s</a>   <a class="code" href="unioncvmx__pnbx__dmax__err__source0.html#ac92293e9f42609ed1848bfa6fb8f75db">cnf75xx</a>;
<a name="l00945"></a>00945 };
<a name="l00946"></a><a class="code" href="cvmx-pnbx-defs_8h.html#abbdddf78bc638a1099926a7f210fc718">00946</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__err__source0.html" title="cvmx_pnb::_dma::_err_source0">cvmx_pnbx_dmax_err_source0</a> <a class="code" href="unioncvmx__pnbx__dmax__err__source0.html" title="cvmx_pnb::_dma::_err_source0">cvmx_pnbx_dmax_err_source0_t</a>;
<a name="l00947"></a>00947 <span class="comment"></span>
<a name="l00948"></a>00948 <span class="comment">/**</span>
<a name="l00949"></a>00949 <span class="comment"> * cvmx_pnb#_dma#_scratch</span>
<a name="l00950"></a>00950 <span class="comment"> *</span>
<a name="l00951"></a>00951 <span class="comment"> * A scratch CSR.</span>
<a name="l00952"></a>00952 <span class="comment"> *</span>
<a name="l00953"></a>00953 <span class="comment"> */</span>
<a name="l00954"></a><a class="code" href="unioncvmx__pnbx__dmax__scratch.html">00954</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__scratch.html" title="cvmx_pnb::_dma::_scratch">cvmx_pnbx_dmax_scratch</a> {
<a name="l00955"></a><a class="code" href="unioncvmx__pnbx__dmax__scratch.html#acae502136378bf3882f7e054d5bff6fc">00955</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__scratch.html#acae502136378bf3882f7e054d5bff6fc">u64</a>;
<a name="l00956"></a><a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html">00956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html">cvmx_pnbx_dmax_scratch_s</a> {
<a name="l00957"></a>00957 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html#a059da13db6dede3f3c9765e2f21e9ca7">reserved_0_63</a>                : 64;
<a name="l00959"></a>00959 <span class="preprocessor">#else</span>
<a name="l00960"></a><a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html#a059da13db6dede3f3c9765e2f21e9ca7">00960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html#a059da13db6dede3f3c9765e2f21e9ca7">reserved_0_63</a>                : 64;
<a name="l00961"></a>00961 <span class="preprocessor">#endif</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__scratch.html#a5019d80af2cad007b96b10c2872e78f3">s</a>;
<a name="l00963"></a><a class="code" href="unioncvmx__pnbx__dmax__scratch.html#a02905ee267580d6d43b495c6c906171b">00963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__scratch_1_1cvmx__pnbx__dmax__scratch__s.html">cvmx_pnbx_dmax_scratch_s</a>       <a class="code" href="unioncvmx__pnbx__dmax__scratch.html#a02905ee267580d6d43b495c6c906171b">cnf75xx</a>;
<a name="l00964"></a>00964 };
<a name="l00965"></a><a class="code" href="cvmx-pnbx-defs_8h.html#acc4954095e06d44094b5c5172ae54465">00965</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__scratch.html" title="cvmx_pnb::_dma::_scratch">cvmx_pnbx_dmax_scratch</a> <a class="code" href="unioncvmx__pnbx__dmax__scratch.html" title="cvmx_pnb::_dma::_scratch">cvmx_pnbx_dmax_scratch_t</a>;
<a name="l00966"></a>00966 <span class="comment"></span>
<a name="l00967"></a>00967 <span class="comment">/**</span>
<a name="l00968"></a>00968 <span class="comment"> * cvmx_pnb#_dma#_status</span>
<a name="l00969"></a>00969 <span class="comment"> *</span>
<a name="l00970"></a>00970 <span class="comment"> * AB status register for PNB DMA operation</span>
<a name="l00971"></a>00971 <span class="comment"> *</span>
<a name="l00972"></a>00972 <span class="comment"> */</span>
<a name="l00973"></a><a class="code" href="unioncvmx__pnbx__dmax__status.html">00973</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__status.html" title="cvmx_pnb::_dma::_status">cvmx_pnbx_dmax_status</a> {
<a name="l00974"></a><a class="code" href="unioncvmx__pnbx__dmax__status.html#a76306f4633a2bf85c4955fd98070e9bc">00974</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dmax__status.html#a76306f4633a2bf85c4955fd98070e9bc">u64</a>;
<a name="l00975"></a><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html">00975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html">cvmx_pnbx_dmax_status_s</a> {
<a name="l00976"></a>00976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#aa93b9b3e8b1c805387dd01031cfe60c3">reserved_5_63</a>                : 59;
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a5f650345943a4958b6c682e781ac9aea">ready</a>                        : 1;  <span class="comment">/**&lt; Ready to receive the next job when set */</span>
<a name="l00979"></a>00979     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a601b42bfe6ba053ac48b01a2a8334bbf">reserved_1_3</a>                 : 3;
<a name="l00980"></a>00980     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a7d989e47b99625f9580f2f1fab54bdcc">busy</a>                         : 1;  <span class="comment">/**&lt; Busy on processing a job when set */</span>
<a name="l00981"></a>00981 <span class="preprocessor">#else</span>
<a name="l00982"></a><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a7d989e47b99625f9580f2f1fab54bdcc">00982</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a7d989e47b99625f9580f2f1fab54bdcc">busy</a>                         : 1;
<a name="l00983"></a><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a601b42bfe6ba053ac48b01a2a8334bbf">00983</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a601b42bfe6ba053ac48b01a2a8334bbf">reserved_1_3</a>                 : 3;
<a name="l00984"></a><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a5f650345943a4958b6c682e781ac9aea">00984</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#a5f650345943a4958b6c682e781ac9aea">ready</a>                        : 1;
<a name="l00985"></a><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#aa93b9b3e8b1c805387dd01031cfe60c3">00985</a>     uint64_t <a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html#aa93b9b3e8b1c805387dd01031cfe60c3">reserved_5_63</a>                : 59;
<a name="l00986"></a>00986 <span class="preprocessor">#endif</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dmax__status.html#a78ae9a99828f5574bff230df8ad6e428">s</a>;
<a name="l00988"></a><a class="code" href="unioncvmx__pnbx__dmax__status.html#a6f7c38868e05c00e7ed3b5c03bdb711b">00988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dmax__status_1_1cvmx__pnbx__dmax__status__s.html">cvmx_pnbx_dmax_status_s</a>        <a class="code" href="unioncvmx__pnbx__dmax__status.html#a6f7c38868e05c00e7ed3b5c03bdb711b">cnf75xx</a>;
<a name="l00989"></a>00989 };
<a name="l00990"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aa3202e2da1a92da65e53caa5e87d8e59">00990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dmax__status.html" title="cvmx_pnb::_dma::_status">cvmx_pnbx_dmax_status</a> <a class="code" href="unioncvmx__pnbx__dmax__status.html" title="cvmx_pnb::_dma::_status">cvmx_pnbx_dmax_status_t</a>;
<a name="l00991"></a>00991 <span class="comment"></span>
<a name="l00992"></a>00992 <span class="comment">/**</span>
<a name="l00993"></a>00993 <span class="comment"> * cvmx_pnb#_dma_diag0</span>
<a name="l00994"></a>00994 <span class="comment"> *</span>
<a name="l00995"></a>00995 <span class="comment"> * GAA SMEM read and write command counters</span>
<a name="l00996"></a>00996 <span class="comment"> *</span>
<a name="l00997"></a>00997 <span class="comment"> */</span>
<a name="l00998"></a><a class="code" href="unioncvmx__pnbx__dma__diag0.html">00998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag0.html" title="cvmx_pnb::_dma_diag0">cvmx_pnbx_dma_diag0</a> {
<a name="l00999"></a><a class="code" href="unioncvmx__pnbx__dma__diag0.html#a25dea98d8713910f98363860669a95cb">00999</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag0.html#a25dea98d8713910f98363860669a95cb">u64</a>;
<a name="l01000"></a><a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html">cvmx_pnbx_dma_diag0_s</a> {
<a name="l01001"></a>01001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#ab971f0d08be359175896bea84d771196">cmd_smem_wr</a>                  : 32; <span class="comment">/**&lt; total SMEM write commands */</span>
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#a941bac1dfac57b6f46a56fddacc9d3a5">cmd_smem_rd</a>                  : 32; <span class="comment">/**&lt; total SMEM read commands */</span>
<a name="l01004"></a>01004 <span class="preprocessor">#else</span>
<a name="l01005"></a><a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#a941bac1dfac57b6f46a56fddacc9d3a5">01005</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#a941bac1dfac57b6f46a56fddacc9d3a5">cmd_smem_rd</a>                  : 32;
<a name="l01006"></a><a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#ab971f0d08be359175896bea84d771196">01006</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html#ab971f0d08be359175896bea84d771196">cmd_smem_wr</a>                  : 32;
<a name="l01007"></a>01007 <span class="preprocessor">#endif</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag0.html#a73f9e16dda9713858ac0075b9ebbf19a">s</a>;
<a name="l01009"></a><a class="code" href="unioncvmx__pnbx__dma__diag0.html#a8eac549022985255b2b28eed49883be6">01009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag0_1_1cvmx__pnbx__dma__diag0__s.html">cvmx_pnbx_dma_diag0_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag0.html#a8eac549022985255b2b28eed49883be6">cnf75xx</a>;
<a name="l01010"></a>01010 };
<a name="l01011"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0e979b747b6222ab69143f6e8502a2c9">01011</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag0.html" title="cvmx_pnb::_dma_diag0">cvmx_pnbx_dma_diag0</a> <a class="code" href="unioncvmx__pnbx__dma__diag0.html" title="cvmx_pnb::_dma_diag0">cvmx_pnbx_dma_diag0_t</a>;
<a name="l01012"></a>01012 <span class="comment"></span>
<a name="l01013"></a>01013 <span class="comment">/**</span>
<a name="l01014"></a>01014 <span class="comment"> * cvmx_pnb#_dma_diag1</span>
<a name="l01015"></a>01015 <span class="comment"> *</span>
<a name="l01016"></a>01016 <span class="comment"> * GAA DDR read command counters</span>
<a name="l01017"></a>01017 <span class="comment"> *</span>
<a name="l01018"></a>01018 <span class="comment"> */</span>
<a name="l01019"></a><a class="code" href="unioncvmx__pnbx__dma__diag1.html">01019</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag1.html" title="cvmx_pnb::_dma_diag1">cvmx_pnbx_dma_diag1</a> {
<a name="l01020"></a><a class="code" href="unioncvmx__pnbx__dma__diag1.html#a6d35b20dfa249df9ace3ddced8a7c48f">01020</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag1.html#a6d35b20dfa249df9ace3ddced8a7c48f">u64</a>;
<a name="l01021"></a><a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html">01021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html">cvmx_pnbx_dma_diag1_s</a> {
<a name="l01022"></a>01022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#ab773ea1dddc2a429adb4eab122ac47cb">ddr_rd_size</a>                  : 32; <span class="comment">/**&lt; total DDR read command sizes */</span>
<a name="l01024"></a>01024     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#aea698c69f55696029dd3fbfa4b5b989c">ddr_rd_cnt</a>                   : 32; <span class="comment">/**&lt; total DDR read commands */</span>
<a name="l01025"></a>01025 <span class="preprocessor">#else</span>
<a name="l01026"></a><a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#aea698c69f55696029dd3fbfa4b5b989c">01026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#aea698c69f55696029dd3fbfa4b5b989c">ddr_rd_cnt</a>                   : 32;
<a name="l01027"></a><a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#ab773ea1dddc2a429adb4eab122ac47cb">01027</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html#ab773ea1dddc2a429adb4eab122ac47cb">ddr_rd_size</a>                  : 32;
<a name="l01028"></a>01028 <span class="preprocessor">#endif</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag1.html#a51679b71c98c0c5af4e384e8df62197b">s</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__pnbx__dma__diag1.html#a40242394a26a7bada08877f4fce6869c">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag1_1_1cvmx__pnbx__dma__diag1__s.html">cvmx_pnbx_dma_diag1_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag1.html#a40242394a26a7bada08877f4fce6869c">cnf75xx</a>;
<a name="l01031"></a>01031 };
<a name="l01032"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a9a6a4c81001642d779e4d96f97272e2c">01032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag1.html" title="cvmx_pnb::_dma_diag1">cvmx_pnbx_dma_diag1</a> <a class="code" href="unioncvmx__pnbx__dma__diag1.html" title="cvmx_pnb::_dma_diag1">cvmx_pnbx_dma_diag1_t</a>;
<a name="l01033"></a>01033 <span class="comment"></span>
<a name="l01034"></a>01034 <span class="comment">/**</span>
<a name="l01035"></a>01035 <span class="comment"> * cvmx_pnb#_dma_diag2</span>
<a name="l01036"></a>01036 <span class="comment"> *</span>
<a name="l01037"></a>01037 <span class="comment"> * GAA DDR write command counters</span>
<a name="l01038"></a>01038 <span class="comment"> *</span>
<a name="l01039"></a>01039 <span class="comment"> */</span>
<a name="l01040"></a><a class="code" href="unioncvmx__pnbx__dma__diag2.html">01040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag2.html" title="cvmx_pnb::_dma_diag2">cvmx_pnbx_dma_diag2</a> {
<a name="l01041"></a><a class="code" href="unioncvmx__pnbx__dma__diag2.html#a2c24a26637d65d206f4b952ed6d046d2">01041</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag2.html#a2c24a26637d65d206f4b952ed6d046d2">u64</a>;
<a name="l01042"></a><a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html">cvmx_pnbx_dma_diag2_s</a> {
<a name="l01043"></a>01043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#a227088b9c397e980629cdfc01d7716b7">ddr_wr_size</a>                  : 32; <span class="comment">/**&lt; total DDR write command sizes */</span>
<a name="l01045"></a>01045     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#ad7a8bfce4902221652ede01c28a5f6e2">ddr_wr_cnt</a>                   : 32; <span class="comment">/**&lt; total DDR write commands */</span>
<a name="l01046"></a>01046 <span class="preprocessor">#else</span>
<a name="l01047"></a><a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#ad7a8bfce4902221652ede01c28a5f6e2">01047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#ad7a8bfce4902221652ede01c28a5f6e2">ddr_wr_cnt</a>                   : 32;
<a name="l01048"></a><a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#a227088b9c397e980629cdfc01d7716b7">01048</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html#a227088b9c397e980629cdfc01d7716b7">ddr_wr_size</a>                  : 32;
<a name="l01049"></a>01049 <span class="preprocessor">#endif</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag2.html#a884c07c3481bb63f9f8b34a82b5726c4">s</a>;
<a name="l01051"></a><a class="code" href="unioncvmx__pnbx__dma__diag2.html#aecc5874029f4904c0d7a14601a67fd6e">01051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag2_1_1cvmx__pnbx__dma__diag2__s.html">cvmx_pnbx_dma_diag2_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag2.html#aecc5874029f4904c0d7a14601a67fd6e">cnf75xx</a>;
<a name="l01052"></a>01052 };
<a name="l01053"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a10fa9f8a2f5d364044b255b5df71b3d4">01053</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag2.html" title="cvmx_pnb::_dma_diag2">cvmx_pnbx_dma_diag2</a> <a class="code" href="unioncvmx__pnbx__dma__diag2.html" title="cvmx_pnb::_dma_diag2">cvmx_pnbx_dma_diag2_t</a>;
<a name="l01054"></a>01054 <span class="comment"></span>
<a name="l01055"></a>01055 <span class="comment">/**</span>
<a name="l01056"></a>01056 <span class="comment"> * cvmx_pnb#_dma_diag3</span>
<a name="l01057"></a>01057 <span class="comment"> *</span>
<a name="l01058"></a>01058 <span class="comment"> * GAA read and write returned credits</span>
<a name="l01059"></a>01059 <span class="comment"> *</span>
<a name="l01060"></a>01060 <span class="comment"> */</span>
<a name="l01061"></a><a class="code" href="unioncvmx__pnbx__dma__diag3.html">01061</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag3.html" title="cvmx_pnb::_dma_diag3">cvmx_pnbx_dma_diag3</a> {
<a name="l01062"></a><a class="code" href="unioncvmx__pnbx__dma__diag3.html#a3161e3bb04d5a7e284e47b796bb4ce09">01062</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag3.html#a3161e3bb04d5a7e284e47b796bb4ce09">u64</a>;
<a name="l01063"></a><a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html">01063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html">cvmx_pnbx_dma_diag3_s</a> {
<a name="l01064"></a>01064 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#adb16439618805d6fbc03bd851e5b8a02">cmd_wr_cdt</a>                   : 32; <span class="comment">/**&lt; total write credit returned */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#ae4fd607170e0a1be1d26905f4923a34e">cmd_rd_cdt</a>                   : 32; <span class="comment">/**&lt; total read credit returned */</span>
<a name="l01067"></a>01067 <span class="preprocessor">#else</span>
<a name="l01068"></a><a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#ae4fd607170e0a1be1d26905f4923a34e">01068</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#ae4fd607170e0a1be1d26905f4923a34e">cmd_rd_cdt</a>                   : 32;
<a name="l01069"></a><a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#adb16439618805d6fbc03bd851e5b8a02">01069</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html#adb16439618805d6fbc03bd851e5b8a02">cmd_wr_cdt</a>                   : 32;
<a name="l01070"></a>01070 <span class="preprocessor">#endif</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag3.html#a845cec323e0cc1c655a00f86c7bb1da7">s</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__pnbx__dma__diag3.html#a15f8b798d2468937aecab787ff11a976">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag3_1_1cvmx__pnbx__dma__diag3__s.html">cvmx_pnbx_dma_diag3_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag3.html#a15f8b798d2468937aecab787ff11a976">cnf75xx</a>;
<a name="l01073"></a>01073 };
<a name="l01074"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a2ff4ebe2397fa85a10961056c750180b">01074</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag3.html" title="cvmx_pnb::_dma_diag3">cvmx_pnbx_dma_diag3</a> <a class="code" href="unioncvmx__pnbx__dma__diag3.html" title="cvmx_pnb::_dma_diag3">cvmx_pnbx_dma_diag3_t</a>;
<a name="l01075"></a>01075 <span class="comment"></span>
<a name="l01076"></a>01076 <span class="comment">/**</span>
<a name="l01077"></a>01077 <span class="comment"> * cvmx_pnb#_dma_diag4</span>
<a name="l01078"></a>01078 <span class="comment"> *</span>
<a name="l01079"></a>01079 <span class="comment"> * GAA read and write responses count</span>
<a name="l01080"></a>01080 <span class="comment"> *</span>
<a name="l01081"></a>01081 <span class="comment"> */</span>
<a name="l01082"></a><a class="code" href="unioncvmx__pnbx__dma__diag4.html">01082</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag4.html" title="cvmx_pnb::_dma_diag4">cvmx_pnbx_dma_diag4</a> {
<a name="l01083"></a><a class="code" href="unioncvmx__pnbx__dma__diag4.html#a6e936c10332e7bb821e825030bbbf690">01083</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag4.html#a6e936c10332e7bb821e825030bbbf690">u64</a>;
<a name="l01084"></a><a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html">01084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html">cvmx_pnbx_dma_diag4_s</a> {
<a name="l01085"></a>01085 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#a46e5b65e0faf1d6142384be93377d5d4">rsp_wr_cnt</a>                   : 32; <span class="comment">/**&lt; total write responses */</span>
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#af38c4d97ff1925f9f9a5beca69256e73">rsp_rd_cnt</a>                   : 32; <span class="comment">/**&lt; total read responses */</span>
<a name="l01088"></a>01088 <span class="preprocessor">#else</span>
<a name="l01089"></a><a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#af38c4d97ff1925f9f9a5beca69256e73">01089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#af38c4d97ff1925f9f9a5beca69256e73">rsp_rd_cnt</a>                   : 32;
<a name="l01090"></a><a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#a46e5b65e0faf1d6142384be93377d5d4">01090</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html#a46e5b65e0faf1d6142384be93377d5d4">rsp_wr_cnt</a>                   : 32;
<a name="l01091"></a>01091 <span class="preprocessor">#endif</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag4.html#a2cec5ac16f86d834b1999425bc764828">s</a>;
<a name="l01093"></a><a class="code" href="unioncvmx__pnbx__dma__diag4.html#a9fefe6c40eb46fa483fff6de785c0905">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag4_1_1cvmx__pnbx__dma__diag4__s.html">cvmx_pnbx_dma_diag4_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag4.html#a9fefe6c40eb46fa483fff6de785c0905">cnf75xx</a>;
<a name="l01094"></a>01094 };
<a name="l01095"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae1be1d22c7b08d40cb3a716c2001d3a0">01095</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag4.html" title="cvmx_pnb::_dma_diag4">cvmx_pnbx_dma_diag4</a> <a class="code" href="unioncvmx__pnbx__dma__diag4.html" title="cvmx_pnb::_dma_diag4">cvmx_pnbx_dma_diag4_t</a>;
<a name="l01096"></a>01096 <span class="comment"></span>
<a name="l01097"></a>01097 <span class="comment">/**</span>
<a name="l01098"></a>01098 <span class="comment"> * cvmx_pnb#_dma_diag5</span>
<a name="l01099"></a>01099 <span class="comment"> *</span>
<a name="l01100"></a>01100 <span class="comment"> * Counts number of DMA reads granted and processed by NCBi</span>
<a name="l01101"></a>01101 <span class="comment"> *</span>
<a name="l01102"></a>01102 <span class="comment"> */</span>
<a name="l01103"></a><a class="code" href="unioncvmx__pnbx__dma__diag5.html">01103</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag5.html" title="cvmx_pnb::_dma_diag5">cvmx_pnbx_dma_diag5</a> {
<a name="l01104"></a><a class="code" href="unioncvmx__pnbx__dma__diag5.html#a1ffbf7c302a4d8ed8b839a9a18281408">01104</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag5.html#a1ffbf7c302a4d8ed8b839a9a18281408">u64</a>;
<a name="l01105"></a><a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html">01105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html">cvmx_pnbx_dma_diag5_s</a> {
<a name="l01106"></a>01106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#a47e4b405de4e1cc8650a2de2f458e419">req_iarb_pop</a>                 : 32; <span class="comment">/**&lt; Request Command popped by inbound arbiter */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#ae25d9e346c3a7df474cdf7883cbcacdd">req_ncbi_cmd</a>                 : 32; <span class="comment">/**&lt; request Command read by NCBI */</span>
<a name="l01109"></a>01109 <span class="preprocessor">#else</span>
<a name="l01110"></a><a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#ae25d9e346c3a7df474cdf7883cbcacdd">01110</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#ae25d9e346c3a7df474cdf7883cbcacdd">req_ncbi_cmd</a>                 : 32;
<a name="l01111"></a><a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#a47e4b405de4e1cc8650a2de2f458e419">01111</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html#a47e4b405de4e1cc8650a2de2f458e419">req_iarb_pop</a>                 : 32;
<a name="l01112"></a>01112 <span class="preprocessor">#endif</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag5.html#af43781abf6440f17f6ced0aaa436f039">s</a>;
<a name="l01114"></a><a class="code" href="unioncvmx__pnbx__dma__diag5.html#a76023f5101cfc09f95aa756ebb587870">01114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag5_1_1cvmx__pnbx__dma__diag5__s.html">cvmx_pnbx_dma_diag5_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag5.html#a76023f5101cfc09f95aa756ebb587870">cnf75xx</a>;
<a name="l01115"></a>01115 };
<a name="l01116"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae560aaa1879ba9dcbf1abf5c0dfa6bfd">01116</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag5.html" title="cvmx_pnb::_dma_diag5">cvmx_pnbx_dma_diag5</a> <a class="code" href="unioncvmx__pnbx__dma__diag5.html" title="cvmx_pnb::_dma_diag5">cvmx_pnbx_dma_diag5_t</a>;
<a name="l01117"></a>01117 <span class="comment"></span>
<a name="l01118"></a>01118 <span class="comment">/**</span>
<a name="l01119"></a>01119 <span class="comment"> * cvmx_pnb#_dma_diag6</span>
<a name="l01120"></a>01120 <span class="comment"> *</span>
<a name="l01121"></a>01121 <span class="comment"> * Counts number of DMA writes granted by NCBi</span>
<a name="l01122"></a>01122 <span class="comment"> *</span>
<a name="l01123"></a>01123 <span class="comment"> */</span>
<a name="l01124"></a><a class="code" href="unioncvmx__pnbx__dma__diag6.html">01124</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag6.html" title="cvmx_pnb::_dma_diag6">cvmx_pnbx_dma_diag6</a> {
<a name="l01125"></a><a class="code" href="unioncvmx__pnbx__dma__diag6.html#a3dbebb5091a1f742df87403d389653e6">01125</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag6.html#a3dbebb5091a1f742df87403d389653e6">u64</a>;
<a name="l01126"></a><a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html">01126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html">cvmx_pnbx_dma_diag6_s</a> {
<a name="l01127"></a>01127 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#a6628764178f97de89220626de890b1df">reserved_32_63</a>               : 32;
<a name="l01129"></a>01129     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#aaa08893cdfac140f77c890683d7e47d3">req_iarb_pop</a>                 : 32; <span class="comment">/**&lt; Request Command popped by inbound arbiter */</span>
<a name="l01130"></a>01130 <span class="preprocessor">#else</span>
<a name="l01131"></a><a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#aaa08893cdfac140f77c890683d7e47d3">01131</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#aaa08893cdfac140f77c890683d7e47d3">req_iarb_pop</a>                 : 32;
<a name="l01132"></a><a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#a6628764178f97de89220626de890b1df">01132</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html#a6628764178f97de89220626de890b1df">reserved_32_63</a>               : 32;
<a name="l01133"></a>01133 <span class="preprocessor">#endif</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag6.html#a7123331d8d7e188b08a0b6827ccc5e0c">s</a>;
<a name="l01135"></a><a class="code" href="unioncvmx__pnbx__dma__diag6.html#a9821a314827b9d0f0722404847b56857">01135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag6_1_1cvmx__pnbx__dma__diag6__s.html">cvmx_pnbx_dma_diag6_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag6.html#a9821a314827b9d0f0722404847b56857">cnf75xx</a>;
<a name="l01136"></a>01136 };
<a name="l01137"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0fe07b6d5de5eca1467cebf745d6c652">01137</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag6.html" title="cvmx_pnb::_dma_diag6">cvmx_pnbx_dma_diag6</a> <a class="code" href="unioncvmx__pnbx__dma__diag6.html" title="cvmx_pnb::_dma_diag6">cvmx_pnbx_dma_diag6_t</a>;
<a name="l01138"></a>01138 <span class="comment"></span>
<a name="l01139"></a>01139 <span class="comment">/**</span>
<a name="l01140"></a>01140 <span class="comment"> * cvmx_pnb#_dma_diag7</span>
<a name="l01141"></a>01141 <span class="comment"> *</span>
<a name="l01142"></a>01142 <span class="comment"> * Counts number of DMA writes processed by NCBi</span>
<a name="l01143"></a>01143 <span class="comment"> *</span>
<a name="l01144"></a>01144 <span class="comment"> */</span>
<a name="l01145"></a><a class="code" href="unioncvmx__pnbx__dma__diag7.html">01145</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag7.html" title="cvmx_pnb::_dma_diag7">cvmx_pnbx_dma_diag7</a> {
<a name="l01146"></a><a class="code" href="unioncvmx__pnbx__dma__diag7.html#a4851d5b2b85d82cfe551829664e32f09">01146</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag7.html#a4851d5b2b85d82cfe551829664e32f09">u64</a>;
<a name="l01147"></a><a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html">cvmx_pnbx_dma_diag7_s</a> {
<a name="l01148"></a>01148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#aed3f763d9c199781089243de921a5191">req_ncbi_dat</a>                 : 32; <span class="comment">/**&lt; request data read by NCBI */</span>
<a name="l01150"></a>01150     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#af3a7436e5dabc6036f7928cbfa43dab9">req_ncbi_cmd</a>                 : 32; <span class="comment">/**&lt; request Command read by NCBI */</span>
<a name="l01151"></a>01151 <span class="preprocessor">#else</span>
<a name="l01152"></a><a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#af3a7436e5dabc6036f7928cbfa43dab9">01152</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#af3a7436e5dabc6036f7928cbfa43dab9">req_ncbi_cmd</a>                 : 32;
<a name="l01153"></a><a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#aed3f763d9c199781089243de921a5191">01153</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html#aed3f763d9c199781089243de921a5191">req_ncbi_dat</a>                 : 32;
<a name="l01154"></a>01154 <span class="preprocessor">#endif</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag7.html#a993fe982962b9657c86656fc27b8e6ce">s</a>;
<a name="l01156"></a><a class="code" href="unioncvmx__pnbx__dma__diag7.html#ad31762c0e89435ffbac447be8bfe2048">01156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag7_1_1cvmx__pnbx__dma__diag7__s.html">cvmx_pnbx_dma_diag7_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag7.html#ad31762c0e89435ffbac447be8bfe2048">cnf75xx</a>;
<a name="l01157"></a>01157 };
<a name="l01158"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8a2e9447f7050c44861bbb08a28a8918">01158</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag7.html" title="cvmx_pnb::_dma_diag7">cvmx_pnbx_dma_diag7</a> <a class="code" href="unioncvmx__pnbx__dma__diag7.html" title="cvmx_pnb::_dma_diag7">cvmx_pnbx_dma_diag7_t</a>;
<a name="l01159"></a>01159 <span class="comment"></span>
<a name="l01160"></a>01160 <span class="comment">/**</span>
<a name="l01161"></a>01161 <span class="comment"> * cvmx_pnb#_dma_diag8</span>
<a name="l01162"></a>01162 <span class="comment"> *</span>
<a name="l01163"></a>01163 <span class="comment"> * GAAIF internal states</span>
<a name="l01164"></a>01164 <span class="comment"> *</span>
<a name="l01165"></a>01165 <span class="comment"> */</span>
<a name="l01166"></a><a class="code" href="unioncvmx__pnbx__dma__diag8.html">01166</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag8.html" title="cvmx_pnb::_dma_diag8">cvmx_pnbx_dma_diag8</a> {
<a name="l01167"></a><a class="code" href="unioncvmx__pnbx__dma__diag8.html#ae8d894696a4275bb93e778bc86f0e4fd">01167</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag8.html#ae8d894696a4275bb93e778bc86f0e4fd">u64</a>;
<a name="l01168"></a><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html">01168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html">cvmx_pnbx_dma_diag8_s</a> {
<a name="l01169"></a>01169 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#afe6c4cf5c48b6ea5f0a49352fd6e1d9c">reserved_36_63</a>               : 28;
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#a1f99569b66312b45e65b12895690689d">smem_req_bus</a>                 : 12; <span class="comment">/**&lt; diag_dma_smem_rreq_cnt[5:0], diag_dma_smem_wreq_cnt[5:0] */</span>
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#aade180cedeac3f78135a897f6d351023">smem_rsp_bus</a>                 : 24; <span class="comment">/**&lt; diag_dma_swrsp_ff_cnt[5:0], diag_dma_srrsp_arb_vld, diag_dma_srrsp_arb_stall,</span>
<a name="l01173"></a>01173 <span class="comment">                                                         diag_dma_srrsp_ff_wptr[4:0], diag_dma_srrsp_ff_rptr[4:0], diag_dma_srrsp_ff_cnt[5:0] */</span>
<a name="l01174"></a>01174 <span class="preprocessor">#else</span>
<a name="l01175"></a><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#aade180cedeac3f78135a897f6d351023">01175</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#aade180cedeac3f78135a897f6d351023">smem_rsp_bus</a>                 : 24;
<a name="l01176"></a><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#a1f99569b66312b45e65b12895690689d">01176</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#a1f99569b66312b45e65b12895690689d">smem_req_bus</a>                 : 12;
<a name="l01177"></a><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#afe6c4cf5c48b6ea5f0a49352fd6e1d9c">01177</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html#afe6c4cf5c48b6ea5f0a49352fd6e1d9c">reserved_36_63</a>               : 28;
<a name="l01178"></a>01178 <span class="preprocessor">#endif</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag8.html#a3fa39af40d0185e64b3e4c14d247b9d3">s</a>;
<a name="l01180"></a><a class="code" href="unioncvmx__pnbx__dma__diag8.html#a09a6ca51e9b60f4c827b0ed4ec46a478">01180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag8_1_1cvmx__pnbx__dma__diag8__s.html">cvmx_pnbx_dma_diag8_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag8.html#a09a6ca51e9b60f4c827b0ed4ec46a478">cnf75xx</a>;
<a name="l01181"></a>01181 };
<a name="l01182"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a1553c57638577e3ad302891fac5e5d30">01182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag8.html" title="cvmx_pnb::_dma_diag8">cvmx_pnbx_dma_diag8</a> <a class="code" href="unioncvmx__pnbx__dma__diag8.html" title="cvmx_pnb::_dma_diag8">cvmx_pnbx_dma_diag8_t</a>;
<a name="l01183"></a>01183 <span class="comment"></span>
<a name="l01184"></a>01184 <span class="comment">/**</span>
<a name="l01185"></a>01185 <span class="comment"> * cvmx_pnb#_dma_diag9</span>
<a name="l01186"></a>01186 <span class="comment"> *</span>
<a name="l01187"></a>01187 <span class="comment"> * GAAIF internal states</span>
<a name="l01188"></a>01188 <span class="comment"> *</span>
<a name="l01189"></a>01189 <span class="comment"> */</span>
<a name="l01190"></a><a class="code" href="unioncvmx__pnbx__dma__diag9.html">01190</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag9.html" title="cvmx_pnb::_dma_diag9">cvmx_pnbx_dma_diag9</a> {
<a name="l01191"></a><a class="code" href="unioncvmx__pnbx__dma__diag9.html#a7ecf4900547f6e1a8c77e3bbe744f5e8">01191</a>     uint64_t <a class="code" href="unioncvmx__pnbx__dma__diag9.html#a7ecf4900547f6e1a8c77e3bbe744f5e8">u64</a>;
<a name="l01192"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html">01192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html">cvmx_pnbx_dma_diag9_s</a> {
<a name="l01193"></a>01193 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af7b088288f61ef74462295b0b853c759">reserved_62_63</a>               : 2;
<a name="l01195"></a>01195     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a087ec6d251fa9bac33b47c41bcfe6d8a">ddr_wrreq_bus</a>                : 24; <span class="comment">/**&lt; diag_dma_ddr_flitwr_win, diag_dma_ddr_wff_wptr[2:0], diag_dma_ddr_flit_wptr[2:0],</span>
<a name="l01196"></a>01196 <span class="comment">                                                         diag_dma_ddr_arb_wff_rptr[2:0], diag_dma_ddr_ncbi_wff_rptr[2:0],</span>
<a name="l01197"></a>01197 <span class="comment">                                                         diag_dma_ddr_flit_rptr[2:0], diag_dma_ddr_wr_arb_cnt[3:0], diag_dma_ddr_wr_ncbi_cnt[3:0] */</span>
<a name="l01198"></a>01198     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af3fd8945657e200af844d66599bac380">ddr_wrrsp_bus</a>                : 10; <span class="comment">/**&lt; diag_dma_wr_stall0, diag_dma_wr_stall1, diag_dma_dwrsp_ff0_vld, diag_dma_dwrsp_ff1_vld,</span>
<a name="l01199"></a>01199 <span class="comment">                                                         diag_dma_dwrsp_cpl_sel, diag_dma_dwrsp_cpl_ff0_vld, diag_dma_dwrsp_cpl_ff1_vld,</span>
<a name="l01200"></a>01200 <span class="comment">                                                         diag_dma_dwrsp_dat_sel, diag_dma_dwrsp_dat_ff0_vld, diag_dma_dwrsp_dat_ff1_vld */</span>
<a name="l01201"></a>01201     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a255e30f184c535178acff92879c2d711">reserved_22_27</a>               : 6;
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a067a3791c92621a0fcfd701b6fbead85">ddr_rdreq_bus</a>                : 12; <span class="comment">/**&lt; diag_dma_ddr_rd_arb_cnt[5:0], diag_dma_ddr_rd_ncbi_cnt[5:0] */</span>
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a8c020f077ecf3a1cc254fa4ccfde00d9">ddr_rdrsp_bus</a>                : 10; <span class="comment">/**&lt; [diag_dma_rd_stall0, diag_dma_rd_stall1, diag_dma_drrsp_dat0_win, diag_dma_drrsp_dat1_win,</span>
<a name="l01204"></a>01204 <span class="comment">                                                         diag_dma_drrsp_cpl_sel, diag_dma_drrsp_cpl_ff0_vld, diag_dma_drrsp_cpl_ff1_vld,</span>
<a name="l01205"></a>01205 <span class="comment">                                                         diag_dma_drrsp_dat_sel, diag_dma_drrsp_dat_ff0_vld, diag_dma_drrsp_dat_ff1_vld */</span>
<a name="l01206"></a>01206 <span class="preprocessor">#else</span>
<a name="l01207"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a8c020f077ecf3a1cc254fa4ccfde00d9">01207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a8c020f077ecf3a1cc254fa4ccfde00d9">ddr_rdrsp_bus</a>                : 10;
<a name="l01208"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a067a3791c92621a0fcfd701b6fbead85">01208</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a067a3791c92621a0fcfd701b6fbead85">ddr_rdreq_bus</a>                : 12;
<a name="l01209"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a255e30f184c535178acff92879c2d711">01209</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a255e30f184c535178acff92879c2d711">reserved_22_27</a>               : 6;
<a name="l01210"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af3fd8945657e200af844d66599bac380">01210</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af3fd8945657e200af844d66599bac380">ddr_wrrsp_bus</a>                : 10;
<a name="l01211"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a087ec6d251fa9bac33b47c41bcfe6d8a">01211</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#a087ec6d251fa9bac33b47c41bcfe6d8a">ddr_wrreq_bus</a>                : 24;
<a name="l01212"></a><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af7b088288f61ef74462295b0b853c759">01212</a>     uint64_t <a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html#af7b088288f61ef74462295b0b853c759">reserved_62_63</a>               : 2;
<a name="l01213"></a>01213 <span class="preprocessor">#endif</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__dma__diag9.html#a4f530713ce9844ba1c84a3b8247e9a1c">s</a>;
<a name="l01215"></a><a class="code" href="unioncvmx__pnbx__dma__diag9.html#afe2e5ff32a5bd7100d319d89d9ab8aab">01215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__dma__diag9_1_1cvmx__pnbx__dma__diag9__s.html">cvmx_pnbx_dma_diag9_s</a>          <a class="code" href="unioncvmx__pnbx__dma__diag9.html#afe2e5ff32a5bd7100d319d89d9ab8aab">cnf75xx</a>;
<a name="l01216"></a>01216 };
<a name="l01217"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ad9cee745348fae6c9efc9ed10f4619fd">01217</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__dma__diag9.html" title="cvmx_pnb::_dma_diag9">cvmx_pnbx_dma_diag9</a> <a class="code" href="unioncvmx__pnbx__dma__diag9.html" title="cvmx_pnb::_dma_diag9">cvmx_pnbx_dma_diag9_t</a>;
<a name="l01218"></a>01218 <span class="comment"></span>
<a name="l01219"></a>01219 <span class="comment">/**</span>
<a name="l01220"></a>01220 <span class="comment"> * cvmx_pnb#_eco</span>
<a name="l01221"></a>01221 <span class="comment"> *</span>
<a name="l01222"></a>01222 <span class="comment"> * An ECO CSR.</span>
<a name="l01223"></a>01223 <span class="comment"> *</span>
<a name="l01224"></a>01224 <span class="comment"> */</span>
<a name="l01225"></a><a class="code" href="unioncvmx__pnbx__eco.html">01225</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__eco.html" title="cvmx_pnb::_eco">cvmx_pnbx_eco</a> {
<a name="l01226"></a><a class="code" href="unioncvmx__pnbx__eco.html#a9ebaa4e463f75c75fa685cc46a396341">01226</a>     uint64_t <a class="code" href="unioncvmx__pnbx__eco.html#a9ebaa4e463f75c75fa685cc46a396341">u64</a>;
<a name="l01227"></a><a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html">01227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html">cvmx_pnbx_eco_s</a> {
<a name="l01228"></a>01228 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html#abfef43882349be9760b4a78844162aa4">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#else</span>
<a name="l01231"></a><a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html#abfef43882349be9760b4a78844162aa4">01231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html#abfef43882349be9760b4a78844162aa4">eco_rw</a>                       : 64;
<a name="l01232"></a>01232 <span class="preprocessor">#endif</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__eco.html#a1bbf13f5cc6564257ae696d0f19f0c4b">s</a>;
<a name="l01234"></a><a class="code" href="unioncvmx__pnbx__eco.html#a8f2f1ddf2a9b0ce93803418fac39070e">01234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__eco_1_1cvmx__pnbx__eco__s.html">cvmx_pnbx_eco_s</a>                <a class="code" href="unioncvmx__pnbx__eco.html#a8f2f1ddf2a9b0ce93803418fac39070e">cnf75xx</a>;
<a name="l01235"></a>01235 };
<a name="l01236"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae2da6026fc2e0ae39f1434dd78b617a2">01236</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__eco.html" title="cvmx_pnb::_eco">cvmx_pnbx_eco</a> <a class="code" href="unioncvmx__pnbx__eco.html" title="cvmx_pnb::_eco">cvmx_pnbx_eco_t</a>;
<a name="l01237"></a>01237 <span class="comment"></span>
<a name="l01238"></a>01238 <span class="comment">/**</span>
<a name="l01239"></a>01239 <span class="comment"> * cvmx_pnb#_ghab#_pull_arb_wt</span>
<a name="l01240"></a>01240 <span class="comment"> *</span>
<a name="l01241"></a>01241 <span class="comment"> * This register specifies the aribtration weights used when accepting GHAB</span>
<a name="l01242"></a>01242 <span class="comment"> * requests to system memory. Each GHAB specifies one weight for high</span>
<a name="l01243"></a>01243 <span class="comment"> * priority reads and writes, and one weight for low priority reads and</span>
<a name="l01244"></a>01244 <span class="comment"> * writes.</span>
<a name="l01245"></a>01245 <span class="comment"> */</span>
<a name="l01246"></a><a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html">01246</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html" title="cvmx_pnb::_ghab::_pull_arb_wt">cvmx_pnbx_ghabx_pull_arb_wt</a> {
<a name="l01247"></a><a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html#afda6636117db514b2a44b9892cff29f7">01247</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html#afda6636117db514b2a44b9892cff29f7">u64</a>;
<a name="l01248"></a><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html">cvmx_pnbx_ghabx_pull_arb_wt_s</a> {
<a name="l01249"></a>01249 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a5c943465d17778d4358a4fc94c39c8ab">reserved_22_63</a>               : 42;
<a name="l01251"></a>01251     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a9dd763ba0162a5ee7f5184a1e04ea2e5">hp_wgt</a>                       : 6;  <span class="comment">/**&lt; Arbitration weight for high priority reads and writes. */</span>
<a name="l01252"></a>01252     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a17dcdd0cdd537a7bcc21401ae6c6b5bd">reserved_6_15</a>                : 10;
<a name="l01253"></a>01253     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#aae019cf81279d1974b513eb5d11c737e">lp_wgt</a>                       : 6;  <span class="comment">/**&lt; Arbitration weight for low priority reads and writes. */</span>
<a name="l01254"></a>01254 <span class="preprocessor">#else</span>
<a name="l01255"></a><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#aae019cf81279d1974b513eb5d11c737e">01255</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#aae019cf81279d1974b513eb5d11c737e">lp_wgt</a>                       : 6;
<a name="l01256"></a><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a17dcdd0cdd537a7bcc21401ae6c6b5bd">01256</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a17dcdd0cdd537a7bcc21401ae6c6b5bd">reserved_6_15</a>                : 10;
<a name="l01257"></a><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a9dd763ba0162a5ee7f5184a1e04ea2e5">01257</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a9dd763ba0162a5ee7f5184a1e04ea2e5">hp_wgt</a>                       : 6;
<a name="l01258"></a><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a5c943465d17778d4358a4fc94c39c8ab">01258</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html#a5c943465d17778d4358a4fc94c39c8ab">reserved_22_63</a>               : 42;
<a name="l01259"></a>01259 <span class="preprocessor">#endif</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html#a6e4469301cfe933ce458fb916dcf180e">s</a>;
<a name="l01261"></a><a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html#aeafbe9f5c3b6fcf4e4ea95492775f70b">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghabx__pull__arb__wt_1_1cvmx__pnbx__ghabx__pull__arb__wt__s.html">cvmx_pnbx_ghabx_pull_arb_wt_s</a>  <a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html#aeafbe9f5c3b6fcf4e4ea95492775f70b">cnf75xx</a>;
<a name="l01262"></a>01262 };
<a name="l01263"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af1c1e110bbc7a2ac163aca309946d865">01263</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html" title="cvmx_pnb::_ghab::_pull_arb_wt">cvmx_pnbx_ghabx_pull_arb_wt</a> <a class="code" href="unioncvmx__pnbx__ghabx__pull__arb__wt.html" title="cvmx_pnb::_ghab::_pull_arb_wt">cvmx_pnbx_ghabx_pull_arb_wt_t</a>;
<a name="l01264"></a>01264 <span class="comment"></span>
<a name="l01265"></a>01265 <span class="comment">/**</span>
<a name="l01266"></a>01266 <span class="comment"> * cvmx_pnb#_ghab_inb_arb_wt</span>
<a name="l01267"></a>01267 <span class="comment"> *</span>
<a name="l01268"></a>01268 <span class="comment"> * This register specifies the arbitration weights used when arbitrating</span>
<a name="l01269"></a>01269 <span class="comment"> * between PNBD DMA requests and GHAB requests to system memory.</span>
<a name="l01270"></a>01270 <span class="comment"> */</span>
<a name="l01271"></a><a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html">01271</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html" title="cvmx_pnb::_ghab_inb_arb_wt">cvmx_pnbx_ghab_inb_arb_wt</a> {
<a name="l01272"></a><a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html#a0a5398894296514034b53011af240b67">01272</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html#a0a5398894296514034b53011af240b67">u64</a>;
<a name="l01273"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html">cvmx_pnbx_ghab_inb_arb_wt_s</a> {
<a name="l01274"></a>01274 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#ab606d26723f2e10f591766f08b83c7b8">reserved_54_63</a>               : 10;
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a4cfc99c5319cecb0b9535313976fd554">hp_wr_wgt</a>                    : 6;  <span class="comment">/**&lt; Arbitration weight for high priority writes. */</span>
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a8acbf7695cc7370ab98386fafe2f826c">reserved_38_47</a>               : 10;
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a10898e3df00d6f9eb2951639f3565a89">lp_wr_wgt</a>                    : 6;  <span class="comment">/**&lt; Arbitration weight for low priority writes. */</span>
<a name="l01279"></a>01279     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a7e16616d44af23688840c8beadd97c06">reserved_22_31</a>               : 10;
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a334adb30ec6a5074ef07384d3b89a288">hp_rd_wgt</a>                    : 6;  <span class="comment">/**&lt; Arbitration weight for high priority reads. */</span>
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a725362829f3af871c99d2611093774ae">reserved_6_15</a>                : 10;
<a name="l01282"></a>01282     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a9d390ac308ff33ba977972767e504f89">lp_rd_wgt</a>                    : 6;  <span class="comment">/**&lt; Arbitration weight for low priority reads. */</span>
<a name="l01283"></a>01283 <span class="preprocessor">#else</span>
<a name="l01284"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a9d390ac308ff33ba977972767e504f89">01284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a9d390ac308ff33ba977972767e504f89">lp_rd_wgt</a>                    : 6;
<a name="l01285"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a725362829f3af871c99d2611093774ae">01285</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a725362829f3af871c99d2611093774ae">reserved_6_15</a>                : 10;
<a name="l01286"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a334adb30ec6a5074ef07384d3b89a288">01286</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a334adb30ec6a5074ef07384d3b89a288">hp_rd_wgt</a>                    : 6;
<a name="l01287"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a7e16616d44af23688840c8beadd97c06">01287</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a7e16616d44af23688840c8beadd97c06">reserved_22_31</a>               : 10;
<a name="l01288"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a10898e3df00d6f9eb2951639f3565a89">01288</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a10898e3df00d6f9eb2951639f3565a89">lp_wr_wgt</a>                    : 6;
<a name="l01289"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a8acbf7695cc7370ab98386fafe2f826c">01289</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a8acbf7695cc7370ab98386fafe2f826c">reserved_38_47</a>               : 10;
<a name="l01290"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a4cfc99c5319cecb0b9535313976fd554">01290</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#a4cfc99c5319cecb0b9535313976fd554">hp_wr_wgt</a>                    : 6;
<a name="l01291"></a><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#ab606d26723f2e10f591766f08b83c7b8">01291</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html#ab606d26723f2e10f591766f08b83c7b8">reserved_54_63</a>               : 10;
<a name="l01292"></a>01292 <span class="preprocessor">#endif</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html#a0ae2b887e77974aade3473a532bff81b">s</a>;
<a name="l01294"></a><a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html#a88be1aa760ba2287854ac0a670ef728b">01294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghab__inb__arb__wt_1_1cvmx__pnbx__ghab__inb__arb__wt__s.html">cvmx_pnbx_ghab_inb_arb_wt_s</a>    <a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html#a88be1aa760ba2287854ac0a670ef728b">cnf75xx</a>;
<a name="l01295"></a>01295 };
<a name="l01296"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a91f6ac9c2cfa451bc9cb534151944932">01296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html" title="cvmx_pnb::_ghab_inb_arb_wt">cvmx_pnbx_ghab_inb_arb_wt</a> <a class="code" href="unioncvmx__pnbx__ghab__inb__arb__wt.html" title="cvmx_pnb::_ghab_inb_arb_wt">cvmx_pnbx_ghab_inb_arb_wt_t</a>;
<a name="l01297"></a>01297 <span class="comment"></span>
<a name="l01298"></a>01298 <span class="comment">/**</span>
<a name="l01299"></a>01299 <span class="comment"> * cvmx_pnb#_ghab_pull_bushog_max</span>
<a name="l01300"></a>01300 <span class="comment"> *</span>
<a name="l01301"></a>01301 <span class="comment"> * This register controls the bus-hog limit when arbitrating for system</span>
<a name="l01302"></a>01302 <span class="comment"> * memory requests coming from the GHABs.</span>
<a name="l01303"></a>01303 <span class="comment"> */</span>
<a name="l01304"></a><a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html">01304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html" title="cvmx_pnb::_ghab_pull_bushog_max">cvmx_pnbx_ghab_pull_bushog_max</a> {
<a name="l01305"></a><a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html#a1ff65933ae508657984faf3561583c1c">01305</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html#a1ff65933ae508657984faf3561583c1c">u64</a>;
<a name="l01306"></a><a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html">01306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html">cvmx_pnbx_ghab_pull_bushog_max_s</a> {
<a name="l01307"></a>01307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#af8a0199b8ce01110fe5ae709eff47df0">reserved_8_63</a>                : 56;
<a name="l01309"></a>01309     uint64_t <a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#a45e201e9172a9dde77cf19a69d12cc0b">bushog_max</a>                   : 8;  <span class="comment">/**&lt; The maximum number of consecutive high priority requests that can win</span>
<a name="l01310"></a>01310 <span class="comment">                                                         arbitration over a waiting low-priority request. If set to zero, no</span>
<a name="l01311"></a>01311 <span class="comment">                                                         limit is enforced and low priority requests might be starved. */</span>
<a name="l01312"></a>01312 <span class="preprocessor">#else</span>
<a name="l01313"></a><a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#a45e201e9172a9dde77cf19a69d12cc0b">01313</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#a45e201e9172a9dde77cf19a69d12cc0b">bushog_max</a>                   : 8;
<a name="l01314"></a><a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#af8a0199b8ce01110fe5ae709eff47df0">01314</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html#af8a0199b8ce01110fe5ae709eff47df0">reserved_8_63</a>                : 56;
<a name="l01315"></a>01315 <span class="preprocessor">#endif</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html#a3e72b95bdd296bb9c422c70c7f4c9e7b">s</a>;
<a name="l01317"></a><a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html#adffec839b1fda3928aa23697caff9f96">01317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghab__pull__bushog__max_1_1cvmx__pnbx__ghab__pull__bushog__max__s.html">cvmx_pnbx_ghab_pull_bushog_max_s</a> <a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html#adffec839b1fda3928aa23697caff9f96">cnf75xx</a>;
<a name="l01318"></a>01318 };
<a name="l01319"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a87702a71216297e99f3760d11d4e0c14">01319</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html" title="cvmx_pnb::_ghab_pull_bushog_max">cvmx_pnbx_ghab_pull_bushog_max</a> <a class="code" href="unioncvmx__pnbx__ghab__pull__bushog__max.html" title="cvmx_pnb::_ghab_pull_bushog_max">cvmx_pnbx_ghab_pull_bushog_max_t</a>;
<a name="l01320"></a>01320 <span class="comment"></span>
<a name="l01321"></a>01321 <span class="comment">/**</span>
<a name="l01322"></a>01322 <span class="comment"> * cvmx_pnb#_ghbrd_diag0</span>
<a name="l01323"></a>01323 <span class="comment"> *</span>
<a name="l01324"></a>01324 <span class="comment"> * Counts number of GHAB read requests received</span>
<a name="l01325"></a>01325 <span class="comment"> *</span>
<a name="l01326"></a>01326 <span class="comment"> */</span>
<a name="l01327"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html">01327</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html" title="cvmx_pnb::_ghbrd_diag0">cvmx_pnbx_ghbrd_diag0</a> {
<a name="l01328"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html#ab588243996386949f577d1a0749e3fb7">01328</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html#ab588243996386949f577d1a0749e3fb7">u64</a>;
<a name="l01329"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html">01329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html">cvmx_pnbx_ghbrd_diag0_s</a> {
<a name="l01330"></a>01330 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#aab7a9bf05944c775b0a67364833c19ae">reserved_32_63</a>               : 32;
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#a4acb42839447abbd03889c9e4f9441ce">req_cmd</a>                      : 32; <span class="comment">/**&lt; Request Command received */</span>
<a name="l01333"></a>01333 <span class="preprocessor">#else</span>
<a name="l01334"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#a4acb42839447abbd03889c9e4f9441ce">01334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#a4acb42839447abbd03889c9e4f9441ce">req_cmd</a>                      : 32;
<a name="l01335"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#aab7a9bf05944c775b0a67364833c19ae">01335</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html#aab7a9bf05944c775b0a67364833c19ae">reserved_32_63</a>               : 32;
<a name="l01336"></a>01336 <span class="preprocessor">#endif</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html#aebea3d39afa64035a762a779aab4e08c">s</a>;
<a name="l01338"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html#a6a0db32b4a7563f415a0198dc4768247">01338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag0_1_1cvmx__pnbx__ghbrd__diag0__s.html">cvmx_pnbx_ghbrd_diag0_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html#a6a0db32b4a7563f415a0198dc4768247">cnf75xx</a>;
<a name="l01339"></a>01339 };
<a name="l01340"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a113f39707dc0275bd2ad9056c7129d51">01340</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html" title="cvmx_pnb::_ghbrd_diag0">cvmx_pnbx_ghbrd_diag0</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag0.html" title="cvmx_pnb::_ghbrd_diag0">cvmx_pnbx_ghbrd_diag0_t</a>;
<a name="l01341"></a>01341 <span class="comment"></span>
<a name="l01342"></a>01342 <span class="comment">/**</span>
<a name="l01343"></a>01343 <span class="comment"> * cvmx_pnb#_ghbrd_diag1</span>
<a name="l01344"></a>01344 <span class="comment"> *</span>
<a name="l01345"></a>01345 <span class="comment"> * Counts number of GHAB read granted</span>
<a name="l01346"></a>01346 <span class="comment"> *</span>
<a name="l01347"></a>01347 <span class="comment"> */</span>
<a name="l01348"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html">01348</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html" title="cvmx_pnb::_ghbrd_diag1">cvmx_pnbx_ghbrd_diag1</a> {
<a name="l01349"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html#a59a89fee0a1b3aa1731aceb0032fe385">01349</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html#a59a89fee0a1b3aa1731aceb0032fe385">u64</a>;
<a name="l01350"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html">01350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html">cvmx_pnbx_ghbrd_diag1_s</a> {
<a name="l01351"></a>01351 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#a2c2d89ba5e8573f5c03ca3d0fc1c53a6">reserved_32_63</a>               : 32;
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#ac6ee6f150964acbb6fb8c39cbafb4e3c">req_gnt</a>                      : 32; <span class="comment">/**&lt; Request Command granted */</span>
<a name="l01354"></a>01354 <span class="preprocessor">#else</span>
<a name="l01355"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#ac6ee6f150964acbb6fb8c39cbafb4e3c">01355</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#ac6ee6f150964acbb6fb8c39cbafb4e3c">req_gnt</a>                      : 32;
<a name="l01356"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#a2c2d89ba5e8573f5c03ca3d0fc1c53a6">01356</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html#a2c2d89ba5e8573f5c03ca3d0fc1c53a6">reserved_32_63</a>               : 32;
<a name="l01357"></a>01357 <span class="preprocessor">#endif</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html#a8f936769c0cd993b57bafa64edc7a1e0">s</a>;
<a name="l01359"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html#a4b8c487b1b013b7799a8c73acbd53cd0">01359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag1_1_1cvmx__pnbx__ghbrd__diag1__s.html">cvmx_pnbx_ghbrd_diag1_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html#a4b8c487b1b013b7799a8c73acbd53cd0">cnf75xx</a>;
<a name="l01360"></a>01360 };
<a name="l01361"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a006cafea8bdbd1c2a282b8f36ec8805b">01361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html" title="cvmx_pnb::_ghbrd_diag1">cvmx_pnbx_ghbrd_diag1</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag1.html" title="cvmx_pnb::_ghbrd_diag1">cvmx_pnbx_ghbrd_diag1_t</a>;
<a name="l01362"></a>01362 <span class="comment"></span>
<a name="l01363"></a>01363 <span class="comment">/**</span>
<a name="l01364"></a>01364 <span class="comment"> * cvmx_pnb#_ghbrd_diag2</span>
<a name="l01365"></a>01365 <span class="comment"> *</span>
<a name="l01366"></a>01366 <span class="comment"> * Counts number of GHAB read processed</span>
<a name="l01367"></a>01367 <span class="comment"> *</span>
<a name="l01368"></a>01368 <span class="comment"> */</span>
<a name="l01369"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html">01369</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html" title="cvmx_pnb::_ghbrd_diag2">cvmx_pnbx_ghbrd_diag2</a> {
<a name="l01370"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html#a7ea7017a776173ef0d938bb57a14f6cf">01370</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html#a7ea7017a776173ef0d938bb57a14f6cf">u64</a>;
<a name="l01371"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html">01371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html">cvmx_pnbx_ghbrd_diag2_s</a> {
<a name="l01372"></a>01372 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#addd3996f34e89b2c6ea7ca1788aedcec">reserved_62_63</a>               : 2;
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a651e4027c3a1905c3553e4a9b707dea8">obuf_dat_rptr</a>                : 2;  <span class="comment">/**&lt; data buffer read pointer */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ac79b333dbd287980874d1c748b5f6ecb">obuf_dat_wptr</a>                : 2;  <span class="comment">/**&lt; data buffer write pointer */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#acba1fe92d45b993851c96cd1e061184f">obuf_cmd_rptr</a>                : 2;  <span class="comment">/**&lt; command buffer read pointer */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ad333579489de93ab4aa22a26e6355286">obuf_cmd_wptr</a>                : 2;  <span class="comment">/**&lt; command buffer write pointer */</span>
<a name="l01378"></a>01378     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8f558fdc42985f7071e87a68154fc9c1">req_ff_full</a>                  : 1;  <span class="comment">/**&lt; request FIFO full */</span>
<a name="l01379"></a>01379     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a93407eff28532a9bfbbb55f325e7434f">req_ff_empty</a>                 : 1;  <span class="comment">/**&lt; request FIFO empty */</span>
<a name="l01380"></a>01380     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a9abaea02aa9804deabca84f22bf51d4b">cpl_ff_cnt</a>                   : 12; <span class="comment">/**&lt; total request completed count */</span>
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a6d494252a44ae7ed9b60ca4fadbf81de">cmd_cdt_cnt</a>                  : 8;  <span class="comment">/**&lt; credit count for outstanding NCBi grants */</span>
<a name="l01382"></a>01382     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8abafb23aee25f323318495ae5e7174e">req_ncbi_rd</a>                  : 32; <span class="comment">/**&lt; request Command read by NCBI */</span>
<a name="l01383"></a>01383 <span class="preprocessor">#else</span>
<a name="l01384"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8abafb23aee25f323318495ae5e7174e">01384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8abafb23aee25f323318495ae5e7174e">req_ncbi_rd</a>                  : 32;
<a name="l01385"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a6d494252a44ae7ed9b60ca4fadbf81de">01385</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a6d494252a44ae7ed9b60ca4fadbf81de">cmd_cdt_cnt</a>                  : 8;
<a name="l01386"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a9abaea02aa9804deabca84f22bf51d4b">01386</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a9abaea02aa9804deabca84f22bf51d4b">cpl_ff_cnt</a>                   : 12;
<a name="l01387"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a93407eff28532a9bfbbb55f325e7434f">01387</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a93407eff28532a9bfbbb55f325e7434f">req_ff_empty</a>                 : 1;
<a name="l01388"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8f558fdc42985f7071e87a68154fc9c1">01388</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a8f558fdc42985f7071e87a68154fc9c1">req_ff_full</a>                  : 1;
<a name="l01389"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ad333579489de93ab4aa22a26e6355286">01389</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ad333579489de93ab4aa22a26e6355286">obuf_cmd_wptr</a>                : 2;
<a name="l01390"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#acba1fe92d45b993851c96cd1e061184f">01390</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#acba1fe92d45b993851c96cd1e061184f">obuf_cmd_rptr</a>                : 2;
<a name="l01391"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ac79b333dbd287980874d1c748b5f6ecb">01391</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#ac79b333dbd287980874d1c748b5f6ecb">obuf_dat_wptr</a>                : 2;
<a name="l01392"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a651e4027c3a1905c3553e4a9b707dea8">01392</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#a651e4027c3a1905c3553e4a9b707dea8">obuf_dat_rptr</a>                : 2;
<a name="l01393"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#addd3996f34e89b2c6ea7ca1788aedcec">01393</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html#addd3996f34e89b2c6ea7ca1788aedcec">reserved_62_63</a>               : 2;
<a name="l01394"></a>01394 <span class="preprocessor">#endif</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html#a8425321e790558369c2afaf440c07f8b">s</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html#a46fb00463293f5050038edefa79163e4">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag2_1_1cvmx__pnbx__ghbrd__diag2__s.html">cvmx_pnbx_ghbrd_diag2_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html#a46fb00463293f5050038edefa79163e4">cnf75xx</a>;
<a name="l01397"></a>01397 };
<a name="l01398"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a57b537298e2983b387bf2e468e336a42">01398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html" title="cvmx_pnb::_ghbrd_diag2">cvmx_pnbx_ghbrd_diag2</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag2.html" title="cvmx_pnb::_ghbrd_diag2">cvmx_pnbx_ghbrd_diag2_t</a>;
<a name="l01399"></a>01399 <span class="comment"></span>
<a name="l01400"></a>01400 <span class="comment">/**</span>
<a name="l01401"></a>01401 <span class="comment"> * cvmx_pnb#_ghbrd_diag3</span>
<a name="l01402"></a>01402 <span class="comment"> *</span>
<a name="l01403"></a>01403 <span class="comment"> * Counts number of GHAB read response</span>
<a name="l01404"></a>01404 <span class="comment"> *</span>
<a name="l01405"></a>01405 <span class="comment"> */</span>
<a name="l01406"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html">01406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html" title="cvmx_pnb::_ghbrd_diag3">cvmx_pnbx_ghbrd_diag3</a> {
<a name="l01407"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html#ac65d7c737db7e199e4ec7ffcec298451">01407</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html#ac65d7c737db7e199e4ec7ffcec298451">u64</a>;
<a name="l01408"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html">01408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html">cvmx_pnbx_ghbrd_diag3_s</a> {
<a name="l01409"></a>01409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#ac2e92b16a17b084566c4390efafac55c">reserved_32_63</a>               : 32;
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#aa26e6cd2837ebc4e225dcde40340025f">rsp_cmd</a>                      : 32; <span class="comment">/**&lt; read response sent in 128b */</span>
<a name="l01412"></a>01412 <span class="preprocessor">#else</span>
<a name="l01413"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#aa26e6cd2837ebc4e225dcde40340025f">01413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#aa26e6cd2837ebc4e225dcde40340025f">rsp_cmd</a>                      : 32;
<a name="l01414"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#ac2e92b16a17b084566c4390efafac55c">01414</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html#ac2e92b16a17b084566c4390efafac55c">reserved_32_63</a>               : 32;
<a name="l01415"></a>01415 <span class="preprocessor">#endif</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html#afb3ed7a3040a09d7d34da8dc17884d7f">s</a>;
<a name="l01417"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html#a7e4b0677a6167d3c7fbfd0ca392f39d2">01417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag3_1_1cvmx__pnbx__ghbrd__diag3__s.html">cvmx_pnbx_ghbrd_diag3_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html#a7e4b0677a6167d3c7fbfd0ca392f39d2">cnf75xx</a>;
<a name="l01418"></a>01418 };
<a name="l01419"></a><a class="code" href="cvmx-pnbx-defs_8h.html#abf6410068d7778f3faf14781c1c50eac">01419</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html" title="cvmx_pnb::_ghbrd_diag3">cvmx_pnbx_ghbrd_diag3</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag3.html" title="cvmx_pnb::_ghbrd_diag3">cvmx_pnbx_ghbrd_diag3_t</a>;
<a name="l01420"></a>01420 <span class="comment"></span>
<a name="l01421"></a>01421 <span class="comment">/**</span>
<a name="l01422"></a>01422 <span class="comment"> * cvmx_pnb#_ghbrd_diag4</span>
<a name="l01423"></a>01423 <span class="comment"> *</span>
<a name="l01424"></a>01424 <span class="comment"> * read responses from NCBO segment 0</span>
<a name="l01425"></a>01425 <span class="comment"> *</span>
<a name="l01426"></a>01426 <span class="comment"> */</span>
<a name="l01427"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html">01427</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html" title="cvmx_pnb::_ghbrd_diag4">cvmx_pnbx_ghbrd_diag4</a> {
<a name="l01428"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html#aa536c4b2ff84a8e7082a9e0f7ee744c7">01428</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html#aa536c4b2ff84a8e7082a9e0f7ee744c7">u64</a>;
<a name="l01429"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html">01429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html">cvmx_pnbx_ghbrd_diag4_s</a> {
<a name="l01430"></a>01430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#aa44e4bc493e6be5ee624a174b5c5dd6d">reserved_32_63</a>               : 32;
<a name="l01432"></a>01432     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#a2440245f8c392a1eac1e6ffa59e46625">rsp_pkt_cnt</a>                  : 32; <span class="comment">/**&lt; per transaction count */</span>
<a name="l01433"></a>01433 <span class="preprocessor">#else</span>
<a name="l01434"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#a2440245f8c392a1eac1e6ffa59e46625">01434</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#a2440245f8c392a1eac1e6ffa59e46625">rsp_pkt_cnt</a>                  : 32;
<a name="l01435"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#aa44e4bc493e6be5ee624a174b5c5dd6d">01435</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html#aa44e4bc493e6be5ee624a174b5c5dd6d">reserved_32_63</a>               : 32;
<a name="l01436"></a>01436 <span class="preprocessor">#endif</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html#a9b244d288f7af26f44e88949e5afa246">s</a>;
<a name="l01438"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html#a43e2cc8e0547844e9228b8be9d21b912">01438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag4_1_1cvmx__pnbx__ghbrd__diag4__s.html">cvmx_pnbx_ghbrd_diag4_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html#a43e2cc8e0547844e9228b8be9d21b912">cnf75xx</a>;
<a name="l01439"></a>01439 };
<a name="l01440"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ab8d2aa92cc65e08ea5905c5319542f65">01440</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html" title="cvmx_pnb::_ghbrd_diag4">cvmx_pnbx_ghbrd_diag4</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag4.html" title="cvmx_pnb::_ghbrd_diag4">cvmx_pnbx_ghbrd_diag4_t</a>;
<a name="l01441"></a>01441 <span class="comment"></span>
<a name="l01442"></a>01442 <span class="comment">/**</span>
<a name="l01443"></a>01443 <span class="comment"> * cvmx_pnb#_ghbrd_diag5</span>
<a name="l01444"></a>01444 <span class="comment"> *</span>
<a name="l01445"></a>01445 <span class="comment"> * read responses from NCBO segment 1</span>
<a name="l01446"></a>01446 <span class="comment"> *</span>
<a name="l01447"></a>01447 <span class="comment"> */</span>
<a name="l01448"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html">01448</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html" title="cvmx_pnb::_ghbrd_diag5">cvmx_pnbx_ghbrd_diag5</a> {
<a name="l01449"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html#a6710fdc4c61fb568a5ee08dece1975f3">01449</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html#a6710fdc4c61fb568a5ee08dece1975f3">u64</a>;
<a name="l01450"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html">01450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html">cvmx_pnbx_ghbrd_diag5_s</a> {
<a name="l01451"></a>01451 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a4207e2372252cc646658ce59906c8e32">reserved_32_63</a>               : 32;
<a name="l01453"></a>01453     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a91b7744cde8cea026a39241167cd41c7">rsp_pkt_cnt</a>                  : 32; <span class="comment">/**&lt; per transaction count */</span>
<a name="l01454"></a>01454 <span class="preprocessor">#else</span>
<a name="l01455"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a91b7744cde8cea026a39241167cd41c7">01455</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a91b7744cde8cea026a39241167cd41c7">rsp_pkt_cnt</a>                  : 32;
<a name="l01456"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a4207e2372252cc646658ce59906c8e32">01456</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html#a4207e2372252cc646658ce59906c8e32">reserved_32_63</a>               : 32;
<a name="l01457"></a>01457 <span class="preprocessor">#endif</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html#a6f03812d286cecc6d366d92df072b82c">s</a>;
<a name="l01459"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html#a1db0b2e30fdf14fa0c45a0771af8d0b1">01459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag5_1_1cvmx__pnbx__ghbrd__diag5__s.html">cvmx_pnbx_ghbrd_diag5_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html#a1db0b2e30fdf14fa0c45a0771af8d0b1">cnf75xx</a>;
<a name="l01460"></a>01460 };
<a name="l01461"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ab1917adc64707c3b193383fc48e5ee1c">01461</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html" title="cvmx_pnb::_ghbrd_diag5">cvmx_pnbx_ghbrd_diag5</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag5.html" title="cvmx_pnb::_ghbrd_diag5">cvmx_pnbx_ghbrd_diag5_t</a>;
<a name="l01462"></a>01462 <span class="comment"></span>
<a name="l01463"></a>01463 <span class="comment">/**</span>
<a name="l01464"></a>01464 <span class="comment"> * cvmx_pnb#_ghbrd_diag6</span>
<a name="l01465"></a>01465 <span class="comment"> *</span>
<a name="l01466"></a>01466 <span class="comment"> * read response completion count</span>
<a name="l01467"></a>01467 <span class="comment"> *</span>
<a name="l01468"></a>01468 <span class="comment"> */</span>
<a name="l01469"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html">01469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html" title="cvmx_pnb::_ghbrd_diag6">cvmx_pnbx_ghbrd_diag6</a> {
<a name="l01470"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html#ac64fc4c805008aa58d903fac1da843aa">01470</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html#ac64fc4c805008aa58d903fac1da843aa">u64</a>;
<a name="l01471"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html">01471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html">cvmx_pnbx_ghbrd_diag6_s</a> {
<a name="l01472"></a>01472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#a420a237d5cb9ca0d09a11f2de35b9fc1">rsp_cpl_cnt1</a>                 : 32; <span class="comment">/**&lt; completion count from NCBO segment 1 */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#abcaa47844f162703c55d9ca8ba8fc24c">rsp_cpl_cnt0</a>                 : 32; <span class="comment">/**&lt; completion count from NCBO segment 0 */</span>
<a name="l01475"></a>01475 <span class="preprocessor">#else</span>
<a name="l01476"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#abcaa47844f162703c55d9ca8ba8fc24c">01476</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#abcaa47844f162703c55d9ca8ba8fc24c">rsp_cpl_cnt0</a>                 : 32;
<a name="l01477"></a><a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#a420a237d5cb9ca0d09a11f2de35b9fc1">01477</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html#a420a237d5cb9ca0d09a11f2de35b9fc1">rsp_cpl_cnt1</a>                 : 32;
<a name="l01478"></a>01478 <span class="preprocessor">#endif</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html#a9fcd862b86a81dab31924bf6dce1cf79">s</a>;
<a name="l01480"></a><a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html#a4a132438fb2364098e4cafaf8377b944">01480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbrd__diag6_1_1cvmx__pnbx__ghbrd__diag6__s.html">cvmx_pnbx_ghbrd_diag6_s</a>        <a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html#a4a132438fb2364098e4cafaf8377b944">cnf75xx</a>;
<a name="l01481"></a>01481 };
<a name="l01482"></a><a class="code" href="cvmx-pnbx-defs_8h.html#afbe1a3933c5ca74153db85374fa2a896">01482</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html" title="cvmx_pnb::_ghbrd_diag6">cvmx_pnbx_ghbrd_diag6</a> <a class="code" href="unioncvmx__pnbx__ghbrd__diag6.html" title="cvmx_pnb::_ghbrd_diag6">cvmx_pnbx_ghbrd_diag6_t</a>;
<a name="l01483"></a>01483 <span class="comment"></span>
<a name="l01484"></a>01484 <span class="comment">/**</span>
<a name="l01485"></a>01485 <span class="comment"> * cvmx_pnb#_ghbwr_diag0</span>
<a name="l01486"></a>01486 <span class="comment"> *</span>
<a name="l01487"></a>01487 <span class="comment"> * Counts number of GHAB write requests received</span>
<a name="l01488"></a>01488 <span class="comment"> *</span>
<a name="l01489"></a>01489 <span class="comment"> */</span>
<a name="l01490"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html">01490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html" title="cvmx_pnb::_ghbwr_diag0">cvmx_pnbx_ghbwr_diag0</a> {
<a name="l01491"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html#ac9357c0fc2d9f5753f3de0efb4fe0d3d">01491</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html#ac9357c0fc2d9f5753f3de0efb4fe0d3d">u64</a>;
<a name="l01492"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html">01492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html">cvmx_pnbx_ghbwr_diag0_s</a> {
<a name="l01493"></a>01493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#a7229b15f5f1d51af5c284116713d839b">reserved_32_63</a>               : 32;
<a name="l01495"></a>01495     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#ade0bedb1dae143a9d9c394cbbfa07754">req_pull_last</a>                : 32; <span class="comment">/**&lt; Request Pull with last flag set */</span>
<a name="l01496"></a>01496 <span class="preprocessor">#else</span>
<a name="l01497"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#ade0bedb1dae143a9d9c394cbbfa07754">01497</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#ade0bedb1dae143a9d9c394cbbfa07754">req_pull_last</a>                : 32;
<a name="l01498"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#a7229b15f5f1d51af5c284116713d839b">01498</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html#a7229b15f5f1d51af5c284116713d839b">reserved_32_63</a>               : 32;
<a name="l01499"></a>01499 <span class="preprocessor">#endif</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html#af5dfd8a30e2edc4114f2013d24f2c370">s</a>;
<a name="l01501"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html#a4ce355985ff8ab6c955dcfc18670581c">01501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag0_1_1cvmx__pnbx__ghbwr__diag0__s.html">cvmx_pnbx_ghbwr_diag0_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html#a4ce355985ff8ab6c955dcfc18670581c">cnf75xx</a>;
<a name="l01502"></a>01502 };
<a name="l01503"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ad31bb34749cc01dddaeaf51b768734cb">01503</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html" title="cvmx_pnb::_ghbwr_diag0">cvmx_pnbx_ghbwr_diag0</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag0.html" title="cvmx_pnb::_ghbwr_diag0">cvmx_pnbx_ghbwr_diag0_t</a>;
<a name="l01504"></a>01504 <span class="comment"></span>
<a name="l01505"></a>01505 <span class="comment">/**</span>
<a name="l01506"></a>01506 <span class="comment"> * cvmx_pnb#_ghbwr_diag1</span>
<a name="l01507"></a>01507 <span class="comment"> *</span>
<a name="l01508"></a>01508 <span class="comment"> * Counts number of GHAB write commands received</span>
<a name="l01509"></a>01509 <span class="comment"> *</span>
<a name="l01510"></a>01510 <span class="comment"> */</span>
<a name="l01511"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html">01511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html" title="cvmx_pnb::_ghbwr_diag1">cvmx_pnbx_ghbwr_diag1</a> {
<a name="l01512"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html#a875ef5852afbfd995102d8dee7a211df">01512</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html#a875ef5852afbfd995102d8dee7a211df">u64</a>;
<a name="l01513"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html">01513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html">cvmx_pnbx_ghbwr_diag1_s</a> {
<a name="l01514"></a>01514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#a553523e1b7ef24bf52be2254bf9939e5">req_cmd</a>                      : 32; <span class="comment">/**&lt; Request Command received */</span>
<a name="l01516"></a>01516     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#aa7adaf9e7a1881890c2c88babd657cb8">req_cmd_last</a>                 : 32; <span class="comment">/**&lt; Request Command with last flag set */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#else</span>
<a name="l01518"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#aa7adaf9e7a1881890c2c88babd657cb8">01518</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#aa7adaf9e7a1881890c2c88babd657cb8">req_cmd_last</a>                 : 32;
<a name="l01519"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#a553523e1b7ef24bf52be2254bf9939e5">01519</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html#a553523e1b7ef24bf52be2254bf9939e5">req_cmd</a>                      : 32;
<a name="l01520"></a>01520 <span class="preprocessor">#endif</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html#a97de0262ddbe305ef4270a1acbf8c83c">s</a>;
<a name="l01522"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html#aaa834516b9832a868afbb7fb278d74a0">01522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag1_1_1cvmx__pnbx__ghbwr__diag1__s.html">cvmx_pnbx_ghbwr_diag1_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html#aaa834516b9832a868afbb7fb278d74a0">cnf75xx</a>;
<a name="l01523"></a>01523 };
<a name="l01524"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8a70c8ffa4a951fad0a437dd27f3dc2f">01524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html" title="cvmx_pnb::_ghbwr_diag1">cvmx_pnbx_ghbwr_diag1</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag1.html" title="cvmx_pnb::_ghbwr_diag1">cvmx_pnbx_ghbwr_diag1_t</a>;
<a name="l01525"></a>01525 <span class="comment"></span>
<a name="l01526"></a>01526 <span class="comment">/**</span>
<a name="l01527"></a>01527 <span class="comment"> * cvmx_pnb#_ghbwr_diag2</span>
<a name="l01528"></a>01528 <span class="comment"> *</span>
<a name="l01529"></a>01529 <span class="comment"> * Counts number of GHAB write granted</span>
<a name="l01530"></a>01530 <span class="comment"> *</span>
<a name="l01531"></a>01531 <span class="comment"> */</span>
<a name="l01532"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html">01532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html" title="cvmx_pnb::_ghbwr_diag2">cvmx_pnbx_ghbwr_diag2</a> {
<a name="l01533"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html#a145da9416e6de3f62aa3296293194414">01533</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html#a145da9416e6de3f62aa3296293194414">u64</a>;
<a name="l01534"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html">cvmx_pnbx_ghbwr_diag2_s</a> {
<a name="l01535"></a>01535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a239d72b4f441c836f41416da93ecae78">reserved_32_63</a>               : 32;
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a71653237e2028c3af066230229a45c9b">req_gnt</a>                      : 32; <span class="comment">/**&lt; Request Command granted */</span>
<a name="l01538"></a>01538 <span class="preprocessor">#else</span>
<a name="l01539"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a71653237e2028c3af066230229a45c9b">01539</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a71653237e2028c3af066230229a45c9b">req_gnt</a>                      : 32;
<a name="l01540"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a239d72b4f441c836f41416da93ecae78">01540</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html#a239d72b4f441c836f41416da93ecae78">reserved_32_63</a>               : 32;
<a name="l01541"></a>01541 <span class="preprocessor">#endif</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html#a7b8dd2798595d02abbdbb08874818436">s</a>;
<a name="l01543"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html#a1f4685f81e3dcd7ac646969c5771602c">01543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag2_1_1cvmx__pnbx__ghbwr__diag2__s.html">cvmx_pnbx_ghbwr_diag2_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html#a1f4685f81e3dcd7ac646969c5771602c">cnf75xx</a>;
<a name="l01544"></a>01544 };
<a name="l01545"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a9be80c6aaf94ea305372bf5a2ab3bb74">01545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html" title="cvmx_pnb::_ghbwr_diag2">cvmx_pnbx_ghbwr_diag2</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag2.html" title="cvmx_pnb::_ghbwr_diag2">cvmx_pnbx_ghbwr_diag2_t</a>;
<a name="l01546"></a>01546 <span class="comment"></span>
<a name="l01547"></a>01547 <span class="comment">/**</span>
<a name="l01548"></a>01548 <span class="comment"> * cvmx_pnb#_ghbwr_diag3</span>
<a name="l01549"></a>01549 <span class="comment"> *</span>
<a name="l01550"></a>01550 <span class="comment"> * Counts number of GHAB writes processed by NCBi</span>
<a name="l01551"></a>01551 <span class="comment"> *</span>
<a name="l01552"></a>01552 <span class="comment"> */</span>
<a name="l01553"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html">01553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html" title="cvmx_pnb::_ghbwr_diag3">cvmx_pnbx_ghbwr_diag3</a> {
<a name="l01554"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html#ac9fd8ba4c4c040491fa401e2443a5e50">01554</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html#ac9fd8ba4c4c040491fa401e2443a5e50">u64</a>;
<a name="l01555"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html">cvmx_pnbx_ghbwr_diag3_s</a> {
<a name="l01556"></a>01556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#ada5ed7064e5c76613add123d6e270ce5">reserved_32_63</a>               : 32;
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#acb6114c4b72d8c90f74a14c2097d970d">req_ncbi_cmd</a>                 : 32; <span class="comment">/**&lt; request Command read by NCBI */</span>
<a name="l01559"></a>01559 <span class="preprocessor">#else</span>
<a name="l01560"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#acb6114c4b72d8c90f74a14c2097d970d">01560</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#acb6114c4b72d8c90f74a14c2097d970d">req_ncbi_cmd</a>                 : 32;
<a name="l01561"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#ada5ed7064e5c76613add123d6e270ce5">01561</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html#ada5ed7064e5c76613add123d6e270ce5">reserved_32_63</a>               : 32;
<a name="l01562"></a>01562 <span class="preprocessor">#endif</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html#a8193e1ac751b41736be3a16ee5507ff4">s</a>;
<a name="l01564"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html#adf37bd4e990b70ec5d4dd12b351e4d3a">01564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag3_1_1cvmx__pnbx__ghbwr__diag3__s.html">cvmx_pnbx_ghbwr_diag3_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html#adf37bd4e990b70ec5d4dd12b351e4d3a">cnf75xx</a>;
<a name="l01565"></a>01565 };
<a name="l01566"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a4f3de3b94e5d45355b728de5132e6a12">01566</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html" title="cvmx_pnb::_ghbwr_diag3">cvmx_pnbx_ghbwr_diag3</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag3.html" title="cvmx_pnb::_ghbwr_diag3">cvmx_pnbx_ghbwr_diag3_t</a>;
<a name="l01567"></a>01567 <span class="comment"></span>
<a name="l01568"></a>01568 <span class="comment">/**</span>
<a name="l01569"></a>01569 <span class="comment"> * cvmx_pnb#_ghbwr_diag4</span>
<a name="l01570"></a>01570 <span class="comment"> *</span>
<a name="l01571"></a>01571 <span class="comment"> * Counts number of GHAB writes processed by NCBi</span>
<a name="l01572"></a>01572 <span class="comment"> *</span>
<a name="l01573"></a>01573 <span class="comment"> */</span>
<a name="l01574"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html">01574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html" title="cvmx_pnb::_ghbwr_diag4">cvmx_pnbx_ghbwr_diag4</a> {
<a name="l01575"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html#a1ef18101ca70d95355d42e2bd45d1725">01575</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html#a1ef18101ca70d95355d42e2bd45d1725">u64</a>;
<a name="l01576"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html">01576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html">cvmx_pnbx_ghbwr_diag4_s</a> {
<a name="l01577"></a>01577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#acf4654f902a2b7fb010cfe721d6828a8">reserved_41_63</a>               : 23;
<a name="l01579"></a>01579     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a4c0f5739ab14f84db29a7f056bdb48bc">ff_pkt_cpl_rptr</a>              : 5;  <span class="comment">/**&lt; FIFO packet write pointer (completion) */</span>
<a name="l01580"></a>01580     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a461d657754bd03427715b93517c2f3d2">ff_pkt_req_rptr</a>              : 5;  <span class="comment">/**&lt; FIFO packet write pointer (request) */</span>
<a name="l01581"></a>01581     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39319eca11a0706aecde977b462e0a02">ff_flit_rptr</a>                 : 3;  <span class="comment">/**&lt; FIFO flit read pointer */</span>
<a name="l01582"></a>01582     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a432495752d025fbc9b3ed581ea5e7781">ff_pkt_wptr</a>                  : 5;  <span class="comment">/**&lt; FIFO packet write pointer */</span>
<a name="l01583"></a>01583     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#afdb63e0857fe37e0e2abb7bab7aa85cc">ff_flit_wptr</a>                 : 3;  <span class="comment">/**&lt; FIFO flit write pointer */</span>
<a name="l01584"></a>01584     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a83d2591a7117c0a384f9f5f842f23a61">reserved_18_19</a>               : 2;
<a name="l01585"></a>01585     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a76f54ea31c24c1605fa8bc152a734682">req_ff_cnt</a>                   : 6;  <span class="comment">/**&lt; total request outstanding count */</span>
<a name="l01586"></a>01586     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a37e86a9170bc011252d07a1cdabf8f6e">cpl_ff_cnt</a>                   : 6;  <span class="comment">/**&lt; total request completed count */</span>
<a name="l01587"></a>01587     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39b81c615f0c15524617a9f66013c294">cmd_cdt_cnt</a>                  : 6;  <span class="comment">/**&lt; credit count for outstanding NCBi grants */</span>
<a name="l01588"></a>01588 <span class="preprocessor">#else</span>
<a name="l01589"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39b81c615f0c15524617a9f66013c294">01589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39b81c615f0c15524617a9f66013c294">cmd_cdt_cnt</a>                  : 6;
<a name="l01590"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a37e86a9170bc011252d07a1cdabf8f6e">01590</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a37e86a9170bc011252d07a1cdabf8f6e">cpl_ff_cnt</a>                   : 6;
<a name="l01591"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a76f54ea31c24c1605fa8bc152a734682">01591</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a76f54ea31c24c1605fa8bc152a734682">req_ff_cnt</a>                   : 6;
<a name="l01592"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a83d2591a7117c0a384f9f5f842f23a61">01592</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a83d2591a7117c0a384f9f5f842f23a61">reserved_18_19</a>               : 2;
<a name="l01593"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#afdb63e0857fe37e0e2abb7bab7aa85cc">01593</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#afdb63e0857fe37e0e2abb7bab7aa85cc">ff_flit_wptr</a>                 : 3;
<a name="l01594"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a432495752d025fbc9b3ed581ea5e7781">01594</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a432495752d025fbc9b3ed581ea5e7781">ff_pkt_wptr</a>                  : 5;
<a name="l01595"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39319eca11a0706aecde977b462e0a02">01595</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a39319eca11a0706aecde977b462e0a02">ff_flit_rptr</a>                 : 3;
<a name="l01596"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a461d657754bd03427715b93517c2f3d2">01596</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a461d657754bd03427715b93517c2f3d2">ff_pkt_req_rptr</a>              : 5;
<a name="l01597"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a4c0f5739ab14f84db29a7f056bdb48bc">01597</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#a4c0f5739ab14f84db29a7f056bdb48bc">ff_pkt_cpl_rptr</a>              : 5;
<a name="l01598"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#acf4654f902a2b7fb010cfe721d6828a8">01598</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html#acf4654f902a2b7fb010cfe721d6828a8">reserved_41_63</a>               : 23;
<a name="l01599"></a>01599 <span class="preprocessor">#endif</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html#ad128437cc534eaa4ffad0977e068a8ec">s</a>;
<a name="l01601"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html#af50ce7439fbd168a5ae7b83d5e39b696">01601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag4_1_1cvmx__pnbx__ghbwr__diag4__s.html">cvmx_pnbx_ghbwr_diag4_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html#af50ce7439fbd168a5ae7b83d5e39b696">cnf75xx</a>;
<a name="l01602"></a>01602 };
<a name="l01603"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ad48f40ad0738cca6a9cb498ef262afec">01603</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html" title="cvmx_pnb::_ghbwr_diag4">cvmx_pnbx_ghbwr_diag4</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag4.html" title="cvmx_pnb::_ghbwr_diag4">cvmx_pnbx_ghbwr_diag4_t</a>;
<a name="l01604"></a>01604 <span class="comment"></span>
<a name="l01605"></a>01605 <span class="comment">/**</span>
<a name="l01606"></a>01606 <span class="comment"> * cvmx_pnb#_ghbwr_diag5</span>
<a name="l01607"></a>01607 <span class="comment"> *</span>
<a name="l01608"></a>01608 <span class="comment"> * Counts number of GHAB write response</span>
<a name="l01609"></a>01609 <span class="comment"> *</span>
<a name="l01610"></a>01610 <span class="comment"> */</span>
<a name="l01611"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html">01611</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html" title="cvmx_pnb::_ghbwr_diag5">cvmx_pnbx_ghbwr_diag5</a> {
<a name="l01612"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html#a48b4522e9a8cbe2fa7a13257aea915dd">01612</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html#a48b4522e9a8cbe2fa7a13257aea915dd">u64</a>;
<a name="l01613"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html">01613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html">cvmx_pnbx_ghbwr_diag5_s</a> {
<a name="l01614"></a>01614 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#a0c3a76db689640acce093aded0442651">reserved_32_63</a>               : 32;
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#adf37a4d54c49c4ab2ea1b009f7a19e98">rsp_cmd</a>                      : 32; <span class="comment">/**&lt; write response sent */</span>
<a name="l01617"></a>01617 <span class="preprocessor">#else</span>
<a name="l01618"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#adf37a4d54c49c4ab2ea1b009f7a19e98">01618</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#adf37a4d54c49c4ab2ea1b009f7a19e98">rsp_cmd</a>                      : 32;
<a name="l01619"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#a0c3a76db689640acce093aded0442651">01619</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html#a0c3a76db689640acce093aded0442651">reserved_32_63</a>               : 32;
<a name="l01620"></a>01620 <span class="preprocessor">#endif</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html#a1f8723a0aa73d15c4fb5d008e37013c4">s</a>;
<a name="l01622"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html#ab16772e6c1b078ee8ab59ce946726c0a">01622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag5_1_1cvmx__pnbx__ghbwr__diag5__s.html">cvmx_pnbx_ghbwr_diag5_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html#ab16772e6c1b078ee8ab59ce946726c0a">cnf75xx</a>;
<a name="l01623"></a>01623 };
<a name="l01624"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a698859ae16946197fbcdcc1c49ca2a2a">01624</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html" title="cvmx_pnb::_ghbwr_diag5">cvmx_pnbx_ghbwr_diag5</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag5.html" title="cvmx_pnb::_ghbwr_diag5">cvmx_pnbx_ghbwr_diag5_t</a>;
<a name="l01625"></a>01625 <span class="comment"></span>
<a name="l01626"></a>01626 <span class="comment">/**</span>
<a name="l01627"></a>01627 <span class="comment"> * cvmx_pnb#_ghbwr_diag6</span>
<a name="l01628"></a>01628 <span class="comment"> *</span>
<a name="l01629"></a>01629 <span class="comment"> * write responses from NCBO segment 0 and 1</span>
<a name="l01630"></a>01630 <span class="comment"> *</span>
<a name="l01631"></a>01631 <span class="comment"> */</span>
<a name="l01632"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html">01632</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html" title="cvmx_pnb::_ghbwr_diag6">cvmx_pnbx_ghbwr_diag6</a> {
<a name="l01633"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html#a4d80a2cf3d7aa0e764a56a749dd08e90">01633</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html#a4d80a2cf3d7aa0e764a56a749dd08e90">u64</a>;
<a name="l01634"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html">01634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html">cvmx_pnbx_ghbwr_diag6_s</a> {
<a name="l01635"></a>01635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#aa988deee9aed79ea12a294d6a46a4455">rsp_pkt_cnt1</a>                 : 32; <span class="comment">/**&lt; per transaction count from segment 1 */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#ae3f197fac423e413fa4a13a354adc30b">rsp_pkt_cnt0</a>                 : 32; <span class="comment">/**&lt; per transaction count from segment 0 */</span>
<a name="l01638"></a>01638 <span class="preprocessor">#else</span>
<a name="l01639"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#ae3f197fac423e413fa4a13a354adc30b">01639</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#ae3f197fac423e413fa4a13a354adc30b">rsp_pkt_cnt0</a>                 : 32;
<a name="l01640"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#aa988deee9aed79ea12a294d6a46a4455">01640</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html#aa988deee9aed79ea12a294d6a46a4455">rsp_pkt_cnt1</a>                 : 32;
<a name="l01641"></a>01641 <span class="preprocessor">#endif</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html#a4d22467053f7d1ab7e29c80efd831ad3">s</a>;
<a name="l01643"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html#aa7c0480a5068fc04ee245210715f4646">01643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag6_1_1cvmx__pnbx__ghbwr__diag6__s.html">cvmx_pnbx_ghbwr_diag6_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html#aa7c0480a5068fc04ee245210715f4646">cnf75xx</a>;
<a name="l01644"></a>01644 };
<a name="l01645"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a27beca77750685ab07cefa33d5d74fb2">01645</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html" title="cvmx_pnb::_ghbwr_diag6">cvmx_pnbx_ghbwr_diag6</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag6.html" title="cvmx_pnb::_ghbwr_diag6">cvmx_pnbx_ghbwr_diag6_t</a>;
<a name="l01646"></a>01646 <span class="comment"></span>
<a name="l01647"></a>01647 <span class="comment">/**</span>
<a name="l01648"></a>01648 <span class="comment"> * cvmx_pnb#_ghbwr_diag7</span>
<a name="l01649"></a>01649 <span class="comment"> *</span>
<a name="l01650"></a>01650 <span class="comment"> * write response completion count</span>
<a name="l01651"></a>01651 <span class="comment"> *</span>
<a name="l01652"></a>01652 <span class="comment"> */</span>
<a name="l01653"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html">01653</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html" title="cvmx_pnb::_ghbwr_diag7">cvmx_pnbx_ghbwr_diag7</a> {
<a name="l01654"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html#a6e51749b7c23102f9ed6a27ec714205d">01654</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html#a6e51749b7c23102f9ed6a27ec714205d">u64</a>;
<a name="l01655"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html">cvmx_pnbx_ghbwr_diag7_s</a> {
<a name="l01656"></a>01656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a9a1359111d1f04f4f6eb8c22bddae247">rsp_cpl_cnt1</a>                 : 32; <span class="comment">/**&lt; completion count from NCBO segment 1 */</span>
<a name="l01658"></a>01658     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a86889d7d6f10ff7da091d427628dcd74">rsp_cpl_cnt0</a>                 : 32; <span class="comment">/**&lt; completion count from NCBO segment 0 */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#else</span>
<a name="l01660"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a86889d7d6f10ff7da091d427628dcd74">01660</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a86889d7d6f10ff7da091d427628dcd74">rsp_cpl_cnt0</a>                 : 32;
<a name="l01661"></a><a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a9a1359111d1f04f4f6eb8c22bddae247">01661</a>     uint64_t <a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html#a9a1359111d1f04f4f6eb8c22bddae247">rsp_cpl_cnt1</a>                 : 32;
<a name="l01662"></a>01662 <span class="preprocessor">#endif</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html#aee5f17d86f6bd0a1a5eaa7653fd04385">s</a>;
<a name="l01664"></a><a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html#aa5c36933658dbccabff24391a85784ed">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ghbwr__diag7_1_1cvmx__pnbx__ghbwr__diag7__s.html">cvmx_pnbx_ghbwr_diag7_s</a>        <a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html#aa5c36933658dbccabff24391a85784ed">cnf75xx</a>;
<a name="l01665"></a>01665 };
<a name="l01666"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a7d84a2267b6ed7c6387279522d03f3cc">01666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html" title="cvmx_pnb::_ghbwr_diag7">cvmx_pnbx_ghbwr_diag7</a> <a class="code" href="unioncvmx__pnbx__ghbwr__diag7.html" title="cvmx_pnb::_ghbwr_diag7">cvmx_pnbx_ghbwr_diag7_t</a>;
<a name="l01667"></a>01667 <span class="comment"></span>
<a name="l01668"></a>01668 <span class="comment">/**</span>
<a name="l01669"></a>01669 <span class="comment"> * cvmx_pnb#_iarb_diag0</span>
<a name="l01670"></a>01670 <span class="comment"> *</span>
<a name="l01671"></a>01671 <span class="comment"> * Counts number of PSM status write requests</span>
<a name="l01672"></a>01672 <span class="comment"> *</span>
<a name="l01673"></a>01673 <span class="comment"> */</span>
<a name="l01674"></a><a class="code" href="unioncvmx__pnbx__iarb__diag0.html">01674</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag0.html" title="cvmx_pnb::_iarb_diag0">cvmx_pnbx_iarb_diag0</a> {
<a name="l01675"></a><a class="code" href="unioncvmx__pnbx__iarb__diag0.html#a571331f8d179532fc0c02673984dda27">01675</a>     uint64_t <a class="code" href="unioncvmx__pnbx__iarb__diag0.html#a571331f8d179532fc0c02673984dda27">u64</a>;
<a name="l01676"></a><a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html">01676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html">cvmx_pnbx_iarb_diag0_s</a> {
<a name="l01677"></a>01677 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a383f8b0cde1656918caf7ec0ef93984d">reserved_32_63</a>               : 32;
<a name="l01679"></a>01679     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a75bb51d1860459e68af73aab9a491765">dev0_compl</a>                   : 32; <span class="comment">/**&lt; Number of NCBi device 0 L2C/DDR requests completed */</span>
<a name="l01680"></a>01680 <span class="preprocessor">#else</span>
<a name="l01681"></a><a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a75bb51d1860459e68af73aab9a491765">01681</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a75bb51d1860459e68af73aab9a491765">dev0_compl</a>                   : 32;
<a name="l01682"></a><a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a383f8b0cde1656918caf7ec0ef93984d">01682</a>     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html#a383f8b0cde1656918caf7ec0ef93984d">reserved_32_63</a>               : 32;
<a name="l01683"></a>01683 <span class="preprocessor">#endif</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__iarb__diag0.html#acf2061b69accd8aa0e1aa437c079696e">s</a>;
<a name="l01685"></a><a class="code" href="unioncvmx__pnbx__iarb__diag0.html#a63581a27927e0bdd68b363e4866cf6c4">01685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag0_1_1cvmx__pnbx__iarb__diag0__s.html">cvmx_pnbx_iarb_diag0_s</a>         <a class="code" href="unioncvmx__pnbx__iarb__diag0.html#a63581a27927e0bdd68b363e4866cf6c4">cnf75xx</a>;
<a name="l01686"></a>01686 };
<a name="l01687"></a><a class="code" href="cvmx-pnbx-defs_8h.html#af225ee832d7a32be44bb08ee9ff80672">01687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag0.html" title="cvmx_pnb::_iarb_diag0">cvmx_pnbx_iarb_diag0</a> <a class="code" href="unioncvmx__pnbx__iarb__diag0.html" title="cvmx_pnb::_iarb_diag0">cvmx_pnbx_iarb_diag0_t</a>;
<a name="l01688"></a>01688 <span class="comment"></span>
<a name="l01689"></a>01689 <span class="comment">/**</span>
<a name="l01690"></a>01690 <span class="comment"> * cvmx_pnb#_iarb_diag1</span>
<a name="l01691"></a>01691 <span class="comment"> *</span>
<a name="l01692"></a>01692 <span class="comment"> * Counts number of PSM status write requests</span>
<a name="l01693"></a>01693 <span class="comment"> *</span>
<a name="l01694"></a>01694 <span class="comment"> */</span>
<a name="l01695"></a><a class="code" href="unioncvmx__pnbx__iarb__diag1.html">01695</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag1.html" title="cvmx_pnb::_iarb_diag1">cvmx_pnbx_iarb_diag1</a> {
<a name="l01696"></a><a class="code" href="unioncvmx__pnbx__iarb__diag1.html#af5331b6cda4c2d5c84c72273152d8c9a">01696</a>     uint64_t <a class="code" href="unioncvmx__pnbx__iarb__diag1.html#af5331b6cda4c2d5c84c72273152d8c9a">u64</a>;
<a name="l01697"></a><a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html">cvmx_pnbx_iarb_diag1_s</a> {
<a name="l01698"></a>01698 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#ab3cb0af2dc5b5eb57aefdf8e4baf18c0">reserved_32_63</a>               : 32;
<a name="l01700"></a>01700     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#af8f86695494b04889dff6b734860e430">dev1_compl</a>                   : 32; <span class="comment">/**&lt; Number of NCBi device 1 L2C/DDR requests completed */</span>
<a name="l01701"></a>01701 <span class="preprocessor">#else</span>
<a name="l01702"></a><a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#af8f86695494b04889dff6b734860e430">01702</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#af8f86695494b04889dff6b734860e430">dev1_compl</a>                   : 32;
<a name="l01703"></a><a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#ab3cb0af2dc5b5eb57aefdf8e4baf18c0">01703</a>     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html#ab3cb0af2dc5b5eb57aefdf8e4baf18c0">reserved_32_63</a>               : 32;
<a name="l01704"></a>01704 <span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__iarb__diag1.html#a97730b3766ce26a058f733e094f02935">s</a>;
<a name="l01706"></a><a class="code" href="unioncvmx__pnbx__iarb__diag1.html#a0e8770c2ec883c4dcf45e16a1e9ee6a4">01706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag1_1_1cvmx__pnbx__iarb__diag1__s.html">cvmx_pnbx_iarb_diag1_s</a>         <a class="code" href="unioncvmx__pnbx__iarb__diag1.html#a0e8770c2ec883c4dcf45e16a1e9ee6a4">cnf75xx</a>;
<a name="l01707"></a>01707 };
<a name="l01708"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a4d2911eac62e3d5ec85d190ba990b406">01708</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag1.html" title="cvmx_pnb::_iarb_diag1">cvmx_pnbx_iarb_diag1</a> <a class="code" href="unioncvmx__pnbx__iarb__diag1.html" title="cvmx_pnb::_iarb_diag1">cvmx_pnbx_iarb_diag1_t</a>;
<a name="l01709"></a>01709 <span class="comment"></span>
<a name="l01710"></a>01710 <span class="comment">/**</span>
<a name="l01711"></a>01711 <span class="comment"> * cvmx_pnb#_iarb_diag2</span>
<a name="l01712"></a>01712 <span class="comment"> *</span>
<a name="l01713"></a>01713 <span class="comment"> * Counts number of PSM status write requests</span>
<a name="l01714"></a>01714 <span class="comment"> *</span>
<a name="l01715"></a>01715 <span class="comment"> */</span>
<a name="l01716"></a><a class="code" href="unioncvmx__pnbx__iarb__diag2.html">01716</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag2.html" title="cvmx_pnb::_iarb_diag2">cvmx_pnbx_iarb_diag2</a> {
<a name="l01717"></a><a class="code" href="unioncvmx__pnbx__iarb__diag2.html#a8693564f6aa1a1975fcea46e2773452b">01717</a>     uint64_t <a class="code" href="unioncvmx__pnbx__iarb__diag2.html#a8693564f6aa1a1975fcea46e2773452b">u64</a>;
<a name="l01718"></a><a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html">01718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html">cvmx_pnbx_iarb_diag2_s</a> {
<a name="l01719"></a>01719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a981d6d6c51c08a8d9ed2e8f684c4b524">reserved_32_63</a>               : 32;
<a name="l01721"></a>01721     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a15da7d420d896bf28b3ca17d62c48f0f">dev2_compl</a>                   : 32; <span class="comment">/**&lt; Number of NCBi device 2 L2C/DDR requests completed */</span>
<a name="l01722"></a>01722 <span class="preprocessor">#else</span>
<a name="l01723"></a><a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a15da7d420d896bf28b3ca17d62c48f0f">01723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a15da7d420d896bf28b3ca17d62c48f0f">dev2_compl</a>                   : 32;
<a name="l01724"></a><a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a981d6d6c51c08a8d9ed2e8f684c4b524">01724</a>     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html#a981d6d6c51c08a8d9ed2e8f684c4b524">reserved_32_63</a>               : 32;
<a name="l01725"></a>01725 <span class="preprocessor">#endif</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__iarb__diag2.html#a3ba775c768de93535073952989228b7e">s</a>;
<a name="l01727"></a><a class="code" href="unioncvmx__pnbx__iarb__diag2.html#acd0a710728be19d6f3d5cbb040eaa4e8">01727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag2_1_1cvmx__pnbx__iarb__diag2__s.html">cvmx_pnbx_iarb_diag2_s</a>         <a class="code" href="unioncvmx__pnbx__iarb__diag2.html#acd0a710728be19d6f3d5cbb040eaa4e8">cnf75xx</a>;
<a name="l01728"></a>01728 };
<a name="l01729"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8d83ea6272c98bb49f4821c73a87d82f">01729</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag2.html" title="cvmx_pnb::_iarb_diag2">cvmx_pnbx_iarb_diag2</a> <a class="code" href="unioncvmx__pnbx__iarb__diag2.html" title="cvmx_pnb::_iarb_diag2">cvmx_pnbx_iarb_diag2_t</a>;
<a name="l01730"></a>01730 <span class="comment"></span>
<a name="l01731"></a>01731 <span class="comment">/**</span>
<a name="l01732"></a>01732 <span class="comment"> * cvmx_pnb#_iarb_diag3</span>
<a name="l01733"></a>01733 <span class="comment"> *</span>
<a name="l01734"></a>01734 <span class="comment"> * Counts number of PSM status write requests</span>
<a name="l01735"></a>01735 <span class="comment"> *</span>
<a name="l01736"></a>01736 <span class="comment"> */</span>
<a name="l01737"></a><a class="code" href="unioncvmx__pnbx__iarb__diag3.html">01737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag3.html" title="cvmx_pnb::_iarb_diag3">cvmx_pnbx_iarb_diag3</a> {
<a name="l01738"></a><a class="code" href="unioncvmx__pnbx__iarb__diag3.html#ae3725cc9e0fe93a39622cbe858dd4395">01738</a>     uint64_t <a class="code" href="unioncvmx__pnbx__iarb__diag3.html#ae3725cc9e0fe93a39622cbe858dd4395">u64</a>;
<a name="l01739"></a><a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html">cvmx_pnbx_iarb_diag3_s</a> {
<a name="l01740"></a>01740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#a792ee82d2c68bea550db44eb0a2d6b8a">reserved_32_63</a>               : 32;
<a name="l01742"></a>01742     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#add906ceff63ff655924eef29807f86d4">dev3_compl</a>                   : 32; <span class="comment">/**&lt; Number of NCBi device 3 L2C/DDR requests completed */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#else</span>
<a name="l01744"></a><a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#add906ceff63ff655924eef29807f86d4">01744</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#add906ceff63ff655924eef29807f86d4">dev3_compl</a>                   : 32;
<a name="l01745"></a><a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#a792ee82d2c68bea550db44eb0a2d6b8a">01745</a>     uint64_t <a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html#a792ee82d2c68bea550db44eb0a2d6b8a">reserved_32_63</a>               : 32;
<a name="l01746"></a>01746 <span class="preprocessor">#endif</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__iarb__diag3.html#a0f9f7887c0460c4192219299646fbc05">s</a>;
<a name="l01748"></a><a class="code" href="unioncvmx__pnbx__iarb__diag3.html#a52511afb36cccdc569ab75a6103ca384">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__iarb__diag3_1_1cvmx__pnbx__iarb__diag3__s.html">cvmx_pnbx_iarb_diag3_s</a>         <a class="code" href="unioncvmx__pnbx__iarb__diag3.html#a52511afb36cccdc569ab75a6103ca384">cnf75xx</a>;
<a name="l01749"></a>01749 };
<a name="l01750"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ad8e4bcfed026799d78a63ab78bc80557">01750</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__iarb__diag3.html" title="cvmx_pnb::_iarb_diag3">cvmx_pnbx_iarb_diag3</a> <a class="code" href="unioncvmx__pnbx__iarb__diag3.html" title="cvmx_pnb::_iarb_diag3">cvmx_pnbx_iarb_diag3_t</a>;
<a name="l01751"></a>01751 <span class="comment"></span>
<a name="l01752"></a>01752 <span class="comment">/**</span>
<a name="l01753"></a>01753 <span class="comment"> * cvmx_pnb#_inb_arb_bushog_max</span>
<a name="l01754"></a>01754 <span class="comment"> *</span>
<a name="l01755"></a>01755 <span class="comment"> * This regisers specifies the bus-hog limit when arbitrating between PNBD</span>
<a name="l01756"></a>01756 <span class="comment"> * DMA engine requests and GHAB requests to system memory.</span>
<a name="l01757"></a>01757 <span class="comment"> */</span>
<a name="l01758"></a><a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html">01758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html" title="cvmx_pnb::_inb_arb_bushog_max">cvmx_pnbx_inb_arb_bushog_max</a> {
<a name="l01759"></a><a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html#a214df805a7729499dd0280e5fefcab14">01759</a>     uint64_t <a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html#a214df805a7729499dd0280e5fefcab14">u64</a>;
<a name="l01760"></a><a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html">01760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html">cvmx_pnbx_inb_arb_bushog_max_s</a> {
<a name="l01761"></a>01761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#a77bb03f12440866c4dd54880ae7aa490">reserved_8_63</a>                : 56;
<a name="l01763"></a>01763     uint64_t <a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#ae3a6b61d9909796535f61de2c94bdf5c">bushog_max</a>                   : 8;  <span class="comment">/**&lt; The maximum number of consecutive high priority requests. */</span>
<a name="l01764"></a>01764 <span class="preprocessor">#else</span>
<a name="l01765"></a><a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#ae3a6b61d9909796535f61de2c94bdf5c">01765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#ae3a6b61d9909796535f61de2c94bdf5c">bushog_max</a>                   : 8;
<a name="l01766"></a><a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#a77bb03f12440866c4dd54880ae7aa490">01766</a>     uint64_t <a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html#a77bb03f12440866c4dd54880ae7aa490">reserved_8_63</a>                : 56;
<a name="l01767"></a>01767 <span class="preprocessor">#endif</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html#af67b19f5f76dbf1c9d91fe9ca9ca6f2b">s</a>;
<a name="l01769"></a><a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html#a3ab44ed19c3b2236c58b285e020883be">01769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__inb__arb__bushog__max_1_1cvmx__pnbx__inb__arb__bushog__max__s.html">cvmx_pnbx_inb_arb_bushog_max_s</a> <a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html#a3ab44ed19c3b2236c58b285e020883be">cnf75xx</a>;
<a name="l01770"></a>01770 };
<a name="l01771"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a083a2c9b4fe38dff88e070afdc90158a">01771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html" title="cvmx_pnb::_inb_arb_bushog_max">cvmx_pnbx_inb_arb_bushog_max</a> <a class="code" href="unioncvmx__pnbx__inb__arb__bushog__max.html" title="cvmx_pnb::_inb_arb_bushog_max">cvmx_pnbx_inb_arb_bushog_max_t</a>;
<a name="l01772"></a>01772 <span class="comment"></span>
<a name="l01773"></a>01773 <span class="comment">/**</span>
<a name="l01774"></a>01774 <span class="comment"> * cvmx_pnb#_int_sum</span>
<a name="l01775"></a>01775 <span class="comment"> *</span>
<a name="l01776"></a>01776 <span class="comment"> * This register contains records a summary of outstanding PNB interrupts.</span>
<a name="l01777"></a>01777 <span class="comment"> *</span>
<a name="l01778"></a>01778 <span class="comment"> */</span>
<a name="l01779"></a><a class="code" href="unioncvmx__pnbx__int__sum.html">01779</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__int__sum.html" title="cvmx_pnb::_int_sum">cvmx_pnbx_int_sum</a> {
<a name="l01780"></a><a class="code" href="unioncvmx__pnbx__int__sum.html#a47f03d1683c55a651f410e0662dcec3a">01780</a>     uint64_t <a class="code" href="unioncvmx__pnbx__int__sum.html#a47f03d1683c55a651f410e0662dcec3a">u64</a>;
<a name="l01781"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html">01781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html">cvmx_pnbx_int_sum_s</a> {
<a name="l01782"></a>01782 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ab36d5e49588ede8281b2bae5b596c573">reserved_30_63</a>               : 34;
<a name="l01784"></a>01784     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a6c91f5cc7e421da51b6a26b5649eba0a">mem12_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a9075e3d22e6302b97b92e05b3ff7aa70">mem11_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01786"></a>01786     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a35017cb608740a6b8e6493a0689c85ee">mem10_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01787"></a>01787     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a85f8407e6170a603bcb51583f2ff04ce">mem9_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01788"></a>01788     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a79b411c667b885c61ffbbee3574fccde">mem8_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01789"></a>01789     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aaab420bacc78be2c4917edfbcbc5d9b3">mem7_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01790"></a>01790     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3bb5fcda9adad03ec31d1ea545b5ae0f">mem6_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01791"></a>01791     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5c02d57192184121ab9290b63f2fb727">mem5_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01792"></a>01792     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3211db465603475f78573d4b636c87ff">mem4_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01793"></a>01793     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a030573dd8c936fd651ac91422a14145e">mem3_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01794"></a>01794     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2cef0f1ec8435ea4c7aa39354f506c80">mem2_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01795"></a>01795     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#accd2fad5e73acd8824c617f242b2f367">mem1_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01796"></a>01796     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3f6b1fd351604380764c40bdf0e9cf9b">mem0_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit ECC error in internal PNB SRAM. */</span>
<a name="l01797"></a>01797     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a57ab029caadd577f5ac3735e48fe0d8b">mem12_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01798"></a>01798     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2e3f245f77c141bcb402e0d256ba3d42">mem11_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01799"></a>01799     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#af1ed9840a53ecf5060064ac2ebbbd99d">mem10_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01800"></a>01800     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1697a08bd6dbed433f6e441c907b9ba9">mem9_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01801"></a>01801     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa91cdf796d8a5df537a72bf2d66517d0">mem8_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01802"></a>01802     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5e4643d1b8eb0b321f917b45fe72d90b">mem7_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01803"></a>01803     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1e08afb95dffed24bd149c00cfc9e50d">mem6_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01804"></a>01804     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#afea37861a7c038c086502e4efe07e2de">mem5_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01805"></a>01805     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a13d0d943373fb7eb55073d932cac6cc5">mem4_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01806"></a>01806     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa7a5c1c581e7b16de06d9571bf7eca16">mem3_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01807"></a>01807     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a431061f38a3103f1ced2da1141676e3b">mem2_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01808"></a>01808     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aec003b1150a6c08db58f4c6e4ce3108a">mem1_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01809"></a>01809     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a8ddc9df48f1681b3aa0a826a6c1c5d12">mem0_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error in internal PNB SRAM. */</span>
<a name="l01810"></a>01810     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac360f28973b9a550630971fa437b5ab7">smemrd_sbe</a>                   : 1;  <span class="comment">/**&lt; A single-bit ECC error occured during an SMEM read. */</span>
<a name="l01811"></a>01811     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac3e54768f6ae1804d67e413568fdca5a">smemrd_dbe</a>                   : 1;  <span class="comment">/**&lt; A double-bit ECC error occured during an SMEM read. */</span>
<a name="l01812"></a>01812     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a0d4138af25f9cae9f24294f399c9f9d8">smemwr_sbe</a>                   : 1;  <span class="comment">/**&lt; A single-bit ECC error occured during an SMEM write. */</span>
<a name="l01813"></a>01813     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a44d5004705a8af20679f2c51061916cf">smemwr_dbe</a>                   : 1;  <span class="comment">/**&lt; A double-bit ECC error occured during an SMEM write. */</span>
<a name="l01814"></a>01814 <span class="preprocessor">#else</span>
<a name="l01815"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a44d5004705a8af20679f2c51061916cf">01815</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a44d5004705a8af20679f2c51061916cf">smemwr_dbe</a>                   : 1;
<a name="l01816"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a0d4138af25f9cae9f24294f399c9f9d8">01816</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a0d4138af25f9cae9f24294f399c9f9d8">smemwr_sbe</a>                   : 1;
<a name="l01817"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac3e54768f6ae1804d67e413568fdca5a">01817</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac3e54768f6ae1804d67e413568fdca5a">smemrd_dbe</a>                   : 1;
<a name="l01818"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac360f28973b9a550630971fa437b5ab7">01818</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ac360f28973b9a550630971fa437b5ab7">smemrd_sbe</a>                   : 1;
<a name="l01819"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a8ddc9df48f1681b3aa0a826a6c1c5d12">01819</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a8ddc9df48f1681b3aa0a826a6c1c5d12">mem0_sbe</a>                     : 1;
<a name="l01820"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aec003b1150a6c08db58f4c6e4ce3108a">01820</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aec003b1150a6c08db58f4c6e4ce3108a">mem1_sbe</a>                     : 1;
<a name="l01821"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a431061f38a3103f1ced2da1141676e3b">01821</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a431061f38a3103f1ced2da1141676e3b">mem2_sbe</a>                     : 1;
<a name="l01822"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa7a5c1c581e7b16de06d9571bf7eca16">01822</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa7a5c1c581e7b16de06d9571bf7eca16">mem3_sbe</a>                     : 1;
<a name="l01823"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a13d0d943373fb7eb55073d932cac6cc5">01823</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a13d0d943373fb7eb55073d932cac6cc5">mem4_sbe</a>                     : 1;
<a name="l01824"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#afea37861a7c038c086502e4efe07e2de">01824</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#afea37861a7c038c086502e4efe07e2de">mem5_sbe</a>                     : 1;
<a name="l01825"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1e08afb95dffed24bd149c00cfc9e50d">01825</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1e08afb95dffed24bd149c00cfc9e50d">mem6_sbe</a>                     : 1;
<a name="l01826"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5e4643d1b8eb0b321f917b45fe72d90b">01826</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5e4643d1b8eb0b321f917b45fe72d90b">mem7_sbe</a>                     : 1;
<a name="l01827"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa91cdf796d8a5df537a72bf2d66517d0">01827</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aa91cdf796d8a5df537a72bf2d66517d0">mem8_sbe</a>                     : 1;
<a name="l01828"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1697a08bd6dbed433f6e441c907b9ba9">01828</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a1697a08bd6dbed433f6e441c907b9ba9">mem9_sbe</a>                     : 1;
<a name="l01829"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#af1ed9840a53ecf5060064ac2ebbbd99d">01829</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#af1ed9840a53ecf5060064ac2ebbbd99d">mem10_sbe</a>                    : 1;
<a name="l01830"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2e3f245f77c141bcb402e0d256ba3d42">01830</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2e3f245f77c141bcb402e0d256ba3d42">mem11_sbe</a>                    : 1;
<a name="l01831"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a57ab029caadd577f5ac3735e48fe0d8b">01831</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a57ab029caadd577f5ac3735e48fe0d8b">mem12_sbe</a>                    : 1;
<a name="l01832"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3f6b1fd351604380764c40bdf0e9cf9b">01832</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3f6b1fd351604380764c40bdf0e9cf9b">mem0_dbe</a>                     : 1;
<a name="l01833"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#accd2fad5e73acd8824c617f242b2f367">01833</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#accd2fad5e73acd8824c617f242b2f367">mem1_dbe</a>                     : 1;
<a name="l01834"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2cef0f1ec8435ea4c7aa39354f506c80">01834</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a2cef0f1ec8435ea4c7aa39354f506c80">mem2_dbe</a>                     : 1;
<a name="l01835"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a030573dd8c936fd651ac91422a14145e">01835</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a030573dd8c936fd651ac91422a14145e">mem3_dbe</a>                     : 1;
<a name="l01836"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3211db465603475f78573d4b636c87ff">01836</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3211db465603475f78573d4b636c87ff">mem4_dbe</a>                     : 1;
<a name="l01837"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5c02d57192184121ab9290b63f2fb727">01837</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a5c02d57192184121ab9290b63f2fb727">mem5_dbe</a>                     : 1;
<a name="l01838"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3bb5fcda9adad03ec31d1ea545b5ae0f">01838</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a3bb5fcda9adad03ec31d1ea545b5ae0f">mem6_dbe</a>                     : 1;
<a name="l01839"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aaab420bacc78be2c4917edfbcbc5d9b3">01839</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#aaab420bacc78be2c4917edfbcbc5d9b3">mem7_dbe</a>                     : 1;
<a name="l01840"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a79b411c667b885c61ffbbee3574fccde">01840</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a79b411c667b885c61ffbbee3574fccde">mem8_dbe</a>                     : 1;
<a name="l01841"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a85f8407e6170a603bcb51583f2ff04ce">01841</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a85f8407e6170a603bcb51583f2ff04ce">mem9_dbe</a>                     : 1;
<a name="l01842"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a35017cb608740a6b8e6493a0689c85ee">01842</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a35017cb608740a6b8e6493a0689c85ee">mem10_dbe</a>                    : 1;
<a name="l01843"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a9075e3d22e6302b97b92e05b3ff7aa70">01843</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a9075e3d22e6302b97b92e05b3ff7aa70">mem11_dbe</a>                    : 1;
<a name="l01844"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a6c91f5cc7e421da51b6a26b5649eba0a">01844</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#a6c91f5cc7e421da51b6a26b5649eba0a">mem12_dbe</a>                    : 1;
<a name="l01845"></a><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ab36d5e49588ede8281b2bae5b596c573">01845</a>     uint64_t <a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html#ab36d5e49588ede8281b2bae5b596c573">reserved_30_63</a>               : 34;
<a name="l01846"></a>01846 <span class="preprocessor">#endif</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__int__sum.html#ad0bc7eeacac15a74dea7f448add37860">s</a>;
<a name="l01848"></a><a class="code" href="unioncvmx__pnbx__int__sum.html#af5156f1b5f2dd175cd863dadcd9ae6ba">01848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__int__sum_1_1cvmx__pnbx__int__sum__s.html">cvmx_pnbx_int_sum_s</a>            <a class="code" href="unioncvmx__pnbx__int__sum.html#af5156f1b5f2dd175cd863dadcd9ae6ba">cnf75xx</a>;
<a name="l01849"></a>01849 };
<a name="l01850"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a85d0cc361012a5b6f34e335987c236f1">01850</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__int__sum.html" title="cvmx_pnb::_int_sum">cvmx_pnbx_int_sum</a> <a class="code" href="unioncvmx__pnbx__int__sum.html" title="cvmx_pnb::_int_sum">cvmx_pnbx_int_sum_t</a>;
<a name="l01851"></a>01851 <span class="comment"></span>
<a name="l01852"></a>01852 <span class="comment">/**</span>
<a name="l01853"></a>01853 <span class="comment"> * cvmx_pnb#_mem_ecc_ctrl</span>
<a name="l01854"></a>01854 <span class="comment"> *</span>
<a name="l01855"></a>01855 <span class="comment"> * This register set can disable ECC correction and trigger single/double bit errors by flipping</span>
<a name="l01856"></a>01856 <span class="comment"> * the syndrome.</span>
<a name="l01857"></a>01857 <span class="comment"> */</span>
<a name="l01858"></a><a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html">01858</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html" title="cvmx_pnb::_mem_ecc_ctrl">cvmx_pnbx_mem_ecc_ctrl</a> {
<a name="l01859"></a><a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html#a752962942409c7a0cfd078fc4b6a8fb3">01859</a>     uint64_t <a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html#a752962942409c7a0cfd078fc4b6a8fb3">u64</a>;
<a name="l01860"></a><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html">01860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html">cvmx_pnbx_mem_ecc_ctrl_s</a> {
<a name="l01861"></a>01861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a5051f8a6e7d9e97a6e85674d62588b35">reserved_39_63</a>               : 25;
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a622e02550ef899f851465b9236547700">cdis</a>                         : 13; <span class="comment">/**&lt; ECC correction disable for internal PNB memories. */</span>
<a name="l01864"></a>01864     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#ae1b1d0eb69ca3d6ca95bef36d34ac3c9">flip1</a>                        : 13; <span class="comment">/**&lt; Flip syndrome bit &lt;1&gt; on access to one of the internal PNB memories */</span>
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a3f314323d737876e1c5a93e18644b93f">flip0</a>                        : 13; <span class="comment">/**&lt; Flip syndrome bit &lt;0&gt; on access to one of the internal PNB memories */</span>
<a name="l01866"></a>01866 <span class="preprocessor">#else</span>
<a name="l01867"></a><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a3f314323d737876e1c5a93e18644b93f">01867</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a3f314323d737876e1c5a93e18644b93f">flip0</a>                        : 13;
<a name="l01868"></a><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#ae1b1d0eb69ca3d6ca95bef36d34ac3c9">01868</a>     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#ae1b1d0eb69ca3d6ca95bef36d34ac3c9">flip1</a>                        : 13;
<a name="l01869"></a><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a622e02550ef899f851465b9236547700">01869</a>     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a622e02550ef899f851465b9236547700">cdis</a>                         : 13;
<a name="l01870"></a><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a5051f8a6e7d9e97a6e85674d62588b35">01870</a>     uint64_t <a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html#a5051f8a6e7d9e97a6e85674d62588b35">reserved_39_63</a>               : 25;
<a name="l01871"></a>01871 <span class="preprocessor">#endif</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html#ac0148f363917e5161ad8d29a2caf523b">s</a>;
<a name="l01873"></a><a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html#ad4ca9e64c95328830b2b7a35bc200dd5">01873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__mem__ecc__ctrl_1_1cvmx__pnbx__mem__ecc__ctrl__s.html">cvmx_pnbx_mem_ecc_ctrl_s</a>       <a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html#ad4ca9e64c95328830b2b7a35bc200dd5">cnf75xx</a>;
<a name="l01874"></a>01874 };
<a name="l01875"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a63846e9fa2b3b21371cd9359df7d31d8">01875</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html" title="cvmx_pnb::_mem_ecc_ctrl">cvmx_pnbx_mem_ecc_ctrl</a> <a class="code" href="unioncvmx__pnbx__mem__ecc__ctrl.html" title="cvmx_pnb::_mem_ecc_ctrl">cvmx_pnbx_mem_ecc_ctrl_t</a>;
<a name="l01876"></a>01876 <span class="comment"></span>
<a name="l01877"></a>01877 <span class="comment">/**</span>
<a name="l01878"></a>01878 <span class="comment"> * cvmx_pnb#_ncbo_diag0</span>
<a name="l01879"></a>01879 <span class="comment"> *</span>
<a name="l01880"></a>01880 <span class="comment"> * Counts number of NCBO PP commands</span>
<a name="l01881"></a>01881 <span class="comment"> *</span>
<a name="l01882"></a>01882 <span class="comment"> */</span>
<a name="l01883"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag0.html">01883</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag0.html" title="cvmx_pnb::_ncbo_diag0">cvmx_pnbx_ncbo_diag0</a> {
<a name="l01884"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag0.html#ad31cdda9bdfd49883a28ff83eea6ea7c">01884</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ncbo__diag0.html#ad31cdda9bdfd49883a28ff83eea6ea7c">u64</a>;
<a name="l01885"></a><a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html">01885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html">cvmx_pnbx_ncbo_diag0_s</a> {
<a name="l01886"></a>01886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#a683e3340e7897e708124046d4b7a756f">req_cdt</a>                      : 32; <span class="comment">/**&lt; total returned credits */</span>
<a name="l01888"></a>01888     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#ab82b61234c896407e1fb90a9f9584eaf">req_cmd</a>                      : 32; <span class="comment">/**&lt; total NCBo request cycles */</span>
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#ab82b61234c896407e1fb90a9f9584eaf">01890</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#ab82b61234c896407e1fb90a9f9584eaf">req_cmd</a>                      : 32;
<a name="l01891"></a><a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#a683e3340e7897e708124046d4b7a756f">01891</a>     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html#a683e3340e7897e708124046d4b7a756f">req_cdt</a>                      : 32;
<a name="l01892"></a>01892 <span class="preprocessor">#endif</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ncbo__diag0.html#a98922dfade0ddab98fe8ef7152bf27e3">s</a>;
<a name="l01894"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag0.html#a0de7bbf9b29ef219b6869b73be02bb8f">01894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag0_1_1cvmx__pnbx__ncbo__diag0__s.html">cvmx_pnbx_ncbo_diag0_s</a>         <a class="code" href="unioncvmx__pnbx__ncbo__diag0.html#a0de7bbf9b29ef219b6869b73be02bb8f">cnf75xx</a>;
<a name="l01895"></a>01895 };
<a name="l01896"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aaac333893a5ba08e24ff07db5a6d9297">01896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag0.html" title="cvmx_pnb::_ncbo_diag0">cvmx_pnbx_ncbo_diag0</a> <a class="code" href="unioncvmx__pnbx__ncbo__diag0.html" title="cvmx_pnb::_ncbo_diag0">cvmx_pnbx_ncbo_diag0_t</a>;
<a name="l01897"></a>01897 <span class="comment"></span>
<a name="l01898"></a>01898 <span class="comment">/**</span>
<a name="l01899"></a>01899 <span class="comment"> * cvmx_pnb#_ncbo_diag1</span>
<a name="l01900"></a>01900 <span class="comment"> *</span>
<a name="l01901"></a>01901 <span class="comment"> * Counts number of NCBO PP responses sent</span>
<a name="l01902"></a>01902 <span class="comment"> *</span>
<a name="l01903"></a>01903 <span class="comment"> */</span>
<a name="l01904"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag1.html">01904</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag1.html" title="cvmx_pnb::_ncbo_diag1">cvmx_pnbx_ncbo_diag1</a> {
<a name="l01905"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag1.html#a69370bc182b2d2bde9c08307f8965b4c">01905</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ncbo__diag1.html#a69370bc182b2d2bde9c08307f8965b4c">u64</a>;
<a name="l01906"></a><a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html">01906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html">cvmx_pnbx_ncbo_diag1_s</a> {
<a name="l01907"></a>01907 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a2f12ece55db832140fe0b0ed9d71a32e">reserved_32_63</a>               : 32;
<a name="l01909"></a>01909     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a53bcce51500575587968d3a58a06a059">rsp_compl</a>                    : 32; <span class="comment">/**&lt; Number of NCBo PP read responses completed */</span>
<a name="l01910"></a>01910 <span class="preprocessor">#else</span>
<a name="l01911"></a><a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a53bcce51500575587968d3a58a06a059">01911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a53bcce51500575587968d3a58a06a059">rsp_compl</a>                    : 32;
<a name="l01912"></a><a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a2f12ece55db832140fe0b0ed9d71a32e">01912</a>     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html#a2f12ece55db832140fe0b0ed9d71a32e">reserved_32_63</a>               : 32;
<a name="l01913"></a>01913 <span class="preprocessor">#endif</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ncbo__diag1.html#a18117e59d186002cdfa93a506308420c">s</a>;
<a name="l01915"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag1.html#ae0c6756be1db851d975f6c300caad517">01915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag1_1_1cvmx__pnbx__ncbo__diag1__s.html">cvmx_pnbx_ncbo_diag1_s</a>         <a class="code" href="unioncvmx__pnbx__ncbo__diag1.html#ae0c6756be1db851d975f6c300caad517">cnf75xx</a>;
<a name="l01916"></a>01916 };
<a name="l01917"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a1d070325d8e8a7db1c3d10bf1f3091ac">01917</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag1.html" title="cvmx_pnb::_ncbo_diag1">cvmx_pnbx_ncbo_diag1</a> <a class="code" href="unioncvmx__pnbx__ncbo__diag1.html" title="cvmx_pnb::_ncbo_diag1">cvmx_pnbx_ncbo_diag1_t</a>;
<a name="l01918"></a>01918 <span class="comment"></span>
<a name="l01919"></a>01919 <span class="comment">/**</span>
<a name="l01920"></a>01920 <span class="comment"> * cvmx_pnb#_ncbo_diag2</span>
<a name="l01921"></a>01921 <span class="comment"> *</span>
<a name="l01922"></a>01922 <span class="comment"> * NCBO scoreboard internal states</span>
<a name="l01923"></a>01923 <span class="comment"> *</span>
<a name="l01924"></a>01924 <span class="comment"> */</span>
<a name="l01925"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag2.html">01925</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag2.html" title="cvmx_pnb::_ncbo_diag2">cvmx_pnbx_ncbo_diag2</a> {
<a name="l01926"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag2.html#af705aab75665a17d2c7805897aaa899d">01926</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ncbo__diag2.html#af705aab75665a17d2c7805897aaa899d">u64</a>;
<a name="l01927"></a><a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html">01927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html">cvmx_pnbx_ncbo_diag2_s</a> {
<a name="l01928"></a>01928 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a3f5d6111294cbce071787fe0bb8b90fa">cam_vector</a>                   : 32; <span class="comment">/**&lt; CAM read/write reponse vector */</span>
<a name="l01930"></a>01930     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a83f8ecf20f612a22d10f341860c65cf3">cam_valid</a>                    : 32; <span class="comment">/**&lt; CAM entry valid bits */</span>
<a name="l01931"></a>01931 <span class="preprocessor">#else</span>
<a name="l01932"></a><a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a83f8ecf20f612a22d10f341860c65cf3">01932</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a83f8ecf20f612a22d10f341860c65cf3">cam_valid</a>                    : 32;
<a name="l01933"></a><a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a3f5d6111294cbce071787fe0bb8b90fa">01933</a>     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html#a3f5d6111294cbce071787fe0bb8b90fa">cam_vector</a>                   : 32;
<a name="l01934"></a>01934 <span class="preprocessor">#endif</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ncbo__diag2.html#ae979f001f3fa6b3f9a45197712f0f01b">s</a>;
<a name="l01936"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag2.html#a00a1b61923175294edc3883a743f3253">01936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag2_1_1cvmx__pnbx__ncbo__diag2__s.html">cvmx_pnbx_ncbo_diag2_s</a>         <a class="code" href="unioncvmx__pnbx__ncbo__diag2.html#a00a1b61923175294edc3883a743f3253">cnf75xx</a>;
<a name="l01937"></a>01937 };
<a name="l01938"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aca27316da0398a50a5d4e8213df58bb4">01938</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag2.html" title="cvmx_pnb::_ncbo_diag2">cvmx_pnbx_ncbo_diag2</a> <a class="code" href="unioncvmx__pnbx__ncbo__diag2.html" title="cvmx_pnb::_ncbo_diag2">cvmx_pnbx_ncbo_diag2_t</a>;
<a name="l01939"></a>01939 <span class="comment"></span>
<a name="l01940"></a>01940 <span class="comment">/**</span>
<a name="l01941"></a>01941 <span class="comment"> * cvmx_pnb#_ncbo_diag3</span>
<a name="l01942"></a>01942 <span class="comment"> *</span>
<a name="l01943"></a>01943 <span class="comment"> * NCBO scoreboard internal states</span>
<a name="l01944"></a>01944 <span class="comment"> *</span>
<a name="l01945"></a>01945 <span class="comment"> */</span>
<a name="l01946"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag3.html">01946</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag3.html" title="cvmx_pnb::_ncbo_diag3">cvmx_pnbx_ncbo_diag3</a> {
<a name="l01947"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag3.html#aeef83d9e86d6af7d397ac17d6152fb11">01947</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ncbo__diag3.html#aeef83d9e86d6af7d397ac17d6152fb11">u64</a>;
<a name="l01948"></a><a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html">01948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html">cvmx_pnbx_ncbo_diag3_s</a> {
<a name="l01949"></a>01949 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#ae4aa3fcd3bfd46e17397b7ca4082e81d">reserved_6_63</a>                : 58;
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#a54a16bcc22c7c8c44bf67147240dbb8b">sb_states</a>                    : 6;  <span class="comment">/**&lt; sb_buf_stall, flist_empty, rrsp_ret_ff_vld, wrsp_ret_ff_vld, smem_cmd_ff_vld, cam_match_vec */</span>
<a name="l01952"></a>01952 <span class="preprocessor">#else</span>
<a name="l01953"></a><a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#a54a16bcc22c7c8c44bf67147240dbb8b">01953</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#a54a16bcc22c7c8c44bf67147240dbb8b">sb_states</a>                    : 6;
<a name="l01954"></a><a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#ae4aa3fcd3bfd46e17397b7ca4082e81d">01954</a>     uint64_t <a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html#ae4aa3fcd3bfd46e17397b7ca4082e81d">reserved_6_63</a>                : 58;
<a name="l01955"></a>01955 <span class="preprocessor">#endif</span>
<a name="l01956"></a>01956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ncbo__diag3.html#a20ee6f6cee73f719b265237143f27f76">s</a>;
<a name="l01957"></a><a class="code" href="unioncvmx__pnbx__ncbo__diag3.html#a0733a26a2d56885273ddd579ffd9e671">01957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ncbo__diag3_1_1cvmx__pnbx__ncbo__diag3__s.html">cvmx_pnbx_ncbo_diag3_s</a>         <a class="code" href="unioncvmx__pnbx__ncbo__diag3.html#a0733a26a2d56885273ddd579ffd9e671">cnf75xx</a>;
<a name="l01958"></a>01958 };
<a name="l01959"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a981b3b5f83f1354dd782320af5580def">01959</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ncbo__diag3.html" title="cvmx_pnb::_ncbo_diag3">cvmx_pnbx_ncbo_diag3</a> <a class="code" href="unioncvmx__pnbx__ncbo__diag3.html" title="cvmx_pnb::_ncbo_diag3">cvmx_pnbx_ncbo_diag3_t</a>;
<a name="l01960"></a>01960 <span class="comment"></span>
<a name="l01961"></a>01961 <span class="comment">/**</span>
<a name="l01962"></a>01962 <span class="comment"> * cvmx_pnb#_pp_push_arb_wt</span>
<a name="l01963"></a>01963 <span class="comment"> *</span>
<a name="l01964"></a>01964 <span class="comment"> * This register specifies the arbitration weights for cnMIPS requests to</span>
<a name="l01965"></a>01965 <span class="comment"> * SMEM. The same weight is used for both reads and writes. All requests use</span>
<a name="l01966"></a>01966 <span class="comment"> * either the high or low priority weight depending on the setting of</span>
<a name="l01967"></a>01967 <span class="comment"> * PNB()_CONFIG[PP_REQ_PRIORITY].</span>
<a name="l01968"></a>01968 <span class="comment"> */</span>
<a name="l01969"></a><a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html">01969</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html" title="cvmx_pnb::_pp_push_arb_wt">cvmx_pnbx_pp_push_arb_wt</a> {
<a name="l01970"></a><a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html#a76a05600a1cf04f6b9ab70643dc5ad9d">01970</a>     uint64_t <a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html#a76a05600a1cf04f6b9ab70643dc5ad9d">u64</a>;
<a name="l01971"></a><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html">01971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html">cvmx_pnbx_pp_push_arb_wt_s</a> {
<a name="l01972"></a>01972 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a3cc2040822ed2fe9b4ed2cac3386479b">reserved_22_63</a>               : 42;
<a name="l01974"></a>01974     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2afe10b2b77dd075ad1239de51790974">hp_wgt</a>                       : 6;  <span class="comment">/**&lt; Arbitration weight when cnMIPS requests have high priority. */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a069ae4cd568c45fbe3579fde29b70379">reserved_6_15</a>                : 10;
<a name="l01976"></a>01976     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2ded45dbf7945adc3a5c36a0c3a6a3a1">lp_wgt</a>                       : 6;  <span class="comment">/**&lt; Arbitration weight when cnMIPS requests have low priority. */</span>
<a name="l01977"></a>01977 <span class="preprocessor">#else</span>
<a name="l01978"></a><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2ded45dbf7945adc3a5c36a0c3a6a3a1">01978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2ded45dbf7945adc3a5c36a0c3a6a3a1">lp_wgt</a>                       : 6;
<a name="l01979"></a><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a069ae4cd568c45fbe3579fde29b70379">01979</a>     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a069ae4cd568c45fbe3579fde29b70379">reserved_6_15</a>                : 10;
<a name="l01980"></a><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2afe10b2b77dd075ad1239de51790974">01980</a>     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a2afe10b2b77dd075ad1239de51790974">hp_wgt</a>                       : 6;
<a name="l01981"></a><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a3cc2040822ed2fe9b4ed2cac3386479b">01981</a>     uint64_t <a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html#a3cc2040822ed2fe9b4ed2cac3386479b">reserved_22_63</a>               : 42;
<a name="l01982"></a>01982 <span class="preprocessor">#endif</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html#af372f45bcc86cccf4bbadd367b4e4e18">s</a>;
<a name="l01984"></a><a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html#af02d9e070d320728eea43929a40b18ce">01984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pp__push__arb__wt_1_1cvmx__pnbx__pp__push__arb__wt__s.html">cvmx_pnbx_pp_push_arb_wt_s</a>     <a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html#af02d9e070d320728eea43929a40b18ce">cnf75xx</a>;
<a name="l01985"></a>01985 };
<a name="l01986"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aaf2a786b2922b2aed1284f34b44b7b01">01986</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html" title="cvmx_pnb::_pp_push_arb_wt">cvmx_pnbx_pp_push_arb_wt</a> <a class="code" href="unioncvmx__pnbx__pp__push__arb__wt.html" title="cvmx_pnb::_pp_push_arb_wt">cvmx_pnbx_pp_push_arb_wt_t</a>;
<a name="l01987"></a>01987 <span class="comment"></span>
<a name="l01988"></a>01988 <span class="comment">/**</span>
<a name="l01989"></a>01989 <span class="comment"> * cvmx_pnb#_ppcmd_ff_dbe_info</span>
<a name="l01990"></a>01990 <span class="comment"> *</span>
<a name="l01991"></a>01991 <span class="comment"> * This register contains information on double-bit ECC errors that occured</span>
<a name="l01992"></a>01992 <span class="comment"> * in the command FIFO for cnMIPS requests to SMEM. These correspond to</span>
<a name="l01993"></a>01993 <span class="comment"> * PNB(0..1)_INT_SUM[MEM11_DBE] interrupts.</span>
<a name="l01994"></a>01994 <span class="comment"> */</span>
<a name="l01995"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html">01995</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html" title="cvmx_pnb::_ppcmd_ff_dbe_info">cvmx_pnbx_ppcmd_ff_dbe_info</a> {
<a name="l01996"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html#aa34441c4fe058914663c29d3b856c54c">01996</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html#aa34441c4fe058914663c29d3b856c54c">u64</a>;
<a name="l01997"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html">01997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html">cvmx_pnbx_ppcmd_ff_dbe_info_s</a> {
<a name="l01998"></a>01998 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab973af62338a4920159b5f8d4fceb289">reserved_33_63</a>               : 31;
<a name="l02000"></a>02000     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a3bb2986f23a2e4bd5484e9954c116bb2">ppcmd_dbe_cmdtype</a>            : 1;  <span class="comment">/**&lt; Command type:</span>
<a name="l02001"></a>02001 <span class="comment">                                                         1 = Read.</span>
<a name="l02002"></a>02002 <span class="comment">                                                         0 = Write. */</span>
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab276b3b891ae61c6247111a5e87edea9">ppcmd_dbe_cmdsrcid</a>           : 12; <span class="comment">/**&lt; PP source ID. */</span>
<a name="l02004"></a>02004     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a8efd167b297b310e6617a165d0fe7707">ppcmd_dbe_cmdaddr</a>            : 20; <span class="comment">/**&lt; SMEM address (bits &lt;23:4&gt; of the byte address). */</span>
<a name="l02005"></a>02005 <span class="preprocessor">#else</span>
<a name="l02006"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a8efd167b297b310e6617a165d0fe7707">02006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a8efd167b297b310e6617a165d0fe7707">ppcmd_dbe_cmdaddr</a>            : 20;
<a name="l02007"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab276b3b891ae61c6247111a5e87edea9">02007</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab276b3b891ae61c6247111a5e87edea9">ppcmd_dbe_cmdsrcid</a>           : 12;
<a name="l02008"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a3bb2986f23a2e4bd5484e9954c116bb2">02008</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#a3bb2986f23a2e4bd5484e9954c116bb2">ppcmd_dbe_cmdtype</a>            : 1;
<a name="l02009"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab973af62338a4920159b5f8d4fceb289">02009</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html#ab973af62338a4920159b5f8d4fceb289">reserved_33_63</a>               : 31;
<a name="l02010"></a>02010 <span class="preprocessor">#endif</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html#aa377aa6cad5aae0bad3a231d43884da7">s</a>;
<a name="l02012"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html#a68a8ad39dc06691ce67d2c9065f1da23">02012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ppcmd__ff__dbe__info_1_1cvmx__pnbx__ppcmd__ff__dbe__info__s.html">cvmx_pnbx_ppcmd_ff_dbe_info_s</a>  <a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html#a68a8ad39dc06691ce67d2c9065f1da23">cnf75xx</a>;
<a name="l02013"></a>02013 };
<a name="l02014"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0d2c45227cdc92f92aeafbff9b715a4b">02014</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html" title="cvmx_pnb::_ppcmd_ff_dbe_info">cvmx_pnbx_ppcmd_ff_dbe_info</a> <a class="code" href="unioncvmx__pnbx__ppcmd__ff__dbe__info.html" title="cvmx_pnb::_ppcmd_ff_dbe_info">cvmx_pnbx_ppcmd_ff_dbe_info_t</a>;
<a name="l02015"></a>02015 <span class="comment"></span>
<a name="l02016"></a>02016 <span class="comment">/**</span>
<a name="l02017"></a>02017 <span class="comment"> * cvmx_pnb#_ppcmd_ff_sbe_info</span>
<a name="l02018"></a>02018 <span class="comment"> *</span>
<a name="l02019"></a>02019 <span class="comment"> * This register contains information on single-bit ECC errors that occured</span>
<a name="l02020"></a>02020 <span class="comment"> * in the command FIFO for cnMIPS requests to SMEM. These correspond to</span>
<a name="l02021"></a>02021 <span class="comment"> * PNB(0..1)_INT_SUM[MEM11_SBE] interrupts.</span>
<a name="l02022"></a>02022 <span class="comment"> */</span>
<a name="l02023"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html">02023</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html" title="cvmx_pnb::_ppcmd_ff_sbe_info">cvmx_pnbx_ppcmd_ff_sbe_info</a> {
<a name="l02024"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html#ae5c48731ef56910442831673dc03d44b">02024</a>     uint64_t <a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html#ae5c48731ef56910442831673dc03d44b">u64</a>;
<a name="l02025"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html">02025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html">cvmx_pnbx_ppcmd_ff_sbe_info_s</a> {
<a name="l02026"></a>02026 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a085b83aef506bd163691dd4b23e42fff">reserved_33_63</a>               : 31;
<a name="l02028"></a>02028     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#abfc28e5f590092d6610428fbea4b26a1">ppcmd_sbe_cmdtype</a>            : 1;  <span class="comment">/**&lt; PP command type:</span>
<a name="l02029"></a>02029 <span class="comment">                                                         1 = Read.</span>
<a name="l02030"></a>02030 <span class="comment">                                                         0 = Write. */</span>
<a name="l02031"></a>02031     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a50e0ca177e92088e1e4301e29908f903">ppcmd_sbe_cmdsrcid</a>           : 12; <span class="comment">/**&lt; PP source ID. */</span>
<a name="l02032"></a>02032     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a4c7ae95da10206e5c84a611b06cc8cec">ppcmd_sbe_cmdaddr</a>            : 20; <span class="comment">/**&lt; SMEM address in 64b. */</span>
<a name="l02033"></a>02033 <span class="preprocessor">#else</span>
<a name="l02034"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a4c7ae95da10206e5c84a611b06cc8cec">02034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a4c7ae95da10206e5c84a611b06cc8cec">ppcmd_sbe_cmdaddr</a>            : 20;
<a name="l02035"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a50e0ca177e92088e1e4301e29908f903">02035</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a50e0ca177e92088e1e4301e29908f903">ppcmd_sbe_cmdsrcid</a>           : 12;
<a name="l02036"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#abfc28e5f590092d6610428fbea4b26a1">02036</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#abfc28e5f590092d6610428fbea4b26a1">ppcmd_sbe_cmdtype</a>            : 1;
<a name="l02037"></a><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a085b83aef506bd163691dd4b23e42fff">02037</a>     uint64_t <a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html#a085b83aef506bd163691dd4b23e42fff">reserved_33_63</a>               : 31;
<a name="l02038"></a>02038 <span class="preprocessor">#endif</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html#a58ec402ca042012529d7d449d54e90d9">s</a>;
<a name="l02040"></a><a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html#ac6668c07665363b978a6113a8c76faba">02040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__ppcmd__ff__sbe__info_1_1cvmx__pnbx__ppcmd__ff__sbe__info__s.html">cvmx_pnbx_ppcmd_ff_sbe_info_s</a>  <a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html#ac6668c07665363b978a6113a8c76faba">cnf75xx</a>;
<a name="l02041"></a>02041 };
<a name="l02042"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a097f20d0b6cd08678bf125bcea2cec51">02042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html" title="cvmx_pnb::_ppcmd_ff_sbe_info">cvmx_pnbx_ppcmd_ff_sbe_info</a> <a class="code" href="unioncvmx__pnbx__ppcmd__ff__sbe__info.html" title="cvmx_pnb::_ppcmd_ff_sbe_info">cvmx_pnbx_ppcmd_ff_sbe_info_t</a>;
<a name="l02043"></a>02043 <span class="comment"></span>
<a name="l02044"></a>02044 <span class="comment">/**</span>
<a name="l02045"></a>02045 <span class="comment"> * cvmx_pnb#_pprsp_ff_dbe_info</span>
<a name="l02046"></a>02046 <span class="comment"> *</span>
<a name="l02047"></a>02047 <span class="comment"> * This register contains information on double-bit ECC errors that occured</span>
<a name="l02048"></a>02048 <span class="comment"> * in the response FIFO for cnMIPS requests to SMEM. These correspond to</span>
<a name="l02049"></a>02049 <span class="comment"> * PNB(0..1)_INT_SUM[MEM12_DBE] interrupts.</span>
<a name="l02050"></a>02050 <span class="comment"> */</span>
<a name="l02051"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html">02051</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html" title="cvmx_pnb::_pprsp_ff_dbe_info">cvmx_pnbx_pprsp_ff_dbe_info</a> {
<a name="l02052"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html#aa65223c741be499a3a792bc16225d7a0">02052</a>     uint64_t <a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html#aa65223c741be499a3a792bc16225d7a0">u64</a>;
<a name="l02053"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html">02053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html">cvmx_pnbx_pprsp_ff_dbe_info_s</a> {
<a name="l02054"></a>02054 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#aa9b9481155c97800981f0c7f9bde7b6e">reserved_12_63</a>               : 52;
<a name="l02056"></a>02056     uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#ae0692b5491f6d86e4d884368c0e2f68c">pprsp_dbe_cmdsrcid</a>           : 12; <span class="comment">/**&lt; PP source ID. */</span>
<a name="l02057"></a>02057 <span class="preprocessor">#else</span>
<a name="l02058"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#ae0692b5491f6d86e4d884368c0e2f68c">02058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#ae0692b5491f6d86e4d884368c0e2f68c">pprsp_dbe_cmdsrcid</a>           : 12;
<a name="l02059"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#aa9b9481155c97800981f0c7f9bde7b6e">02059</a>     uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html#aa9b9481155c97800981f0c7f9bde7b6e">reserved_12_63</a>               : 52;
<a name="l02060"></a>02060 <span class="preprocessor">#endif</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html#a4102a51a7911ae5fa25a02ef24c8df3d">s</a>;
<a name="l02062"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html#aceb23392e6b85b03c5f7781d9a37fddf">02062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pprsp__ff__dbe__info_1_1cvmx__pnbx__pprsp__ff__dbe__info__s.html">cvmx_pnbx_pprsp_ff_dbe_info_s</a>  <a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html#aceb23392e6b85b03c5f7781d9a37fddf">cnf75xx</a>;
<a name="l02063"></a>02063 };
<a name="l02064"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a620df2ac8f0de947e0b54be9007aac2a">02064</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html" title="cvmx_pnb::_pprsp_ff_dbe_info">cvmx_pnbx_pprsp_ff_dbe_info</a> <a class="code" href="unioncvmx__pnbx__pprsp__ff__dbe__info.html" title="cvmx_pnb::_pprsp_ff_dbe_info">cvmx_pnbx_pprsp_ff_dbe_info_t</a>;
<a name="l02065"></a>02065 <span class="comment"></span>
<a name="l02066"></a>02066 <span class="comment">/**</span>
<a name="l02067"></a>02067 <span class="comment"> * cvmx_pnb#_pprsp_ff_sbe_info</span>
<a name="l02068"></a>02068 <span class="comment"> *</span>
<a name="l02069"></a>02069 <span class="comment"> * This register contains information on single-bit ECC errors that occured</span>
<a name="l02070"></a>02070 <span class="comment"> * in the response FIFO for cnMIPS requests to SMEM. These correspond to</span>
<a name="l02071"></a>02071 <span class="comment"> * PNB(0..1)_INT_SUM[MEM12_SBE] interrupts.</span>
<a name="l02072"></a>02072 <span class="comment"> */</span>
<a name="l02073"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html">02073</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html" title="cvmx_pnb::_pprsp_ff_sbe_info">cvmx_pnbx_pprsp_ff_sbe_info</a> {
<a name="l02074"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html#adb72015de1e33734a45459eff50a7cac">02074</a>     uint64_t <a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html#adb72015de1e33734a45459eff50a7cac">u64</a>;
<a name="l02075"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html">02075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html">cvmx_pnbx_pprsp_ff_sbe_info_s</a> {
<a name="l02076"></a>02076 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02077"></a>02077 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a58db905bfa5d8e3813b4fe64363b3a5a">reserved_12_63</a>               : 52;
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a8eedd3506c3f7aade9c5aaa17bfc0846">pprsp_sbe_cmdsrcid</a>           : 12; <span class="comment">/**&lt; PP source ID. */</span>
<a name="l02079"></a>02079 <span class="preprocessor">#else</span>
<a name="l02080"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a8eedd3506c3f7aade9c5aaa17bfc0846">02080</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a8eedd3506c3f7aade9c5aaa17bfc0846">pprsp_sbe_cmdsrcid</a>           : 12;
<a name="l02081"></a><a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a58db905bfa5d8e3813b4fe64363b3a5a">02081</a>     uint64_t <a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html#a58db905bfa5d8e3813b4fe64363b3a5a">reserved_12_63</a>               : 52;
<a name="l02082"></a>02082 <span class="preprocessor">#endif</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html#ad6c5d07e85ee04b0913dc7c5d765e710">s</a>;
<a name="l02084"></a><a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html#a6014365cfaf9cfdbc14bf7b8a948b35f">02084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__pprsp__ff__sbe__info_1_1cvmx__pnbx__pprsp__ff__sbe__info__s.html">cvmx_pnbx_pprsp_ff_sbe_info_s</a>  <a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html#a6014365cfaf9cfdbc14bf7b8a948b35f">cnf75xx</a>;
<a name="l02085"></a>02085 };
<a name="l02086"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a472b10a953f3f663cba6162e80896c8d">02086</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html" title="cvmx_pnb::_pprsp_ff_sbe_info">cvmx_pnbx_pprsp_ff_sbe_info</a> <a class="code" href="unioncvmx__pnbx__pprsp__ff__sbe__info.html" title="cvmx_pnb::_pprsp_ff_sbe_info">cvmx_pnbx_pprsp_ff_sbe_info_t</a>;
<a name="l02087"></a>02087 <span class="comment"></span>
<a name="l02088"></a>02088 <span class="comment">/**</span>
<a name="l02089"></a>02089 <span class="comment"> * cvmx_pnb#_psm_diag</span>
<a name="l02090"></a>02090 <span class="comment"> *</span>
<a name="l02091"></a>02091 <span class="comment"> * Counts number of PSM status write requests</span>
<a name="l02092"></a>02092 <span class="comment"> *</span>
<a name="l02093"></a>02093 <span class="comment"> */</span>
<a name="l02094"></a><a class="code" href="unioncvmx__pnbx__psm__diag.html">02094</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__psm__diag.html" title="cvmx_pnb::_psm_diag">cvmx_pnbx_psm_diag</a> {
<a name="l02095"></a><a class="code" href="unioncvmx__pnbx__psm__diag.html#afe5cb31293a93300af5d1ec915f30049">02095</a>     uint64_t <a class="code" href="unioncvmx__pnbx__psm__diag.html#afe5cb31293a93300af5d1ec915f30049">u64</a>;
<a name="l02096"></a><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html">02096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html">cvmx_pnbx_psm_diag_s</a> {
<a name="l02097"></a>02097 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#a9c226958467b6ab5bebc21b30dafddac">req_cdt</a>                      : 16; <span class="comment">/**&lt; number of committed credit returned */</span>
<a name="l02099"></a>02099     uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#aa190a8a01188624f273950b9ade0784d">req_cmd_cmt</a>                  : 16; <span class="comment">/**&lt; number of PSM write requests with committed credit return */</span>
<a name="l02100"></a>02100     uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#ab5baba927f23c66effa1093d2a497460">req_cmd</a>                      : 32; <span class="comment">/**&lt; number of PSM write cycles (3 cycles per request command) */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#else</span>
<a name="l02102"></a><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#ab5baba927f23c66effa1093d2a497460">02102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#ab5baba927f23c66effa1093d2a497460">req_cmd</a>                      : 32;
<a name="l02103"></a><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#aa190a8a01188624f273950b9ade0784d">02103</a>     uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#aa190a8a01188624f273950b9ade0784d">req_cmd_cmt</a>                  : 16;
<a name="l02104"></a><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#a9c226958467b6ab5bebc21b30dafddac">02104</a>     uint64_t <a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html#a9c226958467b6ab5bebc21b30dafddac">req_cdt</a>                      : 16;
<a name="l02105"></a>02105 <span class="preprocessor">#endif</span>
<a name="l02106"></a>02106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__psm__diag.html#a5f6603eda8cd110db2e3644adef24095">s</a>;
<a name="l02107"></a><a class="code" href="unioncvmx__pnbx__psm__diag.html#a20aa0862875ef2629680ce85705d92e5">02107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__psm__diag_1_1cvmx__pnbx__psm__diag__s.html">cvmx_pnbx_psm_diag_s</a>           <a class="code" href="unioncvmx__pnbx__psm__diag.html#a20aa0862875ef2629680ce85705d92e5">cnf75xx</a>;
<a name="l02108"></a>02108 };
<a name="l02109"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a21a455f1af711bffc2c868b6747a22ab">02109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__psm__diag.html" title="cvmx_pnb::_psm_diag">cvmx_pnbx_psm_diag</a> <a class="code" href="unioncvmx__pnbx__psm__diag.html" title="cvmx_pnb::_psm_diag">cvmx_pnbx_psm_diag_t</a>;
<a name="l02110"></a>02110 <span class="comment"></span>
<a name="l02111"></a>02111 <span class="comment">/**</span>
<a name="l02112"></a>02112 <span class="comment"> * cvmx_pnb#_psm_push_arb_wt</span>
<a name="l02113"></a>02113 <span class="comment"> *</span>
<a name="l02114"></a>02114 <span class="comment"> * This register specifies the arbitration weight for PSM writes to SMEM</span>
<a name="l02115"></a>02115 <span class="comment"> * (from WRSTS commands). Note that PSM writes always have LOW priority.</span>
<a name="l02116"></a>02116 <span class="comment"> * All PSM requests are sered by PNB0, and the value in</span>
<a name="l02117"></a>02117 <span class="comment"> * PNB(1)_PSM_PUSH_ARB_WT has no significance.</span>
<a name="l02118"></a>02118 <span class="comment"> */</span>
<a name="l02119"></a><a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html">02119</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html" title="cvmx_pnb::_psm_push_arb_wt">cvmx_pnbx_psm_push_arb_wt</a> {
<a name="l02120"></a><a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html#a23dacd5ec2fe021677651c11f69d1737">02120</a>     uint64_t <a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html#a23dacd5ec2fe021677651c11f69d1737">u64</a>;
<a name="l02121"></a><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html">02121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html">cvmx_pnbx_psm_push_arb_wt_s</a> {
<a name="l02122"></a>02122 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#aba3ba34f31f2b3a27c0a7f795da1d9d9">reserved_22_63</a>               : 42;
<a name="l02124"></a>02124     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a4d72dd3deea8fffbe778a465f8f83fd2">hp_wgt</a>                       : 6;  <span class="comment">/**&lt; N/A */</span>
<a name="l02125"></a>02125     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a2dcc0f84dc653a79e57392418b6dd192">reserved_6_15</a>                : 10;
<a name="l02126"></a>02126     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#ac6d26fe0109cc18a9ea924706b128ee3">lp_wgt</a>                       : 6;  <span class="comment">/**&lt; Arbitration weight for PSM writes to SMEM. */</span>
<a name="l02127"></a>02127 <span class="preprocessor">#else</span>
<a name="l02128"></a><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#ac6d26fe0109cc18a9ea924706b128ee3">02128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#ac6d26fe0109cc18a9ea924706b128ee3">lp_wgt</a>                       : 6;
<a name="l02129"></a><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a2dcc0f84dc653a79e57392418b6dd192">02129</a>     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a2dcc0f84dc653a79e57392418b6dd192">reserved_6_15</a>                : 10;
<a name="l02130"></a><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a4d72dd3deea8fffbe778a465f8f83fd2">02130</a>     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#a4d72dd3deea8fffbe778a465f8f83fd2">hp_wgt</a>                       : 6;
<a name="l02131"></a><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#aba3ba34f31f2b3a27c0a7f795da1d9d9">02131</a>     uint64_t <a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html#aba3ba34f31f2b3a27c0a7f795da1d9d9">reserved_22_63</a>               : 42;
<a name="l02132"></a>02132 <span class="preprocessor">#endif</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html#a5d3983fb13ae25dc59cdec62899ca1c9">s</a>;
<a name="l02134"></a><a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html#aac18440bea464553c43c1cdd2480cbd2">02134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__psm__push__arb__wt_1_1cvmx__pnbx__psm__push__arb__wt__s.html">cvmx_pnbx_psm_push_arb_wt_s</a>    <a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html#aac18440bea464553c43c1cdd2480cbd2">cnf75xx</a>;
<a name="l02135"></a>02135 };
<a name="l02136"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a51dba48fef8823fbd84b4768e237baff">02136</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html" title="cvmx_pnb::_psm_push_arb_wt">cvmx_pnbx_psm_push_arb_wt</a> <a class="code" href="unioncvmx__pnbx__psm__push__arb__wt.html" title="cvmx_pnb::_psm_push_arb_wt">cvmx_pnbx_psm_push_arb_wt_t</a>;
<a name="l02137"></a>02137 <span class="comment"></span>
<a name="l02138"></a>02138 <span class="comment">/**</span>
<a name="l02139"></a>02139 <span class="comment"> * cvmx_pnb#_smem_diag0</span>
<a name="l02140"></a>02140 <span class="comment"> *</span>
<a name="l02141"></a>02141 <span class="comment"> * Counts number of SMEM push requests</span>
<a name="l02142"></a>02142 <span class="comment"> *</span>
<a name="l02143"></a>02143 <span class="comment"> */</span>
<a name="l02144"></a><a class="code" href="unioncvmx__pnbx__smem__diag0.html">02144</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag0.html" title="cvmx_pnb::_smem_diag0">cvmx_pnbx_smem_diag0</a> {
<a name="l02145"></a><a class="code" href="unioncvmx__pnbx__smem__diag0.html#ab64bd19b667360c7fdaf1f4da102ca85">02145</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag0.html#ab64bd19b667360c7fdaf1f4da102ca85">u64</a>;
<a name="l02146"></a><a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html">02146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html">cvmx_pnbx_smem_diag0_s</a> {
<a name="l02147"></a>02147 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#a7719eda2e3a3d169e6eb3920c7784597">rsh_cdt_rd</a>                   : 32; <span class="comment">/**&lt; number of SMEM read returned credits received */</span>
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#ae69f3660e5aca9d644e2a1be3e286153">psh_cmd_rd</a>                   : 32; <span class="comment">/**&lt; number of SMEM read commands sent */</span>
<a name="l02150"></a>02150 <span class="preprocessor">#else</span>
<a name="l02151"></a><a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#ae69f3660e5aca9d644e2a1be3e286153">02151</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#ae69f3660e5aca9d644e2a1be3e286153">psh_cmd_rd</a>                   : 32;
<a name="l02152"></a><a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#a7719eda2e3a3d169e6eb3920c7784597">02152</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html#a7719eda2e3a3d169e6eb3920c7784597">rsh_cdt_rd</a>                   : 32;
<a name="l02153"></a>02153 <span class="preprocessor">#endif</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag0.html#a055afa60eebe2bb93b9b03a8e6391d65">s</a>;
<a name="l02155"></a><a class="code" href="unioncvmx__pnbx__smem__diag0.html#ab3af38c89a3bacbde6e58501dc2789ce">02155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag0_1_1cvmx__pnbx__smem__diag0__s.html">cvmx_pnbx_smem_diag0_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag0.html#ab3af38c89a3bacbde6e58501dc2789ce">cnf75xx</a>;
<a name="l02156"></a>02156 };
<a name="l02157"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae1f7e76a8a6d7c6b763cf5f248621fb9">02157</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag0.html" title="cvmx_pnb::_smem_diag0">cvmx_pnbx_smem_diag0</a> <a class="code" href="unioncvmx__pnbx__smem__diag0.html" title="cvmx_pnb::_smem_diag0">cvmx_pnbx_smem_diag0_t</a>;
<a name="l02158"></a>02158 <span class="comment"></span>
<a name="l02159"></a>02159 <span class="comment">/**</span>
<a name="l02160"></a>02160 <span class="comment"> * cvmx_pnb#_smem_diag1</span>
<a name="l02161"></a>02161 <span class="comment"> *</span>
<a name="l02162"></a>02162 <span class="comment"> * Counts number of SMEM push requests</span>
<a name="l02163"></a>02163 <span class="comment"> *</span>
<a name="l02164"></a>02164 <span class="comment"> */</span>
<a name="l02165"></a><a class="code" href="unioncvmx__pnbx__smem__diag1.html">02165</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag1.html" title="cvmx_pnb::_smem_diag1">cvmx_pnbx_smem_diag1</a> {
<a name="l02166"></a><a class="code" href="unioncvmx__pnbx__smem__diag1.html#ac9b41fec8dbddd22aeebb33376bd5700">02166</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag1.html#ac9b41fec8dbddd22aeebb33376bd5700">u64</a>;
<a name="l02167"></a><a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html">02167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html">cvmx_pnbx_smem_diag1_s</a> {
<a name="l02168"></a>02168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a978de41dd9a222172ba8f57a56c5a52b">rsh_cdt_wr</a>                   : 32; <span class="comment">/**&lt; number of SMEM write returned credits received */</span>
<a name="l02170"></a>02170     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a62a20346e5dfe405cb94f39e367e14fb">psh_cmd_wr</a>                   : 32; <span class="comment">/**&lt; number of SMEM write commands sent */</span>
<a name="l02171"></a>02171 <span class="preprocessor">#else</span>
<a name="l02172"></a><a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a62a20346e5dfe405cb94f39e367e14fb">02172</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a62a20346e5dfe405cb94f39e367e14fb">psh_cmd_wr</a>                   : 32;
<a name="l02173"></a><a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a978de41dd9a222172ba8f57a56c5a52b">02173</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html#a978de41dd9a222172ba8f57a56c5a52b">rsh_cdt_wr</a>                   : 32;
<a name="l02174"></a>02174 <span class="preprocessor">#endif</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag1.html#a6fb7ba267bc9eb11c7f1c23b1dae2afe">s</a>;
<a name="l02176"></a><a class="code" href="unioncvmx__pnbx__smem__diag1.html#a03b1022330e93c55b240136666d67279">02176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag1_1_1cvmx__pnbx__smem__diag1__s.html">cvmx_pnbx_smem_diag1_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag1.html#a03b1022330e93c55b240136666d67279">cnf75xx</a>;
<a name="l02177"></a>02177 };
<a name="l02178"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a9a95260e418028c349fef615854c3cac">02178</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag1.html" title="cvmx_pnb::_smem_diag1">cvmx_pnbx_smem_diag1</a> <a class="code" href="unioncvmx__pnbx__smem__diag1.html" title="cvmx_pnb::_smem_diag1">cvmx_pnbx_smem_diag1_t</a>;
<a name="l02179"></a>02179 <span class="comment"></span>
<a name="l02180"></a>02180 <span class="comment">/**</span>
<a name="l02181"></a>02181 <span class="comment"> * cvmx_pnb#_smem_diag2</span>
<a name="l02182"></a>02182 <span class="comment"> *</span>
<a name="l02183"></a>02183 <span class="comment"> * Counts number of SMEM push requests</span>
<a name="l02184"></a>02184 <span class="comment"> *</span>
<a name="l02185"></a>02185 <span class="comment"> */</span>
<a name="l02186"></a><a class="code" href="unioncvmx__pnbx__smem__diag2.html">02186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag2.html" title="cvmx_pnb::_smem_diag2">cvmx_pnbx_smem_diag2</a> {
<a name="l02187"></a><a class="code" href="unioncvmx__pnbx__smem__diag2.html#a91266b083651083c749bebb5fb277813">02187</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag2.html#a91266b083651083c749bebb5fb277813">u64</a>;
<a name="l02188"></a><a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html">02188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html">cvmx_pnbx_smem_diag2_s</a> {
<a name="l02189"></a>02189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02190"></a>02190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a0975c2776a944edf15ac2db217bdabc3">rsh_pp_wr</a>                    : 32; <span class="comment">/**&lt; number of PP writes */</span>
<a name="l02191"></a>02191     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a8c02947d5bcc63164962fac2878e25d3">psh_pp_rd</a>                    : 32; <span class="comment">/**&lt; number of PP reads */</span>
<a name="l02192"></a>02192 <span class="preprocessor">#else</span>
<a name="l02193"></a><a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a8c02947d5bcc63164962fac2878e25d3">02193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a8c02947d5bcc63164962fac2878e25d3">psh_pp_rd</a>                    : 32;
<a name="l02194"></a><a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a0975c2776a944edf15ac2db217bdabc3">02194</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html#a0975c2776a944edf15ac2db217bdabc3">rsh_pp_wr</a>                    : 32;
<a name="l02195"></a>02195 <span class="preprocessor">#endif</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag2.html#a0cb0fb37b780c17e485a17a506bd6f65">s</a>;
<a name="l02197"></a><a class="code" href="unioncvmx__pnbx__smem__diag2.html#a450073ee7492d1c12fdaaec3f78ff6a4">02197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag2_1_1cvmx__pnbx__smem__diag2__s.html">cvmx_pnbx_smem_diag2_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag2.html#a450073ee7492d1c12fdaaec3f78ff6a4">cnf75xx</a>;
<a name="l02198"></a>02198 };
<a name="l02199"></a><a class="code" href="cvmx-pnbx-defs_8h.html#abad799eb2a295a849a1a4bad85facd11">02199</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag2.html" title="cvmx_pnb::_smem_diag2">cvmx_pnbx_smem_diag2</a> <a class="code" href="unioncvmx__pnbx__smem__diag2.html" title="cvmx_pnb::_smem_diag2">cvmx_pnbx_smem_diag2_t</a>;
<a name="l02200"></a>02200 <span class="comment"></span>
<a name="l02201"></a>02201 <span class="comment">/**</span>
<a name="l02202"></a>02202 <span class="comment"> * cvmx_pnb#_smem_diag3</span>
<a name="l02203"></a>02203 <span class="comment"> *</span>
<a name="l02204"></a>02204 <span class="comment"> * Counts number of SMEM push requests</span>
<a name="l02205"></a>02205 <span class="comment"> *</span>
<a name="l02206"></a>02206 <span class="comment"> */</span>
<a name="l02207"></a><a class="code" href="unioncvmx__pnbx__smem__diag3.html">02207</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag3.html" title="cvmx_pnb::_smem_diag3">cvmx_pnbx_smem_diag3</a> {
<a name="l02208"></a><a class="code" href="unioncvmx__pnbx__smem__diag3.html#a90cdaaac4ccca6073fcd36942212c96c">02208</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag3.html#a90cdaaac4ccca6073fcd36942212c96c">u64</a>;
<a name="l02209"></a><a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html">02209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html">cvmx_pnbx_smem_diag3_s</a> {
<a name="l02210"></a>02210 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#ae13bfa0415f0621f52f7a73de3c6e9b4">rsh_dma_wr</a>                   : 32; <span class="comment">/**&lt; number of DMA writes */</span>
<a name="l02212"></a>02212     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#a2776f984512cb23306fb406d9cb073ba">psh_dma_rd</a>                   : 32; <span class="comment">/**&lt; number of DMA reads */</span>
<a name="l02213"></a>02213 <span class="preprocessor">#else</span>
<a name="l02214"></a><a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#a2776f984512cb23306fb406d9cb073ba">02214</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#a2776f984512cb23306fb406d9cb073ba">psh_dma_rd</a>                   : 32;
<a name="l02215"></a><a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#ae13bfa0415f0621f52f7a73de3c6e9b4">02215</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html#ae13bfa0415f0621f52f7a73de3c6e9b4">rsh_dma_wr</a>                   : 32;
<a name="l02216"></a>02216 <span class="preprocessor">#endif</span>
<a name="l02217"></a>02217 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag3.html#a2eb71d7a2a687e82c47542c4b1fe19f1">s</a>;
<a name="l02218"></a><a class="code" href="unioncvmx__pnbx__smem__diag3.html#a6b09f1f81c2b513576035b6c477add74">02218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag3_1_1cvmx__pnbx__smem__diag3__s.html">cvmx_pnbx_smem_diag3_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag3.html#a6b09f1f81c2b513576035b6c477add74">cnf75xx</a>;
<a name="l02219"></a>02219 };
<a name="l02220"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ab7e8f6c740d289a6cc8bf6f854fe6833">02220</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag3.html" title="cvmx_pnb::_smem_diag3">cvmx_pnbx_smem_diag3</a> <a class="code" href="unioncvmx__pnbx__smem__diag3.html" title="cvmx_pnb::_smem_diag3">cvmx_pnbx_smem_diag3_t</a>;
<a name="l02221"></a>02221 <span class="comment"></span>
<a name="l02222"></a>02222 <span class="comment">/**</span>
<a name="l02223"></a>02223 <span class="comment"> * cvmx_pnb#_smem_diag4</span>
<a name="l02224"></a>02224 <span class="comment"> *</span>
<a name="l02225"></a>02225 <span class="comment"> * Counts number of SMEM push requests</span>
<a name="l02226"></a>02226 <span class="comment"> *</span>
<a name="l02227"></a>02227 <span class="comment"> */</span>
<a name="l02228"></a><a class="code" href="unioncvmx__pnbx__smem__diag4.html">02228</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag4.html" title="cvmx_pnb::_smem_diag4">cvmx_pnbx_smem_diag4</a> {
<a name="l02229"></a><a class="code" href="unioncvmx__pnbx__smem__diag4.html#aa06b92c5b907d608979284ceb0300fd4">02229</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag4.html#aa06b92c5b907d608979284ceb0300fd4">u64</a>;
<a name="l02230"></a><a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html">02230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html">cvmx_pnbx_smem_diag4_s</a> {
<a name="l02231"></a>02231 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a10caef13f44c60f84ff390bd8ab3d242">rsp_psm_wr</a>                   : 32; <span class="comment">/**&lt; number of PSM write responses */</span>
<a name="l02233"></a>02233     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a640f3f907cd8af739be909bb13e90513">psh_psm_wr</a>                   : 32; <span class="comment">/**&lt; number of PSM status writes */</span>
<a name="l02234"></a>02234 <span class="preprocessor">#else</span>
<a name="l02235"></a><a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a640f3f907cd8af739be909bb13e90513">02235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a640f3f907cd8af739be909bb13e90513">psh_psm_wr</a>                   : 32;
<a name="l02236"></a><a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a10caef13f44c60f84ff390bd8ab3d242">02236</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html#a10caef13f44c60f84ff390bd8ab3d242">rsp_psm_wr</a>                   : 32;
<a name="l02237"></a>02237 <span class="preprocessor">#endif</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag4.html#a093f414d65108523112fabe0c682ab2a">s</a>;
<a name="l02239"></a><a class="code" href="unioncvmx__pnbx__smem__diag4.html#a1ae22a152e0c51f58a88c47c845974fe">02239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag4_1_1cvmx__pnbx__smem__diag4__s.html">cvmx_pnbx_smem_diag4_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag4.html#a1ae22a152e0c51f58a88c47c845974fe">cnf75xx</a>;
<a name="l02240"></a>02240 };
<a name="l02241"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a0c2e7653b85a74b470144f0f5de7f965">02241</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag4.html" title="cvmx_pnb::_smem_diag4">cvmx_pnbx_smem_diag4</a> <a class="code" href="unioncvmx__pnbx__smem__diag4.html" title="cvmx_pnb::_smem_diag4">cvmx_pnbx_smem_diag4_t</a>;
<a name="l02242"></a>02242 <span class="comment"></span>
<a name="l02243"></a>02243 <span class="comment">/**</span>
<a name="l02244"></a>02244 <span class="comment"> * cvmx_pnb#_smem_diag5</span>
<a name="l02245"></a>02245 <span class="comment"> *</span>
<a name="l02246"></a>02246 <span class="comment"> * Counts number of SMEM pull responses</span>
<a name="l02247"></a>02247 <span class="comment"> *</span>
<a name="l02248"></a>02248 <span class="comment"> */</span>
<a name="l02249"></a><a class="code" href="unioncvmx__pnbx__smem__diag5.html">02249</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag5.html" title="cvmx_pnb::_smem_diag5">cvmx_pnbx_smem_diag5</a> {
<a name="l02250"></a><a class="code" href="unioncvmx__pnbx__smem__diag5.html#aef4e9bb666eaeb8267c17f65395c3df3">02250</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag5.html#aef4e9bb666eaeb8267c17f65395c3df3">u64</a>;
<a name="l02251"></a><a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html">02251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html">cvmx_pnbx_smem_diag5_s</a> {
<a name="l02252"></a>02252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#a626771a84cb0c22e074ece3c74e24a6b">rsp_wr</a>                       : 32; <span class="comment">/**&lt; number of write responses in general */</span>
<a name="l02254"></a>02254     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#ad32608567968a41407358ed1b52504fe">rsp_rd</a>                       : 32; <span class="comment">/**&lt; number of read responses in general */</span>
<a name="l02255"></a>02255 <span class="preprocessor">#else</span>
<a name="l02256"></a><a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#ad32608567968a41407358ed1b52504fe">02256</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#ad32608567968a41407358ed1b52504fe">rsp_rd</a>                       : 32;
<a name="l02257"></a><a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#a626771a84cb0c22e074ece3c74e24a6b">02257</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html#a626771a84cb0c22e074ece3c74e24a6b">rsp_wr</a>                       : 32;
<a name="l02258"></a>02258 <span class="preprocessor">#endif</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag5.html#a1e903f83c163ac197458442c2c8abbaf">s</a>;
<a name="l02260"></a><a class="code" href="unioncvmx__pnbx__smem__diag5.html#a13c88e8ade7efe031ca0f3d06cb90c30">02260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag5_1_1cvmx__pnbx__smem__diag5__s.html">cvmx_pnbx_smem_diag5_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag5.html#a13c88e8ade7efe031ca0f3d06cb90c30">cnf75xx</a>;
<a name="l02261"></a>02261 };
<a name="l02262"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a31760b6ea35f2e3e43c26993f787ca78">02262</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag5.html" title="cvmx_pnb::_smem_diag5">cvmx_pnbx_smem_diag5</a> <a class="code" href="unioncvmx__pnbx__smem__diag5.html" title="cvmx_pnb::_smem_diag5">cvmx_pnbx_smem_diag5_t</a>;
<a name="l02263"></a>02263 <span class="comment"></span>
<a name="l02264"></a>02264 <span class="comment">/**</span>
<a name="l02265"></a>02265 <span class="comment"> * cvmx_pnb#_smem_diag6</span>
<a name="l02266"></a>02266 <span class="comment"> *</span>
<a name="l02267"></a>02267 <span class="comment"> * Counts number of SMEM pull responses</span>
<a name="l02268"></a>02268 <span class="comment"> *</span>
<a name="l02269"></a>02269 <span class="comment"> */</span>
<a name="l02270"></a><a class="code" href="unioncvmx__pnbx__smem__diag6.html">02270</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag6.html" title="cvmx_pnb::_smem_diag6">cvmx_pnbx_smem_diag6</a> {
<a name="l02271"></a><a class="code" href="unioncvmx__pnbx__smem__diag6.html#ad523f00d7fb2feb346b66f12719a80f7">02271</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag6.html#ad523f00d7fb2feb346b66f12719a80f7">u64</a>;
<a name="l02272"></a><a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html">02272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html">cvmx_pnbx_smem_diag6_s</a> {
<a name="l02273"></a>02273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a03dc4a853d16acaefe5310d36fc5bf4e">rsp_pp_wr</a>                    : 32; <span class="comment">/**&lt; number of PP write responses */</span>
<a name="l02275"></a>02275     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a0ec1de9e260f83b22e46a1b7a08a9f75">rsp_pp_rd</a>                    : 32; <span class="comment">/**&lt; number of PP read responses */</span>
<a name="l02276"></a>02276 <span class="preprocessor">#else</span>
<a name="l02277"></a><a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a0ec1de9e260f83b22e46a1b7a08a9f75">02277</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a0ec1de9e260f83b22e46a1b7a08a9f75">rsp_pp_rd</a>                    : 32;
<a name="l02278"></a><a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a03dc4a853d16acaefe5310d36fc5bf4e">02278</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html#a03dc4a853d16acaefe5310d36fc5bf4e">rsp_pp_wr</a>                    : 32;
<a name="l02279"></a>02279 <span class="preprocessor">#endif</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag6.html#a7aa75fa8fc8c28c5fb28116279183829">s</a>;
<a name="l02281"></a><a class="code" href="unioncvmx__pnbx__smem__diag6.html#a0763e7ca05d9bd8e1dc51f569a36f51a">02281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag6_1_1cvmx__pnbx__smem__diag6__s.html">cvmx_pnbx_smem_diag6_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag6.html#a0763e7ca05d9bd8e1dc51f569a36f51a">cnf75xx</a>;
<a name="l02282"></a>02282 };
<a name="l02283"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a866920f447056a56f66e51a842f67156">02283</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag6.html" title="cvmx_pnb::_smem_diag6">cvmx_pnbx_smem_diag6</a> <a class="code" href="unioncvmx__pnbx__smem__diag6.html" title="cvmx_pnb::_smem_diag6">cvmx_pnbx_smem_diag6_t</a>;
<a name="l02284"></a>02284 <span class="comment"></span>
<a name="l02285"></a>02285 <span class="comment">/**</span>
<a name="l02286"></a>02286 <span class="comment"> * cvmx_pnb#_smem_diag7</span>
<a name="l02287"></a>02287 <span class="comment"> *</span>
<a name="l02288"></a>02288 <span class="comment"> * Counts number of SMEM pull responses</span>
<a name="l02289"></a>02289 <span class="comment"> *</span>
<a name="l02290"></a>02290 <span class="comment"> */</span>
<a name="l02291"></a><a class="code" href="unioncvmx__pnbx__smem__diag7.html">02291</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag7.html" title="cvmx_pnb::_smem_diag7">cvmx_pnbx_smem_diag7</a> {
<a name="l02292"></a><a class="code" href="unioncvmx__pnbx__smem__diag7.html#af3ca9848007967e78a0b28d11b0cb222">02292</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__diag7.html#af3ca9848007967e78a0b28d11b0cb222">u64</a>;
<a name="l02293"></a><a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html">02293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html">cvmx_pnbx_smem_diag7_s</a> {
<a name="l02294"></a>02294 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a45b2d1036dd587b9b7d962f2a7608a6d">rsp_dma_wr</a>                   : 32; <span class="comment">/**&lt; number of DMA write responses */</span>
<a name="l02296"></a>02296     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a393f237c1cbd2bd018a355c61f6c6b8c">rsp_dma_rd</a>                   : 32; <span class="comment">/**&lt; number of DMA read responses */</span>
<a name="l02297"></a>02297 <span class="preprocessor">#else</span>
<a name="l02298"></a><a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a393f237c1cbd2bd018a355c61f6c6b8c">02298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a393f237c1cbd2bd018a355c61f6c6b8c">rsp_dma_rd</a>                   : 32;
<a name="l02299"></a><a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a45b2d1036dd587b9b7d962f2a7608a6d">02299</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html#a45b2d1036dd587b9b7d962f2a7608a6d">rsp_dma_wr</a>                   : 32;
<a name="l02300"></a>02300 <span class="preprocessor">#endif</span>
<a name="l02301"></a>02301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__diag7.html#ac6e85696cc912b2367ef4d5f747f5121">s</a>;
<a name="l02302"></a><a class="code" href="unioncvmx__pnbx__smem__diag7.html#a7ecede6e1bb15f4106bf21af0a16f514">02302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__diag7_1_1cvmx__pnbx__smem__diag7__s.html">cvmx_pnbx_smem_diag7_s</a>         <a class="code" href="unioncvmx__pnbx__smem__diag7.html#a7ecede6e1bb15f4106bf21af0a16f514">cnf75xx</a>;
<a name="l02303"></a>02303 };
<a name="l02304"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a8e3f4439782c135a37b9aec4ad55f8f8">02304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__diag7.html" title="cvmx_pnb::_smem_diag7">cvmx_pnbx_smem_diag7</a> <a class="code" href="unioncvmx__pnbx__smem__diag7.html" title="cvmx_pnb::_smem_diag7">cvmx_pnbx_smem_diag7_t</a>;
<a name="l02305"></a>02305 <span class="comment"></span>
<a name="l02306"></a>02306 <span class="comment">/**</span>
<a name="l02307"></a>02307 <span class="comment"> * cvmx_pnb#_smem_push_bushog_max</span>
<a name="l02308"></a>02308 <span class="comment"> *</span>
<a name="l02309"></a>02309 <span class="comment"> * This register specifies the bus-hog limit when arbitrating for requests to</span>
<a name="l02310"></a>02310 <span class="comment"> * SMEM from the cnMIPS cores, the PNBD DMA engines, and PSM WRSTS requests.</span>
<a name="l02311"></a>02311 <span class="comment"> */</span>
<a name="l02312"></a><a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html">02312</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html" title="cvmx_pnb::_smem_push_bushog_max">cvmx_pnbx_smem_push_bushog_max</a> {
<a name="l02313"></a><a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html#aeb2ca76aff4ca90450a2178bfa943aa7">02313</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html#aeb2ca76aff4ca90450a2178bfa943aa7">u64</a>;
<a name="l02314"></a><a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html">02314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html">cvmx_pnbx_smem_push_bushog_max_s</a> {
<a name="l02315"></a>02315 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#ab4a1e0e4b222b7349a2a487891cd03c3">reserved_8_63</a>                : 56;
<a name="l02317"></a>02317     uint64_t <a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#a9bada1154dfd115336022271daf9161e">bushog_max</a>                   : 8;  <span class="comment">/**&lt; The maximum number of consecutive high priority requests. */</span>
<a name="l02318"></a>02318 <span class="preprocessor">#else</span>
<a name="l02319"></a><a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#a9bada1154dfd115336022271daf9161e">02319</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#a9bada1154dfd115336022271daf9161e">bushog_max</a>                   : 8;
<a name="l02320"></a><a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#ab4a1e0e4b222b7349a2a487891cd03c3">02320</a>     uint64_t <a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html#ab4a1e0e4b222b7349a2a487891cd03c3">reserved_8_63</a>                : 56;
<a name="l02321"></a>02321 <span class="preprocessor">#endif</span>
<a name="l02322"></a>02322 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html#afa635ca2f7c8321440d1ad52dbad7b50">s</a>;
<a name="l02323"></a><a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html#a4e68fe9b0b776eca45907ba83094111b">02323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smem__push__bushog__max_1_1cvmx__pnbx__smem__push__bushog__max__s.html">cvmx_pnbx_smem_push_bushog_max_s</a> <a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html#a4e68fe9b0b776eca45907ba83094111b">cnf75xx</a>;
<a name="l02324"></a>02324 };
<a name="l02325"></a><a class="code" href="cvmx-pnbx-defs_8h.html#aabba2416dd35686a7857f334cc535801">02325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html" title="cvmx_pnb::_smem_push_bushog_max">cvmx_pnbx_smem_push_bushog_max</a> <a class="code" href="unioncvmx__pnbx__smem__push__bushog__max.html" title="cvmx_pnb::_smem_push_bushog_max">cvmx_pnbx_smem_push_bushog_max_t</a>;
<a name="l02326"></a>02326 <span class="comment"></span>
<a name="l02327"></a>02327 <span class="comment">/**</span>
<a name="l02328"></a>02328 <span class="comment"> * cvmx_pnb#_smemrd_dbe_info</span>
<a name="l02329"></a>02329 <span class="comment"> *</span>
<a name="l02330"></a>02330 <span class="comment"> * This register contains details of the source of an ECC DBE during an SMEM</span>
<a name="l02331"></a>02331 <span class="comment"> * read request.</span>
<a name="l02332"></a>02332 <span class="comment"> */</span>
<a name="l02333"></a><a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html">02333</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html" title="cvmx_pnb::_smemrd_dbe_info">cvmx_pnbx_smemrd_dbe_info</a> {
<a name="l02334"></a><a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html#aaea4be3085c8a72f57e9ca96d44c5112">02334</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html#aaea4be3085c8a72f57e9ca96d44c5112">u64</a>;
<a name="l02335"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html">02335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html">cvmx_pnbx_smemrd_dbe_info_s</a> {
<a name="l02336"></a>02336 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#aea2edcf789afd2992cc282a3d104488b">reserved_21_63</a>               : 43;
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a7921ecdb4260affb5e41c45921295b5f">smemrd_ncbo_rdrsp_dbe</a>        : 1;  <span class="comment">/**&lt; DBE occured in PNB response FIFO. */</span>
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a6dcdc45f9185845366ecd839af0916a3">smemrd_pnb_dbe</a>               : 1;  <span class="comment">/**&lt; DBE occured in SMEM RAM. */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a55455ea882bb024ef05c1aad1976914a">smemrd_dbe_src</a>               : 3;  <span class="comment">/**&lt; Source of the SMEM read request:</span>
<a name="l02341"></a>02341 <span class="comment">                                                         0x0 = PNBD MHAB.</span>
<a name="l02342"></a>02342 <span class="comment">                                                         0x4 = cnMIPS request. */</span>
<a name="l02343"></a>02343     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a433ad7f1818eb2106d1299b0d40cf20a">smemrd_dbe_ctx</a>               : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l02344"></a>02344 <span class="preprocessor">#else</span>
<a name="l02345"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a433ad7f1818eb2106d1299b0d40cf20a">02345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a433ad7f1818eb2106d1299b0d40cf20a">smemrd_dbe_ctx</a>               : 16;
<a name="l02346"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a55455ea882bb024ef05c1aad1976914a">02346</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a55455ea882bb024ef05c1aad1976914a">smemrd_dbe_src</a>               : 3;
<a name="l02347"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a6dcdc45f9185845366ecd839af0916a3">02347</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a6dcdc45f9185845366ecd839af0916a3">smemrd_pnb_dbe</a>               : 1;
<a name="l02348"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a7921ecdb4260affb5e41c45921295b5f">02348</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#a7921ecdb4260affb5e41c45921295b5f">smemrd_ncbo_rdrsp_dbe</a>        : 1;
<a name="l02349"></a><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#aea2edcf789afd2992cc282a3d104488b">02349</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html#aea2edcf789afd2992cc282a3d104488b">reserved_21_63</a>               : 43;
<a name="l02350"></a>02350 <span class="preprocessor">#endif</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html#a98d2fa45672352899a1ebd68c68d30bf">s</a>;
<a name="l02352"></a><a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html#afa90c9f894a7b933a2164945c6a8562f">02352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemrd__dbe__info_1_1cvmx__pnbx__smemrd__dbe__info__s.html">cvmx_pnbx_smemrd_dbe_info_s</a>    <a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html#afa90c9f894a7b933a2164945c6a8562f">cnf75xx</a>;
<a name="l02353"></a>02353 };
<a name="l02354"></a><a class="code" href="cvmx-pnbx-defs_8h.html#adb712498508e38a40b68f644e44b447b">02354</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html" title="cvmx_pnb::_smemrd_dbe_info">cvmx_pnbx_smemrd_dbe_info</a> <a class="code" href="unioncvmx__pnbx__smemrd__dbe__info.html" title="cvmx_pnb::_smemrd_dbe_info">cvmx_pnbx_smemrd_dbe_info_t</a>;
<a name="l02355"></a>02355 <span class="comment"></span>
<a name="l02356"></a>02356 <span class="comment">/**</span>
<a name="l02357"></a>02357 <span class="comment"> * cvmx_pnb#_smemrd_sbe_info</span>
<a name="l02358"></a>02358 <span class="comment"> *</span>
<a name="l02359"></a>02359 <span class="comment"> * This register contains details of the source of an ECC SBE during an SMEM</span>
<a name="l02360"></a>02360 <span class="comment"> * read request.</span>
<a name="l02361"></a>02361 <span class="comment"> */</span>
<a name="l02362"></a><a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html">02362</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html" title="cvmx_pnb::_smemrd_sbe_info">cvmx_pnbx_smemrd_sbe_info</a> {
<a name="l02363"></a><a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html#a3b8b1df77aa32216ba85647044de9ffa">02363</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html#a3b8b1df77aa32216ba85647044de9ffa">u64</a>;
<a name="l02364"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html">02364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html">cvmx_pnbx_smemrd_sbe_info_s</a> {
<a name="l02365"></a>02365 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02366"></a>02366 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a33b643154eea777dc820a44161d5748b">reserved_21_63</a>               : 43;
<a name="l02367"></a>02367     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a7a9e27fbcbe279ec24e26a4a44253ba4">smemrd_ncbo_rdrsp_sbe</a>        : 1;  <span class="comment">/**&lt; SBE occured in PNB response FIFO. */</span>
<a name="l02368"></a>02368     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#aae59d88e62e037dfe65999d231976125">smemrd_pnb_sbe</a>               : 1;  <span class="comment">/**&lt; SBE occured in SMEM RAM. */</span>
<a name="l02369"></a>02369     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#ac32c90cc339919ea84e06e49891b12a4">smemrd_sbe_src</a>               : 3;  <span class="comment">/**&lt; Source of the SMEM read request:</span>
<a name="l02370"></a>02370 <span class="comment">                                                         0x0 = PNBD MHAB.</span>
<a name="l02371"></a>02371 <span class="comment">                                                         0x4 = cnMIPS request. */</span>
<a name="l02372"></a>02372     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a6755961acab95f3a24a3847c7b72c524">smemrd_sbe_ctx</a>               : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l02373"></a>02373 <span class="preprocessor">#else</span>
<a name="l02374"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a6755961acab95f3a24a3847c7b72c524">02374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a6755961acab95f3a24a3847c7b72c524">smemrd_sbe_ctx</a>               : 16;
<a name="l02375"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#ac32c90cc339919ea84e06e49891b12a4">02375</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#ac32c90cc339919ea84e06e49891b12a4">smemrd_sbe_src</a>               : 3;
<a name="l02376"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#aae59d88e62e037dfe65999d231976125">02376</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#aae59d88e62e037dfe65999d231976125">smemrd_pnb_sbe</a>               : 1;
<a name="l02377"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a7a9e27fbcbe279ec24e26a4a44253ba4">02377</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a7a9e27fbcbe279ec24e26a4a44253ba4">smemrd_ncbo_rdrsp_sbe</a>        : 1;
<a name="l02378"></a><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a33b643154eea777dc820a44161d5748b">02378</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html#a33b643154eea777dc820a44161d5748b">reserved_21_63</a>               : 43;
<a name="l02379"></a>02379 <span class="preprocessor">#endif</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html#a5951677a6c7d645cfbe7cd1f701a7469">s</a>;
<a name="l02381"></a><a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html#a3aaf089bfa2c69e5b25e754eae0219ce">02381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemrd__sbe__info_1_1cvmx__pnbx__smemrd__sbe__info__s.html">cvmx_pnbx_smemrd_sbe_info_s</a>    <a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html#a3aaf089bfa2c69e5b25e754eae0219ce">cnf75xx</a>;
<a name="l02382"></a>02382 };
<a name="l02383"></a><a class="code" href="cvmx-pnbx-defs_8h.html#a2cdeb63e9a53114f00b57e2bb1e86668">02383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html" title="cvmx_pnb::_smemrd_sbe_info">cvmx_pnbx_smemrd_sbe_info</a> <a class="code" href="unioncvmx__pnbx__smemrd__sbe__info.html" title="cvmx_pnb::_smemrd_sbe_info">cvmx_pnbx_smemrd_sbe_info_t</a>;
<a name="l02384"></a>02384 <span class="comment"></span>
<a name="l02385"></a>02385 <span class="comment">/**</span>
<a name="l02386"></a>02386 <span class="comment"> * cvmx_pnb#_smemwr_dbe_info</span>
<a name="l02387"></a>02387 <span class="comment"> *</span>
<a name="l02388"></a>02388 <span class="comment"> * This register contains details of the source of an ECC DBE during an SMEM</span>
<a name="l02389"></a>02389 <span class="comment"> * write request.</span>
<a name="l02390"></a>02390 <span class="comment"> */</span>
<a name="l02391"></a><a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html">02391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html" title="cvmx_pnb::_smemwr_dbe_info">cvmx_pnbx_smemwr_dbe_info</a> {
<a name="l02392"></a><a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html#a8ae284aa3e91dc375e8e0da4aaaef9dd">02392</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html#a8ae284aa3e91dc375e8e0da4aaaef9dd">u64</a>;
<a name="l02393"></a><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html">02393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html">cvmx_pnbx_smemwr_dbe_info_s</a> {
<a name="l02394"></a>02394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02395"></a>02395 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#aa596fe33caf12b79a0fedf6cebd38d20">reserved_20_63</a>               : 44;
<a name="l02396"></a>02396     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a8e96509221a77f3f3a2d04f1171fa666">smemwr_pnb_dbe</a>               : 1;  <span class="comment">/**&lt; DBE occured in SMEM RAM. */</span>
<a name="l02397"></a>02397     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a4a5016d6dbd5bd5d1f9415cf7e59049a">smemwr_dbe_src</a>               : 3;  <span class="comment">/**&lt; Source of the SMEM write request:</span>
<a name="l02398"></a>02398 <span class="comment">                                                         0x0 = PNBD MHAB.</span>
<a name="l02399"></a>02399 <span class="comment">                                                         0x4 = cnMIPS request. */</span>
<a name="l02400"></a>02400     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a2dec965b8ff9dd65dc79b9c8aaf08af2">smemwr_dbe_ctx</a>               : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#else</span>
<a name="l02402"></a><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a2dec965b8ff9dd65dc79b9c8aaf08af2">02402</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a2dec965b8ff9dd65dc79b9c8aaf08af2">smemwr_dbe_ctx</a>               : 16;
<a name="l02403"></a><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a4a5016d6dbd5bd5d1f9415cf7e59049a">02403</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a4a5016d6dbd5bd5d1f9415cf7e59049a">smemwr_dbe_src</a>               : 3;
<a name="l02404"></a><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a8e96509221a77f3f3a2d04f1171fa666">02404</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#a8e96509221a77f3f3a2d04f1171fa666">smemwr_pnb_dbe</a>               : 1;
<a name="l02405"></a><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#aa596fe33caf12b79a0fedf6cebd38d20">02405</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html#aa596fe33caf12b79a0fedf6cebd38d20">reserved_20_63</a>               : 44;
<a name="l02406"></a>02406 <span class="preprocessor">#endif</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html#af8aa90d0f199fba7063378808744cefa">s</a>;
<a name="l02408"></a><a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html#add03587ae1392c80765381339d257f2c">02408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemwr__dbe__info_1_1cvmx__pnbx__smemwr__dbe__info__s.html">cvmx_pnbx_smemwr_dbe_info_s</a>    <a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html#add03587ae1392c80765381339d257f2c">cnf75xx</a>;
<a name="l02409"></a>02409 };
<a name="l02410"></a><a class="code" href="cvmx-pnbx-defs_8h.html#afcaa814745b54ed1650092004837bc02">02410</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html" title="cvmx_pnb::_smemwr_dbe_info">cvmx_pnbx_smemwr_dbe_info</a> <a class="code" href="unioncvmx__pnbx__smemwr__dbe__info.html" title="cvmx_pnb::_smemwr_dbe_info">cvmx_pnbx_smemwr_dbe_info_t</a>;
<a name="l02411"></a>02411 <span class="comment"></span>
<a name="l02412"></a>02412 <span class="comment">/**</span>
<a name="l02413"></a>02413 <span class="comment"> * cvmx_pnb#_smemwr_sbe_info</span>
<a name="l02414"></a>02414 <span class="comment"> *</span>
<a name="l02415"></a>02415 <span class="comment"> * This register contains details of the source of an ECC SBE during an SMEM</span>
<a name="l02416"></a>02416 <span class="comment"> * write request.</span>
<a name="l02417"></a>02417 <span class="comment"> */</span>
<a name="l02418"></a><a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html">02418</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html" title="cvmx_pnb::_smemwr_sbe_info">cvmx_pnbx_smemwr_sbe_info</a> {
<a name="l02419"></a><a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html#ac734d7a50b71a41eec64dee094eed948">02419</a>     uint64_t <a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html#ac734d7a50b71a41eec64dee094eed948">u64</a>;
<a name="l02420"></a><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html">02420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html">cvmx_pnbx_smemwr_sbe_info_s</a> {
<a name="l02421"></a>02421 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02422"></a>02422 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#abb70e8c32dd34e98fc18708f10c2f442">reserved_20_63</a>               : 44;
<a name="l02423"></a>02423     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af60b33cf4e6075817df0b795ae7bc4b4">smemwr_pnb_sbe</a>               : 1;  <span class="comment">/**&lt; DBE occured in SMEM RAM. */</span>
<a name="l02424"></a>02424     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af4c582fb1a07018d71a080ef4d3207d4">smemwr_sbe_src</a>               : 3;  <span class="comment">/**&lt; Source of the SMEM write request:</span>
<a name="l02425"></a>02425 <span class="comment">                                                         0x0 = PNBD MHAB.</span>
<a name="l02426"></a>02426 <span class="comment">                                                         0x4 = cnMIPS request. */</span>
<a name="l02427"></a>02427     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#a9e9c98eb38bbdd1e998667e94f98fb81">smemwr_sbe_ctx</a>               : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l02428"></a>02428 <span class="preprocessor">#else</span>
<a name="l02429"></a><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#a9e9c98eb38bbdd1e998667e94f98fb81">02429</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#a9e9c98eb38bbdd1e998667e94f98fb81">smemwr_sbe_ctx</a>               : 16;
<a name="l02430"></a><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af4c582fb1a07018d71a080ef4d3207d4">02430</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af4c582fb1a07018d71a080ef4d3207d4">smemwr_sbe_src</a>               : 3;
<a name="l02431"></a><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af60b33cf4e6075817df0b795ae7bc4b4">02431</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#af60b33cf4e6075817df0b795ae7bc4b4">smemwr_pnb_sbe</a>               : 1;
<a name="l02432"></a><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#abb70e8c32dd34e98fc18708f10c2f442">02432</a>     uint64_t <a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html#abb70e8c32dd34e98fc18708f10c2f442">reserved_20_63</a>               : 44;
<a name="l02433"></a>02433 <span class="preprocessor">#endif</span>
<a name="l02434"></a>02434 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html#afc61f1ca7ef42be787d2888844a3d2b9">s</a>;
<a name="l02435"></a><a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html#a94796743c93c7db25f865baa8f570113">02435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pnbx__smemwr__sbe__info_1_1cvmx__pnbx__smemwr__sbe__info__s.html">cvmx_pnbx_smemwr_sbe_info_s</a>    <a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html#a94796743c93c7db25f865baa8f570113">cnf75xx</a>;
<a name="l02436"></a>02436 };
<a name="l02437"></a><a class="code" href="cvmx-pnbx-defs_8h.html#ae5326ecd456599469574aee596e82e9d">02437</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html" title="cvmx_pnb::_smemwr_sbe_info">cvmx_pnbx_smemwr_sbe_info</a> <a class="code" href="unioncvmx__pnbx__smemwr__sbe__info.html" title="cvmx_pnb::_smemwr_sbe_info">cvmx_pnbx_smemwr_sbe_info_t</a>;
<a name="l02438"></a>02438 
<a name="l02439"></a>02439 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
