****************************************
Report : qor
Design : i2c_master_top
Version: V-2023.12
Date   : Fri May 10 16:46:41 2024
****************************************


Scenario           'default'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              1.29
Critical Path Slack:               3.36
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.15
Total Hold Violation:            -11.20
No. of Hold Violations:             150
----------------------------------------

Scenario           'default'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              1.70
Critical Path Slack:               2.96
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.20
Critical Path Slack:               3.41
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            163
Leaf Cell Count:                    551
Buf/Inv Cell Count:                  58
Buf Cell Count:                       4
Inv Cell Count:                      54
Combinational Cell Count:           398
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             3691.01
Noncombinational Area:          4863.28
Buf/Inv Area:                    357.58
Total Buffer Area:                58.98
Total Inverter Area:             298.60
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    7688.55
Net YLength:                    7981.78
----------------------------------------
Cell Area (netlist):                           8554.29
Cell Area (netlist and physical only):         8554.29
Net Length:                    15670.32


Design Rules
----------------------------------------
Total Number of Nets:               623
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
