# fpga-pipeline-sorting
Finish a sorting task on 5-stage pipeline on fpga. The main frequency is 76.92MHz.

## task
1. Design a 5-stage pipeline MIPS processor.
2. Select any sorting algorithm and write assembly language to sort 100 32-bit unsigned random numbers.
3. Display the hexadecimal number of clock cycles C required to complete the sorting operation through the seven-segment digital tube.
