# Cadence Genus(TM) Synthesis Solution, Version 23.10-p004_1, built Feb  1 2024 13:43:46

# Date: Thu Feb 12 11:14:50 2026
# Host: vku-truongsa (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*24cpus*6physical cpus*Intel(R) Xeon(R) CPU E5-2667 v2 @ 3.30GHz 25600KB)
# OS:   CentOS Linux release 7.9.2009 (Core)

source ./scripts/synthesis.tcl
elaborate $DESIGN
set_dont_touch [get_cells -hier "*pad*"]
set_dont_touch [get_cells -hier "*corner*"]
time_info Elaboration
change_names -verilog -log_change ${_LOG_PATH}/change_names.log
check_design -unresolved
read_sdc ./rtl/top.sdc
report timing -lint
set_attribute ungroup_ok false [find / -subdesign addersubtractor ]
set_attribute boundary_opto false [find / -subdesign addersubtractor ]
set_attribute syn_generic_effort $GEN_EFF
syn_generic -physical
syn_generic
syn_map -physical
syn_map
source ./scripts/synthesis.tcl
exit
