#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 15 12:13:36 2024
# Process ID: 1684854
# Current directory: /home/joc460/gitclones/3700/midterm
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/joc460/gitclones/3700/midterm/vivado.log
# Journal file: /home/joc460/gitclones/3700/midterm/vivado.jou
#-----------------------------------------------------------
source build.tcl
# read_verilog [ glob src/*.v ]
# read_xdc midterm.xdc
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1684962
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.922 ; gain = 0.000 ; free physical = 45263 ; free virtual = 83778
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/joc460/gitclones/3700/midterm/src/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/joc460/gitclones/3700/midterm/src/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'tcounter' [/home/joc460/gitclones/3700/midterm/src/tcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tcounter' (1#1) [/home/joc460/gitclones/3700/midterm/src/tcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/joc460/gitclones/3700/midterm/src/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'keypad' [/home/joc460/gitclones/3700/midterm/src/keypad.v:2]
	Parameter N bound to: 300000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/joc460/gitclones/3700/midterm/src/clock_divider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [/home/joc460/gitclones/3700/midterm/src/clock_divider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'keypad' (4#1) [/home/joc460/gitclones/3700/midterm/src/keypad.v:2]
INFO: [Synth 8-6157] synthesizing module 'pwm_audio' [/home/joc460/gitclones/3700/midterm/src/pwm_audio.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm_audio' (5#1) [/home/joc460/gitclones/3700/midterm/src/pwm_audio.v:3]
INFO: [Synth 8-6157] synthesizing module 'dim_leds' [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:3]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/joc460/gitclones/3700/midterm/src/pmw.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (6#1) [/home/joc460/gitclones/3700/midterm/src/pmw.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dim_leds' (7#1) [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'LED' does not match port width (16) of module 'dim_leds' [/home/joc460/gitclones/3700/midterm/src/top.v:77]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/joc460/gitclones/3700/midterm/src/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.922 ; gain = 0.000 ; free physical = 44963 ; free virtual = 83478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.922 ; gain = 0.000 ; free physical = 45747 ; free virtual = 84263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.922 ; gain = 0.000 ; free physical = 45747 ; free virtual = 84263
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.922 ; gain = 0.000 ; free physical = 45729 ; free virtual = 84244
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
Finished Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joc460/gitclones/3700/midterm/midterm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.891 ; gain = 0.000 ; free physical = 45615 ; free virtual = 84131
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.891 ; gain = 0.000 ; free physical = 45615 ; free virtual = 84131
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45767 ; free virtual = 84283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45768 ; free virtual = 84283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45768 ; free virtual = 84283
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keypad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                   PRESS |                               01 |                               01
                 RELEASE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keypad'
WARNING: [Synth 8-327] inferring latch for variable 'onled_reg' [/home/joc460/gitclones/3700/midterm/src/top.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45759 ; free virtual = 84275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  18 Input   10 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45743 ; free virtual = 84263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45628 ; free virtual = 84148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45619 ; free virtual = 84139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45615 ; free virtual = 84135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    13|
|4     |LUT2   |    52|
|5     |LUT3   |    10|
|6     |LUT4   |    38|
|7     |LUT5   |    48|
|8     |LUT6   |    36|
|9     |FDCE   |    70|
|10    |FDPE   |     3|
|11    |FDRE   |    37|
|12    |LD     |     1|
|13    |IBUF   |    14|
|14    |OBUF   |     3|
|15    |OBUFT  |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45616 ; free virtual = 84136
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.891 ; gain = 0.000 ; free physical = 45666 ; free virtual = 84186
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.891 ; gain = 63.969 ; free physical = 45666 ; free virtual = 84186
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.891 ; gain = 0.000 ; free physical = 45763 ; free virtual = 84284
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
Finished Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.891 ; gain = 0.000 ; free physical = 45700 ; free virtual = 84221
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 84eaf34e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2710.891 ; gain = 64.031 ; free physical = 45758 ; free virtual = 84278
# write_verilog -force post_synth.v
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2774.922 ; gain = 64.031 ; free physical = 45748 ; free virtual = 84268

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11362998e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.734 ; gain = 122.812 ; free physical = 45418 ; free virtual = 83938

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16957048b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16957048b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a743359

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a743359

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10a743359

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10a743359

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823
Ending Logic Optimization Task | Checksum: 122cedf5b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45302 ; free virtual = 83823

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122cedf5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45442 ; free virtual = 83962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122cedf5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45442 ; free virtual = 83962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45442 ; free virtual = 83962
Ending Netlist Obfuscation Task | Checksum: 122cedf5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.703 ; gain = 0.000 ; free physical = 45442 ; free virtual = 83962
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45382 ; free virtual = 83902
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11dd1a24f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45382 ; free virtual = 83902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45382 ; free virtual = 83902

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13fe278b0

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45413 ; free virtual = 83933

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2b96fce

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45431 ; free virtual = 83951

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2b96fce

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45431 ; free virtual = 83951
Phase 1 Placer Initialization | Checksum: 1b2b96fce

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3118.762 ; gain = 0.000 ; free physical = 45431 ; free virtual = 83951

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158f25337

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3126.766 ; gain = 8.004 ; free physical = 45419 ; free virtual = 83939

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 235e5e295

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3126.766 ; gain = 8.004 ; free physical = 45438 ; free virtual = 83958

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 235e5e295

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3126.766 ; gain = 8.004 ; free physical = 45438 ; free virtual = 83958

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45429 ; free virtual = 83950

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: fe0549c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45430 ; free virtual = 83950
Phase 2.4 Global Placement Core | Checksum: 150c08701

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45430 ; free virtual = 83950
Phase 2 Global Placement | Checksum: 150c08701

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45430 ; free virtual = 83950

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1999f70de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45430 ; free virtual = 83950

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d79e920d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45429 ; free virtual = 83950

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f90d932

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45429 ; free virtual = 83950

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15fc794cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45429 ; free virtual = 83950

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1080ea9bc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83948

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17d448d4b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83948

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e1ec7f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83948
Phase 3 Detail Placement | Checksum: 16e1ec7f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 182ab1099

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.891 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ee66ee15

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45427 ; free virtual = 83947
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14f5569b8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45427 ; free virtual = 83947
Phase 4.1.1.1 BUFG Insertion | Checksum: 182ab1099

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.891. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 225b318dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947
Phase 4.1 Post Commit Optimization | Checksum: 225b318dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 225b318dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 225b318dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947
Phase 4.3 Placer Reporting | Checksum: 225b318dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45427 ; free virtual = 83947

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25d3a371d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947
Ending Placer Task | Checksum: 181df4aec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.773 ; gain = 24.012 ; free physical = 45427 ; free virtual = 83947
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 99415f90 ConstDB: 0 ShapeSum: e89deb5c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15d642459

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45287 ; free virtual = 83807
Post Restoration Checksum: NetGraph: ccfd079c NumContArr: 90671cbd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15d642459

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45288 ; free virtual = 83808

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15d642459

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45256 ; free virtual = 83776

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15d642459

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45256 ; free virtual = 83776
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c6febb31

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45243 ; free virtual = 83764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.926  | TNS=0.000  | WHS=-0.079 | THS=-0.889 |

Phase 2 Router Initialization | Checksum: 85fbf40f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45243 ; free virtual = 83763

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000318903 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 252
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 250
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 85fbf40f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45243 ; free virtual = 83763
Phase 3 Initial Routing | Checksum: 102c15e5a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45244 ; free virtual = 83764

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dbd8ea05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766
Phase 4 Rip-up And Reroute | Checksum: 1dbd8ea05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13cc659dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.900  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13cc659dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13cc659dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766
Phase 5 Delay and Skew Optimization | Checksum: 13cc659dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21e44ba10

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.900  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18c14611b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766
Phase 6 Post Hold Fix | Checksum: 18c14611b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.183848 %
  Global Horizontal Routing Utilization  = 0.0498438 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d729b6fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83766

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d729b6fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83765

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222872009

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83765

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.900  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 222872009

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45245 ; free virtual = 83765
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45282 ; free virtual = 83802

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.773 ; gain = 0.000 ; free physical = 45282 ; free virtual = 83802
# report_timing_summary -file post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file post_route_utilization.rpt
# write_bitstream -force midterm.bit
Command: write_bitstream -force midterm.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./midterm.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3438.645 ; gain = 295.871 ; free physical = 45232 ; free virtual = 83752
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 12:14:54 2024...
