

================================================================
== Vitis HLS Report for 'EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Tue May 20 14:34:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         3|          1|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 0, i6 %i" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 7 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i249"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_289 = load i6 %i" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 9 'load' 'i_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i_289, i6 63" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 10 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %i_289, i6 1" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 11 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.i249.split, void %fp2_encode.31.exit.exitStub" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 12 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_289, i32 3, i32 5" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 13 'partselect' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %lshr_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 14 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 15 'getelementptr' 't_i_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 16 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln42" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 17 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %zext_ln" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 18 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_i_addr_1 = getelementptr i64 %t_i, i32 0, i32 %zext_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 19 'getelementptr' 't_i_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%t_i_load_1 = load i4 %t_i_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 20 'load' 't_i_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %add_ln40, i6 %i" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 21 'store' 'store_ln36' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 22 'load' 't_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load_1 = load i4 %t_i_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 23 'load' 't_i_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %i_289" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 24 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 25 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 27 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i6 %i_289, i6 3" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 28 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %shl_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 29 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (4.59ns)   --->   "%lshr_ln42_1 = lshr i64 %t_i_load, i64 %zext_ln42_1" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 30 'lshr' 'lshr_ln42_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %lshr_ln42_1" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 31 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %i_289" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 32 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%SharedSecretA_addr = getelementptr i8 %SharedSecretA, i32 0, i32 %zext_ln42_2" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 33 'getelementptr' 'SharedSecretA_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln42 = store i8 %trunc_ln42, i7 %SharedSecretA_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 34 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_3 : Operation 35 [1/1] (4.59ns)   --->   "%lshr_ln43 = lshr i64 %t_i_load_1, i64 %zext_ln42_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 35 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 36 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %zext_ln40, i7 63" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 37 'add' 'add_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i7 %add_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 38 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%SharedSecretA_addr_1 = getelementptr i8 %SharedSecretA, i32 0, i32 %zext_ln43_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 39 'getelementptr' 'SharedSecretA_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln43 = store i8 %trunc_ln43, i7 %SharedSecretA_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 40 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i249" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 41 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', src/sidh.c:36->src/sidh.c:277) of constant 0 on local variable 'i', src/sidh.c:36->src/sidh.c:277 [4]  (1.588 ns)
	'load' operation 6 bit ('i', src/sidh.c:42->src/sidh.c:277) on local variable 'i', src/sidh.c:36->src/sidh.c:277 [7]  (0.000 ns)
	'add' operation 6 bit ('add_ln40', src/sidh.c:40->src/sidh.c:277) [9]  (1.825 ns)
	'store' operation 0 bit ('store_ln36', src/sidh.c:36->src/sidh.c:277) of variable 'add_ln40', src/sidh.c:40->src/sidh.c:277 on local variable 'i', src/sidh.c:36->src/sidh.c:277 [37]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('t_i_load', src/sidh.c:42->src/sidh.c:277) on array 't_i' [19]  (3.254 ns)

 <State 3>: 6.917ns
The critical path consists of the following:
	'shl' operation 6 bit ('shl_ln42', src/sidh.c:42->src/sidh.c:277) [20]  (0.000 ns)
	'lshr' operation 64 bit ('lshr_ln42_1', src/sidh.c:42->src/sidh.c:277) [22]  (4.595 ns)
	'store' operation 0 bit ('store_ln42', src/sidh.c:42->src/sidh.c:277) of variable 'trunc_ln42', src/sidh.c:42->src/sidh.c:277 on array 'SharedSecretA' [26]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
