<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: scs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('scs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">scs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="scs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (C) 2011 Gareth McMullin &lt;gareth@blacksphere.co.nz&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Copyright (C) 2012 Benjamin Vernoux &lt;titanmkd@gmail.com&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef LIBOPENCM3_CM3_SCS_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define LIBOPENCM3_CM3_SCS_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"></span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/**</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * @defgroup cm_scs Cortex-M System Control Space</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * @ingroup CM3_defines</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * The System Control Space (SCS) is a memory-mapped 4KB address space that</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * provides 32-bit registers for configuration, status reporting and control.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * The SCS registers divide into the following groups:</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * - system control and identification</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * - the CPUID processor identification space</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * - system configuration and status</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * - fault reporting</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * - a system timer, SysTick</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * - a Nested Vectored Interrupt Controller (NVIC)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * - a Protected Memory System Architecture (PMSA)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * - system debug.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> *</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * Most portions of the SCS are covered by their own header files, eg</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * systick.h, dwt.h, scb.h, itm.h, fpb.h</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * @{</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"></span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/** @defgroup cm_scs_registers SCS Registers</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * @ingroup cm_scs</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * @{</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"></span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/**</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * Debug Halting Control and Status Register (DHCSR).</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * Purpose Controls halting debug.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * Usage constraints: The effect of modifying the C_STEP or C_MASKINTS bit when</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * the system is running with halting debug enabled is UNPREDICTABLE.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * Halting debug is enabled when C_DEBUGEN is set to 1. The system is running</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * when S_HALT is set to 0.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * - When C_DEBUGEN is set to 0, the processor ignores the values of all other</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *   bits in this register.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * - For more information about the use of DHCSR see Debug stepping on page</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> *   C1-824.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * Configurations Always implemented.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__cm__scs__registers.html#gad9ef5c6cd565da7e0e88397e4ca683ee">   63</a></span><span class="preprocessor">#define SCS_DHCSR               MMIO32(SCS_BASE + 0xDF0)</span><span class="comment"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/**</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * Debug Core Register Selector Register (DCRSR).</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * Purpose With the DCRDR, the DCRSR provides debug access to the ARM core</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * registers, special-purpose registers, and Floating-point extension</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * registers. A write to DCRSR specifies the register to transfer, whether the</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * transfer is a read or a write, and starts the transfer.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * Usage constraints: Only accessible in Debug state.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * Configurations Always implemented.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__cm__scs__registers.html#gac47b98497dac8466bda7b72d700c21f1">   75</a></span><span class="preprocessor">#define SCS_DCRSR               MMIO32(SCS_BASE + 0xDF4)</span><span class="comment"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/**</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * Debug Core Register Data Register (DCRDR)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * Purpose With the DCRSR, see Debug Core Register Selector Register, the DCRDR</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * provides debug access to the ARM core registers, special-purpose registers,</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * and Floating-point extension registers. The DCRDR is the data register for</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * these accesses.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * - Used on its own, the DCRDR provides a message passing resource between an</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> *   external debugger and a debug agent running on the processor.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * The architecture does not define any handshaking mechanism for this use of</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * DCRDR.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * Usage constraints: See Use of DCRSR and DCRDR for constraints that apply to</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * particular transfers using the DCRSR and DCRDR.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * Configurations Always implemented.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__cm__scs__registers.html#ga9b626cc8621d525d1d494b62ad5230bf">   93</a></span><span class="preprocessor">#define SCS_DCRDR               MMIO32(SCS_BASE + 0xDF8)</span><span class="comment"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/**</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Debug Exception and Monitor Control Register (DEMCR).</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> *</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * Purpose Manages vector catch behavior and DebugMonitor handling when</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * debugging.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * Usage constraints:</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * - Bits [23:16] provide DebugMonitor exception control.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * - Bits [15:0] provide Debug state, halting debug, control.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * Configurations Always implemented.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__cm__scs__registers.html#ga558b8e7f0f8a8d4c2e421a7a44c9c662">  105</a></span><span class="preprocessor">#define SCS_DEMCR               MMIO32(SCS_BASE + 0xDFC)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"></span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Debug Halting Control and Status Register (DHCSR) */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga2a087621292aa48b1649e0a3e201647b">  110</a></span><span class="preprocessor">#define SCS_DHCSR_DBGKEY        0xA05F0000</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga67c8fb7221a677d42ffcab42d8553ee4">  111</a></span><span class="preprocessor">#define SCS_DHCSR_C_DEBUGEN     0x00000001</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga83d13fee7b36c3bef763d0fa836d23cb">  112</a></span><span class="preprocessor">#define SCS_DHCSR_C_HALT        0x00000002</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gad063965f1a5b68a3454f978912ae4b9b">  113</a></span><span class="preprocessor">#define SCS_DHCSR_C_STEP        0x00000004</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga7cdb38ce122b3397dec5fa39038e868d">  114</a></span><span class="preprocessor">#define SCS_DHCSR_C_MASKINTS    0x00000008</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga1b68f42db3f1b18972e4a081d6f6e6a7">  115</a></span><span class="preprocessor">#define SCS_DHCSR_C_SNAPSTALL   0x00000020</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gadd8b7454b446e1dd705ddd6bfbd23216">  116</a></span><span class="preprocessor">#define SCS_DHCSR_S_REGRDY      0x00010000</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga21b476c02fbf5303f24e381b19fe8561">  117</a></span><span class="preprocessor">#define SCS_DHCSR_S_HALT        0x00020000</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga4ef92af060ec1fc6f2d6f3c730300171">  118</a></span><span class="preprocessor">#define SCS_DHCSR_S_SLEEP       0x00040000</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga3f0ee88e7c62c32d6e01c32b56452953">  119</a></span><span class="preprocessor">#define SCS_DHCSR_S_LOCKUP      0x00080000</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga782b0e6536158702884e1de3aa1d7347">  120</a></span><span class="preprocessor">#define SCS_DHCSR_S_RETIRE_ST   0x01000000</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga6e32bd6c73772ef68d60c96af6cb7f81">  121</a></span><span class="preprocessor">#define SCS_DHCSR_S_RESET_ST    0x02000000</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Debug Core Register Selector Register (DCRSR) */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga10b8ba4f87e488d691d05eece0c87301">  124</a></span><span class="preprocessor">#define SCS_DCRSR_REGSEL_MASK   0x0000001F</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga13c0bff2d17e7fd1c378edbe414cc113">  125</a></span><span class="preprocessor">#define SCS_DCRSR_REGSEL_XPSR   0x00000010</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gab4173a89891f145f94f2af55f3f4b27d">  126</a></span><span class="preprocessor">#define SCS_DCRSR_REGSEL_MSP    0x00000011</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga779da8ffbf9416747e0c3c51c55e4733">  127</a></span><span class="preprocessor">#define SCS_DCRSR_REGSEL_PSP    0x00000012</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* Debug Exception and Monitor Control Register (DEMCR) */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* Bits 31:25 - Reserved */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gafdadd5f1ddd4f2c7dfd77c850d39e5f1">  131</a></span><span class="preprocessor">#define SCS_DEMCR_TRCENA        (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Bits 23:20 - Reserved */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga96effe83b4129231374c5133767ae6b0">  133</a></span><span class="preprocessor">#define SCS_DEMCR_MON_REQ       (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga528f32a82c1e89649febb0f24f35bf8e">  134</a></span><span class="preprocessor">#define SCS_DEMCR_MON_STEP      (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gac596479b9d7d77e35eeaa815c141b26f">  135</a></span><span class="preprocessor">#define SCS_DEMCR_VC_MON_PEND   (1 &lt;&lt; 17)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga12e6700779d8b3eeea475e7182a5d2db">  136</a></span><span class="preprocessor">#define SCS_DEMCR_VC_MON_EN     (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Bits 15:11 - Reserved */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga773101ff25ee0c03eb0c17a6bc2099f5">  138</a></span><span class="preprocessor">#define SCS_DEMCR_VC_HARDERR    (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga8472cbcbb918035963cd959be26ba74c">  139</a></span><span class="preprocessor">#define SCS_DEMCR_VC_INTERR     (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga051e1c6a2d7896ee7d1a63e70fb86f89">  140</a></span><span class="preprocessor">#define SCS_DEMCR_VC_BUSERR     (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga24c74f6c14add79e6aed09d20b6d8464">  141</a></span><span class="preprocessor">#define SCS_DEMCR_VC_STATERR    (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga814d1ca673c011edc3d0b8a28cc8e259">  142</a></span><span class="preprocessor">#define SCS_DEMCR_VC_CHKERR     (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gabf0f526e9cf772a548a1c5de956c8b1c">  143</a></span><span class="preprocessor">#define SCS_DEMCR_VC_NOCPERR    (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gabd8a1631f8d700ec5ce7c157eb8aae6f">  144</a></span><span class="preprocessor">#define SCS_DEMCR_VC_MMERR      (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* Bits 3:1 - Reserved */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gaf25da776d8974dc3538169a7dce8899b">  146</a></span><span class="preprocessor">#define SCS_DEMCR_VC_CORERESET  (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* CoreSight Lock Status Register for this peripheral */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__cm__scs.html#ga20662a57eb5361e053db9dc019eef7c0">  149</a></span><span class="preprocessor">#define SCS_DWT_LSR             MMIO32(SCS_DWT_BASE + 0xFB4)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* CoreSight Lock Access Register for this peripheral */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__cm__scs.html#gaa77e0ad0914bb7429d83b76306065e78">  151</a></span><span class="preprocessor">#define SCS_DWT_LAR             MMIO32(SCS_DWT_BASE + 0xFB0)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_c1f08e1c44f500f61e3f27f77eae0565.html">cm3</a></li><li class="navelem"><a class="el" href="scs_8h.html">scs.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:58 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
