Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:39:11 -0000
Received: from icoremail.net (unknown [209.85.215.174])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnXycd+_NbR5LfAQ--.40423S3;
	Tue, 20 Nov 2018 20:16:30 +0800 (CST)
Received: from mail-pg1-f174.google.com (unknown [209.85.215.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnjEgc+_NbFRNeAA--.384S3;
	Tue, 20 Nov 2018 20:16:28 +0800 (CST)
Received: by mail-pg1-f174.google.com with SMTP id 80so835741pge.4
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 04:16:28 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:subject:cc:in-reply-to:references:message-id
         :mime-version:content-transfer-encoding:sender:precedence:list-id;
        bh=eXOwpJG20qDN538F5SVb6A6w3i3qj9/i3ateaT3hNHI=;
        b=F1wLTxnaHF+d5E1EP+XI7GkFaxjQ6q4Haba3aq6QgmLZsk8JtSYUJEBFh22/8kpO1v
         IYWTsxgARGrwVMRHvtHTiLZO4TxtUSEJKGB9tSQ0Pw0X6JurLw1t9KnbqNr+m5ai3ynV
         daMmHVFqPta3WTym1o+eYRTAmn0s0HTfE2fipKNvte5f5uJFkHBUVLFXE8jH3FFi4fVz
         BjyZG2+ye6JOB+TvL6/VUB8A5l9tomq5P5WUq20I7di1Fj+T2DNFZgh6u6In0AjT+4lG
         5nSpq4OX0YJAst9NL4O7aRHt8iLEgKP1DruilQPNmWlZQWCSeDf1DnXT9GgRBFRK4iz1
         NzwQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AA+aEWbQWxgmOyyVqzeWm2/2wsjZORrdnra6kVYVK0QSYm44RGJh9BWy
	ATtCEFrxbkxcnJHywmj21JIMD7X3Eh80sCQfvReI9VVQ2TnDq18=
X-Received: by 2002:a63:9402:: with SMTP id m2mr1627622pge.93.1542716187830;
        Tue, 20 Nov 2018 04:16:27 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp526567pju;
        Tue, 20 Nov 2018 04:16:26 -0800 (PST)
X-Google-Smtp-Source: AFSGD/Ui5ji71xQIG+OlKx+O+RloAmXFtCtAesMkyH2ksd3rZjnxnTSuTnoqcGRVbVrTjl5Rhf1R
X-Received: by 2002:a17:902:b217:: with SMTP id t23mr1871224plr.1.1542716186925;
        Tue, 20 Nov 2018 04:16:26 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542716186; cv=none;
        d=google.com; s=arc-20160816;
        b=RIKuE5Be7/S6HYnan2bdCRgB4d2bQiWtqKbYMihLm3v3V9q6s8eR0+nvspaQvm4dTT
         cXOKLV/p4b6WwYpsFS00PSWZTZnyM3DfiLQ5LV8clwsMiU5Fcmz9+gnJkyOvNRnYZFQs
         LibvOvOXUjG7MtNEbPTn/SCSLfzqn8k+9bIw0emH4rED885csQx0+QK8mw8KjzZ3vrhr
         BOa9N1kEl5BiNONFGICVyy6t7/Wrr+GEpJD4+aXB+fV/iRN3RAkY16J6bPdAIo2rB9sn
         UFMPLkRSWKRNPcIUfij+PlGcd8LBGn+hgo+R157A07X6LbZWGCzOl4jpbs3MAqzJ/VUJ
         vYCQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :message-id:references:in-reply-to:cc:subject:to:from:date;
        bh=eXOwpJG20qDN538F5SVb6A6w3i3qj9/i3ateaT3hNHI=;
        b=xBoLP/I4x/OQ2tIoEPXM1NiiW66JkTHwEyY2DbtiBhcvW1pOtTXXl/+4pE60eAPcdx
         zjL5t9ccKZJPdBQzPEBUJsnmfT37TwwEGYTB6CMsX7EzJGafZ1cF1cAj4W1Mlct18ERg
         yRqgRdWX8S/FBYkqQ9r5Q5FBOS7Cc+M+0nmAfW7C0mE3TUJzR2aaDZ/2l5o8mhMXcpfJ
         ZNYv52AE0EC8h5fSbtAWhEkvOrLEpU2x5uBUwbXYvPPwDKsubJRY+VyW/UVgxgWHk1Ni
         5mt0qcsTJpKE3oRzBU1+yshTQ2l/2kUURJ4Mcv8CLFZnovLu7q3kl7YcaD/5WiMXhuu8
         Bnxg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id w2si4535634pgp.546.2018.11.20.04.16.12;
        Tue, 20 Nov 2018 04:16:26 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729510AbeKTWoq (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 17:44:46 -0500
Received: from mx.socionext.com ([202.248.49.38]:5786 "EHLO mx.socionext.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728884AbeKTWoq (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 17:44:46 -0500
Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54])
  by mx.socionext.com with ESMTP; 20 Nov 2018 21:15:54 +0900
Received: from mail.mfilter.local (m-filter-1 [10.213.24.61])
        by iyokan-ex.css.socionext.com (Postfix) with ESMTP id 7547960062;
        Tue, 20 Nov 2018 21:15:54 +0900 (JST)
Received: from 172.31.9.53 (172.31.9.53) by m-FILTER with ESMTP; Tue, 20 Nov 2018 21:15:54 +0900
Received: from yuzu.css.socionext.com (yuzu [172.31.8.45])
        by iyokan.css.socionext.com (Postfix) with ESMTP id 1594F40387;
        Tue, 20 Nov 2018 21:15:54 +0900 (JST)
Received: from [127.0.0.1] (unknown [10.213.132.48])
        by yuzu.css.socionext.com (Postfix) with ESMTP id D3803120455;
        Tue, 20 Nov 2018 21:15:53 +0900 (JST)
Date: Tue, 20 Nov 2018 21:15:53 +0900
From: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Subject: Re: [RESEND PATCH v3 1/2] dt-bindings: PCI: Add UniPhier PCIe host controller description
Cc: Bjorn Helgaas <bhelgaas@google.com>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Masahiro Yamada <yamada.masahiro@socionext.com>,
        <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>,
        Masami Hiramatsu <masami.hiramatsu@linaro.org>,
        Jassi Brar <jaswinder.singh@linaro.org>,
        Gustavo Pimentel <gustavo.pimentel@synopsys.com>
In-Reply-To: <20181119114028.GA30042@e107981-ln.cambridge.arm.com>
References: <1539667641-26024-2-git-send-email-hayashi.kunihiko@socionext.com> <20181119114028.GA30042@e107981-ln.cambridge.arm.com>
Message-Id: <20181120211553.3608.4A936039@socionext.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
Content-Transfer-Encoding: 7bit
X-Mailer: Becky! ver. 2.70 [ja]
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnjEgc+_NbFRNeAA--.384S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAFWxAr45Kw15KF1Utw4fXwb_yoWruFyfpF
	WUGFsxXF4ktF13Wayjqa48CF13Xrs5Ca45Cwn7u3yjya1a9Fy0qry7KFW5XFyrGrsrZ34U
	ZF4Y9w1IgwnrAaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW5JwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_GcCE3s1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUDEfO
	UUUUU

Hi Lorenzo,

On Mon, 19 Nov 2018 11:40:36 +0000 <lorenzo.pieralisi@arm.com> wrote:

> On Tue, Oct 16, 2018 at 02:27:20PM +0900, Kunihiko Hayashi wrote:
> > Add DT bindings for PCIe controller implemented in UniPhier SoCs when
> > configured in Root Complex (host) mode. This controller is based on
> > the DesignWare PCIe core.
> > 
> > Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
> > Reviewed-by: Rob Herring <robh@kernel.org>
> > ---
> >  .../devicetree/bindings/pci/uniphier-pcie.txt      | 81 ++++++++++++++++++++++
> >  1 file changed, 81 insertions(+)
> >  create mode 100644 Documentation/devicetree/bindings/pci/uniphier-pcie.txt
> > 
> > diff --git a/Documentation/devicetree/bindings/pci/uniphier-pcie.txt b/Documentation/devicetree/bindings/pci/uniphier-pcie.txt
> > new file mode 100644
> > index 0000000..46a2754
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/pci/uniphier-pcie.txt
> > @@ -0,0 +1,81 @@
> > +Socionext UniPhier PCIe host controller bindings
> > +
> > +This describes the devicetree bindings for PCIe host controller implemented
> > +on Socionext UniPhier SoCs.
> > +
> > +UniPhier PCIe host controller is based on the Synopsys DesignWare PCI core.
> > +It shares common functions with the PCIe DesignWare core driver and inherits
> > +common properties defined in
> > +Documentation/devicetree/bindings/pci/designware-pcie.txt.
> > +
> > +Required properties:
> > +- compatible: Should be "socionext,uniphier-pcie".
> > +- reg: Specifies offset and length of the register set for the device.
> > +	According to the reg-names, appropriate register sets are required.
> > +- reg-names: Must include the following entries:
> > +    "dbi"    - controller configuration registers
> > +    "link"   - SoC-specific glue layer registers
> > +    "config" - PCIe configuration space
> > +- clocks: A phandle to the clock gate for PCIe glue layer including
> > +	the host controller.
> > +- resets: A phandle to the reset line for PCIe glue layer including
> > +	the host controller.
> > +- interrupts: A list of interrupt specifiers. According to the
> > +	interrupt-names, appropriate interrupts are required.
> > +- interrupt-names: Must include the following entries:
> > +    "dma" - DMA interrupt
> > +    "msi" - MSI interrupt
> > +
> > +Optional properties:
> > +- phys: A phandle to generic PCIe PHY. According to the phy-names, appropriate
> > +	phys are required.
> > +- phy-names: Must be "pcie-phy".
> > +
> > +Required sub-node:
> > +- legacy-interrupt-controller: Specifies interrupt controller for legacy PCI
> > +	interrupts.
> > +
> > +Required properties for legacy-interrupt-controller:
> > +- interrupt-controller: identifies the node as an interrupt controller.
> > +- #interrupt-cells: specifies the number of cells needed to encode an
> > +	interrupt source. The value must be 1.
> > +- interrupt-parent: Phandle to the parent interrupt controller.
> > +- interrupts: An interrupt specifier for legacy interrupt.
> > +
> > +Example:
> > +
> > +	pcie: pcie@66000000 {
> > +		compatible = "socionext,uniphier-pcie", "snps,dw-pcie";
> > +		status = "disabled";
> > +		reg-names = "dbi", "link", "config";
> > +		reg = <0x66000000 0x1000>, <0x66010000 0x10000>,
> > +		      <0x2fff0000 0x10000>;
> > +		#address-cells = <3>;
> > +		#size-cells = <2>;
> > +		clocks = <&sys_clk 24>;
> > +		resets = <&sys_rst 24>;
> > +		num-lanes = <1>;
> > +		num-viewport = <1>;
> > +		bus-range = <0x0 0xff>;
> > +		device_type = "pci";
> > +		ranges =
> > +		/* downstream I/O */
> > +			<0x81000000 0 0x00000000  0x2ffe0000  0 0x00010000
> > +		/* non-prefetchable memory */
> > +			 0x82000000 0 0x00000000  0x20000000  0 0x0ffe0000>;
> > +		#interrupt-cells = <1>;
> > +		interrupt-names = "dma", "msi";
> > +		interrupts = <0 224 4>, <0 225 4>;
> > +		interrupt-map-mask = <0 0 0  7>;
> > +		interrupt-map = <0 0 0  1  &pcie_intc 1>,	/* INTA */
> > +				<0 0 0  2  &pcie_intc 2>,	/* INTB */
> > +				<0 0 0  3  &pcie_intc 3>,	/* INTC */
> > +				<0 0 0  4  &pcie_intc 4>;	/* INTD */
> 
> This is not correct and we must fix this concept for all DWC based host
> bridges bindings. We are mapping INTX to inputs [0,1,2,3] of the host
> bridge interrupt controllers and the binding should reflect that.
> 
> This should be the correct mapping:
> 
> 		interrupt-map = <0 0 0  1  &pcie_intc 0>,	/* INTA */
> 				<0 0 0  2  &pcie_intc 1>,	/* INTB */
> 				<0 0 0  3  &pcie_intc 2>,	/* INTC */
> 				<0 0 0  4  &pcie_intc 3>;	/* INTD */

I see. Although this numbering has been affected by pci_irqd_intx_xlate(),
I understand it's wrong for DWC based host.
I'll fix the numbering next.

Thank you,

---
Best Regards,
Kunihiko Hayashi

