#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f54e7185d0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x55f54e72cc50_0 .var "clk", 0 0;
v0x55f54e72cd10_0 .net "clk_0", 0 0, L_0x55f54e72d090;  1 drivers
v0x55f54e72cdb0_0 .net "clk_180", 0 0, L_0x55f54e72d3e0;  1 drivers
v0x55f54e72ce50_0 .net "clk_270", 0 0, L_0x55f54e72d4f0;  1 drivers
v0x55f54e72cf20_0 .net "clk_90", 0 0, L_0x55f54e704dc0;  1 drivers
v0x55f54e72cfc0_0 .var "rst", 0 0;
S_0x55f54e718760 .scope module, "test" "clk_phasing" 2 9, 3 3 0, S_0x55f54e7185d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_0";
    .port_info 1 /OUTPUT 1 "clk_90";
    .port_info 2 /OUTPUT 1 "clk_180";
    .port_info 3 /OUTPUT 1 "clk_270";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
L_0x55f54e704dc0 .functor XOR 1, L_0x55f54e72d180, v0x55f54e72ca10_0, C4<0>, C4<0>;
L_0x55f54e72d3e0 .functor NOT 1, L_0x55f54e72d340, C4<0>, C4<0>, C4<0>;
L_0x55f54e72d4f0 .functor NOT 1, L_0x55f54e704dc0, C4<0>, C4<0>, C4<0>;
v0x55f54e704ed0_0 .net *"_ivl_3", 0 0, L_0x55f54e72d180;  1 drivers
v0x55f54e704f70_0 .net *"_ivl_7", 0 0, L_0x55f54e72d340;  1 drivers
v0x55f54e72c540_0 .net "clk", 0 0, v0x55f54e72cc50_0;  1 drivers
v0x55f54e72c5e0_0 .net "clk_0", 0 0, L_0x55f54e72d090;  alias, 1 drivers
v0x55f54e72c6a0_0 .net "clk_180", 0 0, L_0x55f54e72d3e0;  alias, 1 drivers
v0x55f54e72c7b0_0 .net "clk_270", 0 0, L_0x55f54e72d4f0;  alias, 1 drivers
v0x55f54e72c870_0 .net "clk_90", 0 0, L_0x55f54e704dc0;  alias, 1 drivers
v0x55f54e72c930_0 .var "count", 1 0;
v0x55f54e72ca10_0 .var "div", 0 0;
v0x55f54e72cad0_0 .net "rst", 0 0, v0x55f54e72cfc0_0;  1 drivers
E_0x55f54e7161f0 .event posedge, v0x55f54e72cad0_0, v0x55f54e72c540_0;
L_0x55f54e72d090 .part v0x55f54e72c930_0, 1, 1;
L_0x55f54e72d180 .part v0x55f54e72c930_0, 1, 1;
L_0x55f54e72d340 .part v0x55f54e72c930_0, 1, 1;
    .scope S_0x55f54e718760;
T_0 ;
    %wait E_0x55f54e7161f0;
    %load/vec4 v0x55f54e72cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f54e72c930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f54e72c930_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x55f54e72c930_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f54e72c930_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f54e718760;
T_1 ;
    %wait E_0x55f54e7161f0;
    %load/vec4 v0x55f54e72cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f54e72ca10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f54e72ca10_0;
    %inv;
    %assign/vec4 v0x55f54e72ca10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f54e7185d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f54e72cc50_0, 0, 1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v0x55f54e72cc50_0;
    %inv;
    %store/vec4 v0x55f54e72cc50_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55f54e7185d0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f54e72cfc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f54e72cfc0_0, 0, 1;
    %vpi_call 2 20 "$dumpfile", "res.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "clk_phasing.v";
