// Seed: 2624462051
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  integer id_4 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_2)
  );
  assign module_1.type_2 = 0;
endmodule
module module_1;
  wire id_1 = !id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    output tri id_5,
    input uwire id_6,
    input supply0 id_7
);
  assign id_4 = 1;
endmodule
module module_3 (
    output supply0 id_0,
    input tri1 id_1,
    input tri0 id_2
);
  final $display(1'h0);
  not primCall (id_0, id_1);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
