Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 13:21:51 2023
| Host         : JOHNNY-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce_inst/O0_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.431ns (47.452%)  route 4.907ns (52.548%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.624     2.142    sevenSeg/s[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.152     2.294 r  sevenSeg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.283     5.577    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.339 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.339    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 4.396ns (48.894%)  route 4.594ns (51.106%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.988     1.506    sevenSeg/s[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.152     1.658 r  sevenSeg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.606     5.264    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     8.990 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.990    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.424ns (51.592%)  route 4.151ns (48.408%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.631     2.149    sevenSeg/s[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.152     2.301 r  sevenSeg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.520     4.821    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.574 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.574    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 4.216ns (50.461%)  route 4.139ns (49.539%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.988     1.506    sevenSeg/s[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.630 r  sevenSeg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.151     4.781    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.356 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.356    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.194ns (52.874%)  route 3.738ns (47.126%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.624     2.142    sevenSeg/s[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I1_O)        0.124     2.266 r  sevenSeg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.114     4.380    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.932 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.932    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 4.178ns (54.523%)  route 3.484ns (45.477%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.631     2.149    sevenSeg/s[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I1_O)        0.124     2.273 r  sevenSeg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     4.126    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.662 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.662    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 4.422ns (59.098%)  route 3.060ns (40.902%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.995     1.513    sevenSeg/s[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.152     1.665 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.730    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.482 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.482    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 4.147ns (56.476%)  route 3.196ns (43.524%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/seg_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenSeg/seg_reg[1]/Q
                         net (fo=1, routed)           3.196     3.615    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.728     7.344 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.344    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.033ns (55.195%)  route 3.274ns (44.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/seg_reg[0]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/seg_reg[0]/Q
                         net (fo=1, routed)           3.274     3.730    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.307 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.307    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 4.178ns (58.989%)  route 2.904ns (41.011%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.995     1.513    sevenSeg/s[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.124     1.637 r  sevenSeg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.546    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     7.082 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.082    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  keyboard/keycode_reg[23]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[23]/Q
                         net (fo=2, routed)           0.068     0.209    keyboard/data5[3]
    SLICE_X3Y93          FDRE                                         r  keyboard/keycode_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  keyboard/keycode_reg[19]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[19]/Q
                         net (fo=2, routed)           0.068     0.209    keyboard/data4[3]
    SLICE_X3Y93          FDRE                                         r  keyboard/keycode_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  keyboard/keycode_reg[22]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[22]/Q
                         net (fo=2, routed)           0.068     0.209    keyboard/data5[2]
    SLICE_X3Y93          FDRE                                         r  keyboard/keycode_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[10]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[10]/Q
                         net (fo=2, routed)           0.116     0.257    keyboard/data2[2]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.574%)  route 0.122ns (46.426%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  keyboard/keycode_reg[14]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[14]/Q
                         net (fo=2, routed)           0.122     0.263    keyboard/data3[2]
    SLICE_X3Y93          FDRE                                         r  keyboard/keycode_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[16]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[16]/Q
                         net (fo=2, routed)           0.122     0.263    keyboard/data4[0]
    SLICE_X1Y97          FDRE                                         r  keyboard/keycode_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[13]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[13]/Q
                         net (fo=2, routed)           0.125     0.266    keyboard/data3[1]
    SLICE_X0Y96          FDRE                                         r  keyboard/keycode_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[21]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[21]/Q
                         net (fo=2, routed)           0.136     0.277    keyboard/data5[1]
    SLICE_X0Y96          FDRE                                         r  keyboard/keycode_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.146ns (50.650%)  route 0.142ns (49.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  keyboard/datacur_reg[4]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[4]/Q
                         net (fo=3, routed)           0.142     0.288    keyboard/datacur[4]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.909%)  route 0.177ns (58.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[2]/Q
                         net (fo=3, routed)           0.177     0.305    keyboard/keycode_reg_n_0_[2]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------





