###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Fri Mar 21 14:36:26 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory5_reg_103_/CP 
Endpoint:   memory5_reg_103_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.157
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.043
- Arrival Time                  1.020
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.223 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.299 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.425 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.578 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.683 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.808 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.974 | 
     | memory5_reg_103_ | E ^          | EDFQD1 | 0.069 |   1.020 |    1.043 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory5_reg_118_/CP 
Endpoint:   memory5_reg_118_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.158
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.044
- Arrival Time                  1.020
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.224 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.300 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.426 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.579 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.684 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.809 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.976 | 
     | memory5_reg_118_ | E ^          | EDFQD1 | 0.069 |   1.020 |    1.044 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory5_reg_119_/CP 
Endpoint:   memory5_reg_119_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.045
- Arrival Time                  1.021
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.224 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.301 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.427 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.580 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.685 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.810 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.976 | 
     | memory5_reg_119_ | E ^          | EDFQD1 | 0.069 |   1.021 |    1.045 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory5_reg_121_/CP 
Endpoint:   memory5_reg_121_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.045
- Arrival Time                  1.021
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.224 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.301 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.427 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.580 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.685 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.810 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.976 | 
     | memory5_reg_121_ | E ^          | EDFQD1 | 0.069 |   1.021 |    1.045 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory5_reg_105_/CP 
Endpoint:   memory5_reg_105_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.045
- Arrival Time                  1.021
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.224 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.301 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.427 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.580 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.685 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.810 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.976 | 
     | memory5_reg_105_ | E ^          | EDFQD1 | 0.069 |   1.021 |    1.045 | 
     +-----------------------------------------------------------------------+ 

