<stg><name>aes128_add_round_key</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_15, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_15 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %round_key_addr = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="round_key_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:2  %round_key_load = load i8* %round_key_addr, align 1

]]></Node>
<StgValue><ssdm name="round_key_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:2  %round_key_load = load i8* %round_key_addr, align 1

]]></Node>
<StgValue><ssdm name="round_key_load"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_s = xor i8 %state_load, %round_key_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %tmp_s, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="25" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="26" name="round_key" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="round_key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="i" fromId="27" toId="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="29" from="StgValue_4" to="i" fromId="4" toId="5">
</dataflow>
<dataflow id="30" from="i_15" to="i" fromId="8" toId="5">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="31" from="StgValue_20" to="i" fromId="20" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="32" from="i" to="exitcond" fromId="5" toId="6">
</dataflow>
<dataflow id="34" from="StgValue_33" to="exitcond" fromId="33" toId="6">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="35" toId="7">
</dataflow>
<dataflow id="38" from="StgValue_37" to="empty" fromId="37" toId="7">
</dataflow>
<dataflow id="39" from="StgValue_37" to="empty" fromId="37" toId="7">
</dataflow>
<dataflow id="40" from="StgValue_37" to="empty" fromId="37" toId="7">
</dataflow>
<dataflow id="41" from="i" to="i_15" fromId="5" toId="8">
</dataflow>
<dataflow id="43" from="StgValue_42" to="i_15" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="exitcond" to="StgValue_9" fromId="6" toId="9">
</dataflow>
<dataflow id="45" from="i" to="tmp" fromId="5" toId="10">
</dataflow>
<dataflow id="46" from="round_key" to="round_key_addr" fromId="26" toId="11">
</dataflow>
<dataflow id="48" from="StgValue_47" to="round_key_addr" fromId="47" toId="11">
</dataflow>
<dataflow id="49" from="tmp" to="round_key_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="50" from="round_key_addr" to="round_key_load" fromId="11" toId="12">
</dataflow>
<dataflow id="51" from="state" to="state_addr" fromId="25" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_47" to="state_addr" fromId="47" toId="13">
</dataflow>
<dataflow id="53" from="tmp" to="state_addr" fromId="10" toId="13">
</dataflow>
<dataflow id="54" from="state_addr" to="state_load" fromId="13" toId="14">
</dataflow>
<dataflow id="55" from="round_key_addr" to="round_key_load" fromId="11" toId="16">
</dataflow>
<dataflow id="56" from="state_addr" to="state_load" fromId="13" toId="17">
</dataflow>
<dataflow id="57" from="state_load" to="tmp_s" fromId="17" toId="18">
</dataflow>
<dataflow id="58" from="round_key_load" to="tmp_s" fromId="16" toId="18">
</dataflow>
<dataflow id="59" from="tmp_s" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="60" from="state_addr" to="StgValue_19" fromId="13" toId="19">
</dataflow>
<dataflow id="61" from="exitcond" to="StgValue_2" fromId="6" toId="2">
</dataflow>
</dataflows>


</stg>
