// Seed: 2663208298
module module_0 (
    output tri1 id_0,
    output tri0 id_1
);
  assign id_1 = id_3;
  assign id_1 = -1'b0;
  assign module_1.type_22 = 0;
  assign id_0 = !id_3;
  integer id_4;
endmodule
program module_1 (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10
);
  reg  id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  wand id_14;
  assign id_3 = id_14;
  id_15 :
  assert property (@(posedge {1{id_8}}) -1'b0 ? 1 : -1'b0)
    @(posedge -1'b0 or posedge 1 or id_8) id_12 <= 1'h0;
  wire id_16;
endmodule
