import{_ as e,V as l,W as n,a0 as a,X as s,Y as t}from"./framework-9a29aaa0.js";const i={},o=a('<ul><li><a href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9F%BA%E6%9C%AC%E6%9E%B6%E6%9E%84-%E5%86%85%E5%AD%98">计算机基本架构-内存</a><ul><li><a href="#1%E9%9D%99%E6%80%81%E9%9A%8F%E6%9C%BA%E5%AD%98%E5%8F%96%E5%AD%98%E5%82%A8%E5%99%A8-sram">1.静态随机存取存储器 (SRAM)</a></li><li><a href="#2%E5%90%8C%E6%AD%A5%E5%8A%A8%E6%80%81%E9%9A%8F%E6%9C%BA%E5%AD%98%E5%8F%96%E5%AD%98%E5%82%A8%E5%99%A8sdram">2.同步动态随机存取存储器（SDRAM）</a></li><li><a href="#3%E7%94%B5%E5%8F%AF%E6%93%A6%E9%99%A4%E5%8F%AF%E7%BC%96%E7%A8%8B%E5%8F%AA%E8%AF%BB%E5%AD%98%E5%82%A8%E5%99%A8eeprom">3.电可擦除可编程只读存储器(EEPROM)</a></li><li><a href="#4flash-memory">4.Flash memory</a></li><li><a href="#5serial-flash-memory">5.Serial Flash Memory</a></li><li><a href="#refernce">refernce</a></li><li><a href="#%E9%99%84%E5%BD%95">附录</a></li></ul></li></ul><h1 id="计算机基本架构-内存" tabindex="-1"><a class="header-anchor" href="#计算机基本架构-内存" aria-hidden="true">#</a> 计算机基本架构-内存</h1><p>先前的章节解释了基本的串行和并行总线结构，以及总线主控器和从设备之间不同形式的数据传输。无论总线架构如何，总线主控器被定义为发起数据传输的逻辑块，而从设备被定义为只能在主控器要求下监听和交换数据的设备。然而，这两个设备都包含某种形式的存储器。在从设备的情况下，这可以是系统存储器或属于外设设备的缓冲存储器。</p><p>根据读取和写入速度、容量和数据的持久性，系统存储器和外设缓冲区可以分为三种不同的形式。如果需要快速的读写时间，则使用静态随机存取存储器 (<code>SRAM</code>)，尽管与其他类型的存储器相比，其单元尺寸相对较大。<code>SRAM</code> 通常用于存储小的临时数据，并且通常连接到系统中的高速并行总线。如果需要大量存储，但可以容忍较慢的读写速度，那么动态随机存取存储器 (<code>DRAM</code>) 应该是主要使用的存储类型。<code>DRAM</code> 仍然连接到高速并行总线，通常以接收或传送数据突发的方式运行。典型的 <code>DRAM</code> 单元比 <code>SRAM</code> 单元小得多，功耗也显著降低。<code>DRAM</code> 的主要缺点是高数据读写延迟、存储控制和数据管理的复杂性。</p>',4),r=s("p",null,[t("数据的永久性存储需要第三种存储器类型，其单元类型由双栅金属氧化物半导体（MOS）晶体管组成。数据被永久性地存储在该设备的浮动栅中，直到被新数据覆写。电可擦可编程只读存储器（"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("msup",null,[s("mi",null,"E"),s("mn",null,"2")]),s("mi",null,"P"),s("mi",null,"R"),s("mi",null,"O"),s("mi",null,"M")]),s("annotation",{encoding:"application/x-tex"},"{E}^{2}PROM")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8141em"}}),s("span",{class:"mord"},[s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")]),s("span",{class:"msupsub"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8141em"}},[s("span",{style:{top:"-3.063em","margin-right":"0.05em"}},[s("span",{class:"pstrut",style:{height:"2.7em"}}),s("span",{class:"sizing reset-size6 size3 mtight"},[s("span",{class:"mord mtight"},[s("span",{class:"mord mtight"},"2")])])])])])])])]),s("span",{class:"mord mathnormal",style:{"margin-right":"0.10903em"}},"PROM")])])]),t("）或闪存记忆体属于这种类型的设备。这种存储器类型的优点是，即使系统断电，它仍然保留存储的数据。然而，与所有其他存储器类型相比，这种存储器速度最慢，并且受到有限的读写周期限制。因此，它的最佳用途是用于存储内建操作系统（"),s("code",null,"BIOS"),t("）的永久数据，特别是在功耗关键的手持设备中。典型的计算系统可以根据使用和应用软件的需要包含一种或全部三种类型的存储器。")],-1),m=a('<p>本章中描述的<code>SDRAM</code>、<code>EEPROM</code>和<code>Flash</code>存储器的基本功能灵感来源于东芝存储器数据表[1-6]。较新的带SPI接口的串行Flash存储器则基于Atmel Flash存储器的数据表[7]。在每种情况下，存储块的功能相较于原始数据表已经被大幅简化（并修改），以提高读者对相关主题的理解。这里的目的是展示每种存储器类型在系统中的操作方式，仅涵盖基本的操作模式，以便训练读者，而不是详细探讨实际数据表的内容。每种存储器的地址、数据和控制时序限制也较数据表进行了简化。这使我们能够轻松地为每种存储器类型设计总线接口。为了简化起见，我们避免了重复端口名称、确切的时序要求和功能细节，这些都可以在实际数据表中找到。读完本章后，建议有兴趣的读者在进行设计任务之前先研究参考数据表。</p><h2 id="_1-静态随机存取存储器-sram" tabindex="-1"><a class="header-anchor" href="#_1-静态随机存取存储器-sram" aria-hidden="true">#</a> 1.静态随机存取存储器 (SRAM)</h2><p>静态随机存取存储器（<code>SRAM</code>）是数字设计中最基础的存储块之一。在各种类型的存储器中，<code>SRAM</code>速度最快。然而，其较大的存储单元尺寸限制了它在多种应用中的使用。</p>',3),c=s("p",null,[t("如图下图所示，典型的"),s("code",null,"SRAM"),t("架构由四个不同的模块组成："),s("strong",null,"SRAM核心"),t("、"),s("strong",null,"地址译码器"),t("、"),s("strong",null,"感应放大器"),t("和"),s("strong",null,"内部SRAM控制器"),t("。存储核心保持即时数据。感应放大器在读取过程中将单元电压放大到完整的逻辑电平。地址译码器根据N位地址生成"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("msup",null,[s("mn",null,"2"),s("mi",null,"N")])]),s("annotation",{encoding:"application/x-tex"},"{2}^{N}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8413em"}}),s("span",{class:"mord"},[s("span",{class:"mord"},[s("span",{class:"mord"},"2")]),s("span",{class:"msupsub"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8413em"}},[s("span",{style:{top:"-3.063em","margin-right":"0.05em"}},[s("span",{class:"pstrut",style:{height:"2.7em"}}),s("span",{class:"sizing reset-size6 size3 mtight"},[s("span",{class:"mord mtight"},[s("span",{class:"mord mathnormal mtight",style:{"margin-right":"0.10903em"}},"N")])])])])])])])])])])]),t("个字线（Word Lines）。最后，控制器生成在读取或写入周期中所需的自时序脉冲。")],-1),p=a('<figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-1-SRAM-arhi-with-eight-bit-address-32-bit-data.png" alt="图1：一个典型的有8比特地址和32比特数据位的SRAM架构" tabindex="0" loading="lazy"><figcaption>图1：一个典型的有8比特地址和32比特数据位的SRAM架构</figcaption></figure><p>每个<code>SRAM</code>单元由两个背对背的反相器组成，就像锁存器中使用的那样，并且有两个N沟道金属氧化物半导体（NMOS）传输门晶体管来隔离单元中的现有数据或允许新数据进入单元，如下图所示。当需要将数据写入单元时，<code>WL = 1</code>会打开两个NMOS晶体管，允许来自Bit和Bitbar输入端的真实数据和互补数据同时写入单元。如果我们假设节点A初始为逻辑0，节点B为逻辑1，且<code>WL = 0</code>，那么WL的逻辑电平会关闭两个NMOS晶体管，锁存器将完全与其周围环境隔离。结果是逻辑0电平被保持在单元中。但是，如果<code>WL = 1</code>，Bit节点为1，Bitbar节点为0，那么WL的逻辑电平会打开两个NMOS晶体管，允许Bit和Bitbar上的值覆盖节点A和B上现有的逻辑电平，从而将单元中存储的位从逻辑0更改为逻辑1。</p><p>同样地，如果需要从单元中读取数据，可以通过设置<code>WL=1</code>来打开两个NMOS晶体管，然后在Bit和Bitbar输出之间产生的小差分电位会被感应放大器放大，最终在SRAM输出端达到完整的逻辑电平。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-2-SRAM-memory-cell.png" alt="图2：SRAM内存单元" tabindex="0" loading="lazy"><figcaption>图2：SRAM内存单元</figcaption></figure><p>数据写入序列以<code>EN= 1</code>和<code>WE = 1</code>开始。这种组合将SRAM核心中的<code>Bit</code>和<code>Bitbar</code>节点预充到预设电压值，并为写入做准备。当预充周期完成后，控制器通过设置<code>EnWL = 1</code>来启用地址解码器，如下图所示。解码器根据<code>AddrIn[7:0]</code>提供的值激活256个<code>WL</code>中的一个。在同一时间段内，控制器还生成<code>WritePulse = 1</code>，允许有效数据<code>DIn[31:0]</code>写入指定地址。</p><p>从SRAM核心读取数据通过设置<code>EN = 1</code>和<code>WE = 0</code>来执行。与写入操作类似，控制器在读取数据之前首先对SRAM核心进行预充，然后启用地址解码器。根据<code>AddrIn</code>端口的地址值，特定行的<code>WL</code>输入被激活，数据从指定行的每个单元被读取到相应的Bit和Bitbar节点。感应放大器将单元电压放大到全逻辑电平，并将数据传送到<code>DOut</code>端口。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-3-SRAM-IO-timing-for-write.png" alt="图3：SRAM写操作时序图" tabindex="0" loading="lazy"><figcaption>图3：SRAM写操作时序图</figcaption></figure><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-4-SRAM-IO-timing-for-read.png" alt="图4：SRAM读操作时序图" tabindex="0" loading="lazy"><figcaption>图4：SRAM读操作时序图</figcaption></figure><p>将SRAM模块集成到现有系统中的一个重要任务是设计其总线接口。下图显示了这种实现的框图。总线接口基本上将所有总线控制信号转换为SRAM控制信号（反之亦然），但很少对地址或数据进行修改。在第4章描述的单向总线协议中，SRAM被视为总线从设备，它根据<code>Ready</code>信号与总线主设备交换数据。同样如<strong>系统总线章节</strong>中所述，总线主设备有四个控制信号来配置数据传输。<code>Status</code>信号指示总线主设备是发送第一个数据包（START）还是正在发送剩余的数据包（<code>CONT</code>）。总线主设备还可能发送<code>IDLE</code>或<code>BUSY</code>信号，分别指示其已完成当前数据传输或正忙于内部任务。<code>Write</code>信号指定总线主设备是打算向从设备写入数据还是从从设备读取数据。<code>Burst</code>信号指定事务中的数据包数量，而<code>Size</code>信号定义数据的宽度。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-5-sram-bus-interface.png" alt="图5：SRAM总线接口" tabindex="0" loading="lazy"><figcaption>图5：SRAM总线接口</figcaption></figure><p>下图中的时序图展示了如何将四个数据包<code>W1</code>至<code>W4</code>写入四个连续的SRAM地址<code>A1</code>至<code>A4</code>。要启动写入序列，总线主设备在第一个时钟周期内发出一个有效地址，并设定<code>Status = START</code>和<code>Write = 1</code>，同时通过产生一个有效高的总线接口写入使能信号（<code>BIWEn</code>, Bus Interface Write Enable）来启用总线接口进行写入。在接收到<code>BIWEn = 1</code>后，总线接口在下一个周期内产生<code>Ready = 1</code>，并提示总线主设备在第三个周期内更改地址和控制信号。当总线主设备将地址从<code>A1</code>更改为<code>A2</code>时，它也根据第4章中解释的单向总线协议发送第一个数据包<code>W1</code>。然而，为了写入SRAM地址，有效数据必须与有效地址在同一个周期内可用，如图5-3所示。因此，在图5-5中，SRAM的<code>Addr</code>端口上添加了一组八个触发器，使地址<code>A1</code>延迟一个时钟周期，并与当前数据<code>W1</code>对齐。总线接口还在第三个周期内产生<code>EN = WE = 1</code>，以便在第四个时钟周期的正沿将<code>W1</code>写入<code>A1</code>。接下来的写入以相同的方式完成：SRAM地址延迟一个周期，以便在第五个周期的正沿将<code>W2</code>写入地址<code>A2</code>。在第六个周期，总线接口降低<code>Ready</code>信号，以使总线主设备停止递增从设备地址。然而，它保持<code>EN = WE = 1</code>，以便能够将<code>W4</code>写入<code>A4</code>。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-6-SRAM-bus-interface-timing-diagram-for-write.png" alt="图6：SRAM总线写操作的接口时序图" tabindex="0" loading="lazy"><figcaption>图6：SRAM总线写操作的接口时序图</figcaption></figure><p>总线接口状态图中的写入操作（见图7）是基于时序图（见图6）而生成的。第一个状态是空闲状态，这是因为总线接口在等待总线主设备发送<code>BIWEn = 1</code>信号，这对应于时序图中第一个时钟周期。空闲状态之后是待机状态，在此状态下，总线接口会生成<code>Ready = 1</code>信号。这个状态持续一个时钟周期，对应于时序图中的第二个时钟周期。</p><p>写入状态是实际写入操作发生的状态：当总线主设备发出的写入地址数小于突发长度时，<code>EN</code>和<code>WE</code>信号保持为逻辑1。这个状态对应于时序图中的第三、第四和第五个时钟周期。当写入地址数达到突发长度的值时，总线接口进入最后写入阶段，<code>Ready</code>信号变为逻辑0。总线主设备在第六个时钟周期将最后一个数据包写入SRAM的最后一个地址。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-7-SRAM-bus-interface-for-write.png" alt="图7：SRAM写操作的总线接口" tabindex="0" loading="lazy"><figcaption>图7：SRAM写操作的总线接口</figcaption></figure><p>为了启动读取序列，总线主设备在图8的第一个时钟周期内发出一个有效的SRAM地址，并设定<code>Status = START</code>和<code>Write = 0</code>信号。这种组合产生一个有效高的总线接口读使能信号，即<code>BIREn = 1</code>，这被解释为总线主设备打算从SRAM地址读取数据。因此，总线接口在第二个周期内产生<code>EN = 1</code>，<code>WE = 0</code>，<code>Ready = 1</code>。这在第三个周期从SRAM地址<code>B1</code>获取第一个数据<code>R1</code>。第四和第五周期内的读事务与第三周期相同，总线主设备分别从地址B2和B3读取数据R2和R3。在第六个周期，总线接口保持<code>Ready = 1</code>，以便总线主设备仍能够从地址B4读取最后一个数据R4。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-8-SRAM-bus-interface-timing-diagram-for-read.png" alt="图8：SRAM总线读操作的接口时序图" tabindex="0" loading="lazy"><figcaption>图8：SRAM总线读操作的接口时序图</figcaption></figure><p>与写操作情况类似，图9中的读总线接口也是图8中的时序图的直接结果。空闲状态对应于图8中时序图的第一个时钟周期。一旦生成<code>BIREn = 1</code>，总线接口就会过渡到待机状态，在该状态下，它产生<code>EN = 1</code>、<code>WE = 0</code>和<code>Ready = 1</code>。接口在第三个周期进入读状态，并产生与之前相同的输出，以便总线主设备读取其第一个数据R1，并在下一个周期发送新地址。接口保持在读状态，直到总线主设备发出的读地址数量少于突发长度。读状态覆盖图8中时序图的第三到第五个周期。当读地址数量达到突发长度时，总线接口在第六个周期过渡到最后读状态，并继续生成<code>Ready = 1</code>。这样做是为了使总线主设备仍然能够读取最后的数据，如前所述。接口在接下来的周期无条件返回到空闲状态。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-9-SRAM-bus-interface-for-read.png" alt="图9：SRAM读操作的总线接口" tabindex="0" loading="lazy"><figcaption>图9：SRAM读操作的总线接口</figcaption></figure><p>增加SRAM容量需要使用额外的地址位。在图10所示的示例中，通过添加两个额外的地址位<code>Addr[5:4]</code>，SRAM容量从<code>32 x 16</code>位增加到<code>32 x 64</code>位，这些地址位用于访问四个SRAM块中的一个。在这个图中，即使<code>Addr[3:0]</code>指向所有四个32 x 16 SRAM块的相同地址位置，<code>Addr[5:4]</code>结合EN信号只启用四个块中的一个。此外，从所选块读取的数据通过<code>Addr[5:4]</code>输入路由到4-1多路复用器。<code>Addr[5:4] = 00</code>选择<code>DOut0</code>端口的内容，并通过4-1多路复用器的端口0将数据路由到Out[31:0]。同样，<code>Addr[5:4]</code> = 01、10和11分别选择4-1多路复用器的端口1、2和3，并将<code>DOut1</code>、<code>DOut2</code>和<code>DOut3</code>端口的数据分别路由到<code>Out[31:0]</code>。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-10-increasing-SRAM-address-space.png" alt="图10：SRAM总线接口" tabindex="0" loading="lazy"><figcaption>图10：SRAM总线接口</figcaption></figure><h2 id="_2-同步动态随机存取存储器-sdram" tabindex="-1"><a class="header-anchor" href="#_2-同步动态随机存取存储器-sdram" aria-hidden="true">#</a> 2.同步动态随机存取存储器（SDRAM）</h2><p><strong>同步动态随机存取内存</strong>(SDRAM) 是一种旧版 DRAM 的变种，它构成了几乎所有计算系统的主要内存。尽管它的容量可以比 SRAM 高出几个数量级，但它的速度却不如 SRAM。因此，SDRAM 主要用于在速度不重要的情况下存储大量数据块。</p><p>一个<code>SDRAM</code>模块由四个部分组成。存储核心是数据存储的地方。行和列解码器定位数据。感应放大器在读取过程中放大单元电压。控制器管理所有读写序列。</p><p>图11中的框图显示了一种典型的32位SDRAM架构，它由四个称为存储库的内存核心组成，通过单个双向输入/输出端口进行访问。在操作内存之前，必须将主要的内部功能，例如地址模式、数据延迟和突发长度，存储在地址模式寄存器中。一旦编程完成，低电平有效的行地址选通信号（<code>RAS</code>）、列地址选通信号（<code>CAS</code>）和写使能信号（<code>WE</code>）将决定内存的功能，如表1所示。选定存储库的输入/输出端口上的数据可以在数据到达输入/输出端口<code>DInOut</code>之前在读/写逻辑块处屏蔽。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-11-a-typical-SDRAM-architecture.png" alt="图11：一个典型的SDRAM的架构" tabindex="0" loading="lazy"><figcaption>图11：一个典型的SDRAM的架构</figcaption></figure><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/tbl-1-SDRAM-modes-of-operation.png" alt="表1：SDRAM操作模式" tabindex="0" loading="lazy"><figcaption>表1：SDRAM操作模式</figcaption></figure><p><code>SDRAM</code>单元是一个简单的器件，由一个<code>NMOS</code>通道晶体管来控制数据的流入和流出，以及一个电容器来存储数据，如图12所示。当需要将新数据写入单元时，通过将控制信号设置为1来打开NMOS晶体管，使<code>DIn/Out</code>端子的数据显示覆盖单元节点上的旧数据。另一方面，读取单元中的数据则需要在打开通道晶体管之前激活感应放大器。当需要保存数据时，只需通过将控制信号设置为0来关闭<code>NMOS</code>晶体管。然而，单元电容器上的电荷会通过其绝缘体慢慢泄漏，导致单元电压降低。因此，在<code>SDRAM</code>操作过程中，需要自动或手动的单元刷新周期来保持单元中的位值。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-12-SDRAM-memory-cell.png" alt="图12：SDRAM 内存单元" tabindex="0" loading="lazy"><figcaption>图12：SDRAM 内存单元</figcaption></figure>',29),h=s("p",null,[t("表1的真值表的第一行说明了如何编程内部地址模式寄存器。在时钟的上升沿，"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"CS")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("、"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.00773em"}},"R"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("、"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.07153em"}},"C"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" 和 "),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" 信号被拉低至逻辑 0 以编程地址模式寄存器，如图13所示。在编程模式中，地址位 "),s("code",null,"A[2:0]"),t(" 定义了数据突发长度，如表2所示。突发长度可以从一个字到整页，整页等于整个存储库的内容。地址位 "),s("code",null,"A[3]"),t(" 定义了每个数据包的 SDRAM 地址如何递增。通过简单地将起始地址加1并根据突发长度的大小消除进位位，可以实现顺序寻址。")],-1),d=a('<figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-13-timing-diagram-for-programming-the-address-mode-register.png" alt="图13：地址模式寄存器的编程时序图" tabindex="0" loading="lazy"><figcaption>图13：地址模式寄存器的编程时序图</figcaption></figure><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/tbl-2-truth-table-for-programming-the-address-mode-reg.png" alt="表2：地址模式寄存器的编程真值表" tabindex="0" loading="lazy"><figcaption>表2：地址模式寄存器的编程真值表</figcaption></figure><p>例如，如果起始地址为 13 且突发长度为两个字，则会消除列 <code>A[0]</code> 的进位位，下一地址变为 12，如表3所示。同一表中，如果突发长度增加到四个字，则会消除列 <code>A[1]</code> 的进位位，起始地址 13 之后的地址值依次变为 <code>14、15、12</code>。如果突发长度变为八个字，则会消除列 <code>A[2]</code> 的进位位，地址值依次为 <code>13、14、15、8、9、10、11 和 12</code>。顺序寻址将数据的读写限制在预定义的循环存储空间内，这对于某些特定的软件应用非常方便。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/tbl-3-SDRAM-sequential-mode-addressing-for-burst-length.png" alt="表3：SDRAM 序列模式对于突发长度是2，4，8时的地址变化" tabindex="0" loading="lazy"><figcaption>表3：SDRAM 序列模式对于突发长度是2，4，8时的地址变化</figcaption></figure><p><strong>线性寻址模式</strong>是各种SDRAM中实际交错寻址模式的简化版本，并按线性方式增加SDRAM地址，如表4所示。在该表中，如果起始地址是13且突发长度为2，则下一个地址将是14。如果突发长度增加到4，紧随13之后的三个地址将是14、15和16。与顺序寻址模式相反，线性寻址模式按位逐个增加SDRAM地址，而不是将数据限制在一个循环地址空间内。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/tbl-4-SDRAM-linear-addressing-mode-for-burst-lengths-of-2-and-4.png" alt="表4：SDRAM先行模式对于突发长度是2，4时的地址变化" tabindex="0" loading="lazy"><figcaption>表4：SDRAM先行模式对于突发长度是2，4时的地址变化</figcaption></figure><p>表1中真值表的第二行显示了如何启动手动刷新周期。在手动刷新模式下，SDRAM会补充每个单元的节点电压值，因为随着时间的推移，单元电容器上的电荷会通过其介电层泄漏。刷新周期之间的时间间隔取决于所使用的技术、氧化层的质量以及电容器板之间介电层的厚度，如图14所示。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-14-timing-diagram-for-self-refresh.png" alt="图14：自刷新的时序图" tabindex="0" loading="lazy"><figcaption>图14：自刷新的时序图</figcaption></figure>',8),g=s("p",null,[t("表1中的第三到第六行构成了如图15所示的读写序列。在此图中，读或写序列总是从预充电SDRAM核心的所有行和列开始。接下来是一个激活周期，其中生成行地址。在最后一个周期，生成列地址，根据控制信号"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"CS")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("、"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.00773em"}},"R"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("、"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.07153em"}},"C"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("和"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("，将数据写入或从内存中读取。")],-1),u=s("figure",null,[s("img",{src:"https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-15-write-and-read-operations.png",alt:"图15：读写的操作周期",tabindex:"0",loading:"lazy"}),s("figcaption",null,"图15：读写的操作周期")],-1),y=s("p",null,[t("在进行读或写操作之前，必须对一个存储体的所有行和列预充电至某一电压水平，持续一个时钟周期，如图16所示。在预充电期间，"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"CS")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("、"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.00773em"}},"R"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("和"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("信号必须拉低至逻辑0，而"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.07153em"}},"C"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("信号必须保持在逻辑1，如表1的第三行所示。预充电电压的值可以在0V到满电压之间，具体取决于技术和电路设计的要求。预充电完成后，激活周期会在一定时间后开始。预充电与激活周期之间的时间间隔称为预充电时间周期，"),s("code",null,"tPRE"),t("，如图16所示。激活周期通过将"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"CS")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("和"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.00773em"}},"R"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("拉低至逻辑0来启用，但保持"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.07153em"}},"C"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("和"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("在逻辑1，如表1的第四行所示。在激活周期之后，必须在经过一定时间后才能对同一个存储体开始下一个预充电周期。这个时间间隔称为RAS时间周期，"),s("code",null,"tRAS"),t("，如图16所示。")],-1),x=s("figure",null,[s("img",{src:"https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-16-bank-precharge-and-activation-cycles.png",alt:"图16：Bank的预充电和激活",tabindex:"0",loading:"lazy"}),s("figcaption",null,"图16：Bank的预充电和激活")],-1),A=s("p",null,[t("表1的第五行显示了当"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"CS")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" = "),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"C"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{CAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.07153em"}},"C"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" = "),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" = 0和"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"A"),s("mi",null,"S")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RAS}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.00773em"}},"R"),s("span",{class:"mord mathnormal"},"A"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"S")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t(" = 1时，如何向选定的存储体写入数据。实际的写入操作发生在图15中的写入序列的最后阶段，在预充电和激活周期之后。为了详细说明写入序列，图17中给出了一个单次写入的例子。在此图中，写入周期从预充电存储体1开始。在"),s("code",null,"t = tPRE"),t("之后，激活周期开始，并将"),s("strong",null,"行地址"),t("提供给SDRAM。当在时间周期"),s("code",null,"tCAS"),t("之后提供"),s("strong",null,"列地址"),t("时，四个数据包"),s("code",null,"D(0)"),t("到"),s("code",null,"D(3)"),t("在四个连续的时钟周期内被写入SDRAM。请注意，在此图中，如果同一个存储体用于另一次写入操作，则需要在存储体激活周期和下一次预充电周期之间安排一个新的时间周期"),s("code",null,"tRAS"),t("。")],-1),M=a('<figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-17-a-single-write-cycle.png" alt="图17：单个写周期" tabindex="0" loading="lazy"><figcaption>图17：单个写周期</figcaption></figure><p>图18中的例子展示了向两个不同BANK进行的两个独立写入序列。当对多个BANK进行写操作时，通过将各BANK的预充电和激活时间段交错进行，可以节省时间，使一个写入突发操作在另一个操作之后立即进行，从而缩短整体写入周期。在此图中，这种技术允许在向存储体0写入四个字后，立即向存储体1写入四个字，而不会有任何周期损失。因此，向两个（或更多）存储体进行写操作比向单个存储体进行写操作更为优越，因为这种过程消除了预充电周期之间所有不必要的等待时间。然而，当突发长度涉及比四个字更多的数据时，预充电周期在时间图中的位置变得不那么重要。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-18-multiple-write-cycles-to-different-banks.png" alt="图18：向不同的bank写数据的周期" tabindex="0" loading="lazy"><figcaption>图18：向不同的bank写数据的周期</figcaption></figure><p>表1的第六行展示了如何从已选中的存储库（bank）启动读取周期。从SDRAM读取数据涉及一个延迟周期，该延迟周期需要在地址模式寄存器中进行编程。图19中的示例显示，在读取命令和地址给出后，经过三个时钟周期的延迟期，读取突发（burst）开始。三个时钟周期的延迟意味着数据在读取命令和地址发出后的第三个时钟周期时在SDRAM的输出端变的可用。</p><p>图19</p><h2 id="_3-电可擦除可编程只读存储器-eeprom" tabindex="-1"><a class="header-anchor" href="#_3-电可擦除可编程只读存储器-eeprom" aria-hidden="true">#</a> 3.电可擦除可编程只读存储器(EEPROM)</h2><p>电可擦除可编程只读存储器 (E2PROM) 历史上被认为是闪存的前身，同时也是计算机系统中速度最慢的存储器。它相对于其他类型存储器的最大优势在于其能够在系统断电后仍能保留数据，这是因为其存储核心采用了浮栅MOS晶体管。相较于机电硬盘，它的尺寸相对较小，使其成为存储内置操作系统 (BIOS) 的理想选择，特别适用于手持计算平台。</p><p>典型的E2PROM存储器由多个扇区组成，每个扇区包含多个页面，如图31所示。E2PROM中的单个字可以通过指定其扇区地址、页面地址和行地址来定位。扇区地址表示特定字所在的扇区。页面地址定位扇区内的具体页面。最后，行地址指向页面内数据字节的位置。E2PROM中有五个控制信号用于执行读取、写入或擦除操作。活动低电平的使能信号（EN）将特定页面置于待机模式，并为即将进行的操作做好准备。活动低电平的命令使能信号（CE）与命令代码（如读取、写入（编程）或擦除）一起发出。活动低电平的地址使能信号（AE）在提供地址时发出。最后，活动低电平的写使能信号（WE）和读使能信号（RE）分别用于写入和读取数据。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-31-typical-eeprom-read-write-interface.png" alt="图31：典型的EEPROM的组织形式" tabindex="0" loading="lazy"><figcaption>图31：典型的EEPROM的组织形式</figcaption></figure><p>图34所示的E2PROM单元基本上是一个N沟道MOS晶体管，在其控制栅终端（字线）和电子传导的沟道之间夹有一个额外的浮动栅层。该器件还具有漏极（位线）和源极（源线）终端，用于将单元连接到相邻电路。</p><p>要向存储单元写入逻辑0，在<strong>字线</strong>和<strong>位线</strong>之间施加高电压，同时<strong>源线</strong>节点保持接地。此配置在晶体管沟道中生成热载流子，这些热载流子通过栅氧化层隧穿并到达浮动栅极，提升晶体管的阈值电压。提升的阈值电压防止了在正常电路操作期间使用的标准栅源电压将已编程器件开启，并导致存储在器件中的值被解释为逻辑0。另一方面，没有在浮动栅极上带电的未编程器件表现出低阈值电压特性，并且可以通过标准栅源电压开启，产生沟道电流。在这种状态下，存储在器件中的值被解释为逻辑1。</p><figure><img src="https://raw.githubusercontent.com/zgjsxx/static-img-repo/main/blog/computer-base/Fundamentals-of-Computer-Architecture-and-Design/5/fig-34-e2prom-cell.png" alt="图34：EEPROM单元" tabindex="0" loading="lazy"><figcaption>图34：EEPROM单元</figcaption></figure><h2 id="_4-flash-memory" tabindex="-1"><a class="header-anchor" href="#_4-flash-memory" aria-hidden="true">#</a> 4.Flash memory</h2><p>闪存是电可擦除可编程只读存储器 (E2PROM) 的继任者，和它的前身一样，闪存也具备在断电后保留数据的能力。因此，闪存非常适合用于手持电脑、手机和其他移动平台。</p><p>典型的闪存由多个扇区和页面组成，如图5-43所示。通过指定扇区、页面和行地址，可以在闪存中找到一个八位字。为了与前一节给出的E2PROM架构示例兼容，该闪存也包含16个扇区和16个页面。每个页面包含256字节。扇区地址构成16位闪存地址的最高四位，即<code>Addr[15:12]</code>。每个扇区中的页面通过<code>Addr[11:8]</code>寻址，每个页面中的字节通过<code>Addr[7:0]</code>寻址。闪存中有五个主要控制信号，用于执行基本的读取、写入（编程）、擦除、保护和重置操作。在描述闪存操作时，写入和编程命令是等效的，可以互换使用。许多闪存数据手册使用编程一词来定义向闪存写入一个字节或一个数据块。</p><p>贴图</p>',16),b=s("p",null,[t("低电平有效的启用输入"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"E"),s("mi",null,"N")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{EN}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.10903em"}},"EN")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("激活闪存中的特定页面，使其准备进行即将到来的操作。低电平有效的读取启用输入"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"RE")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("激活读/写接口，从内存中读取数据。低电平有效的写入启用输入"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"W"),s("mi",null,"E")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{WE}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"W"),s("span",{class:"mord mathnormal",style:{"margin-right":"0.05764em"}},"E")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("使能向内存写入（编程）数据。低电平有效的重置输入"),s("span",{class:"katex"},[s("span",{class:"katex-mathml"},[s("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[s("semantics",null,[s("mrow",null,[s("mover",{accent:"true"},[s("mrow",null,[s("mi",null,"R"),s("mi",null,"E"),s("mi",null,"S"),s("mi",null,"E"),s("mi",null,"T")]),s("mo",{stretchy:"true"},"‾")])]),s("annotation",{encoding:"application/x-tex"},"\\overline{RESET}")])])]),s("span",{class:"katex-html","aria-hidden":"true"},[s("span",{class:"base"},[s("span",{class:"strut",style:{height:"0.8833em"}}),s("span",{class:"mord overline"},[s("span",{class:"vlist-t"},[s("span",{class:"vlist-r"},[s("span",{class:"vlist",style:{height:"0.8833em"}},[s("span",{style:{top:"-3em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"mord"},[s("span",{class:"mord mathnormal",style:{"margin-right":"0.13889em"}},"RESET")])]),s("span",{style:{top:"-3.8033em"}},[s("span",{class:"pstrut",style:{height:"3em"}}),s("span",{class:"overline-line",style:{"border-bottom-width":"0.04em"}})])])])])])])])]),t("用于重置硬件，之后闪存会自动进入读取模式。")],-1),w=a('<p>典型的闪存架构与我们之前讨论的其他内存结构类似，由存储核心、地址解码器、感应放大器、数据缓冲区和控制逻辑组成，如图5-44所示。当内存操作开始时，控制逻辑会使能地址解码器、地址寄存器和适当的数据缓冲区，以激活读取或写入数据路径。地址寄存器中的地址被解码，以指向存储核心中的数据位置。如果需要执行读取操作，检索到的数据首先存储在数据缓冲区中，然后释放到总线。如果操作需要写入，数据首先存储在数据缓冲区中，然后定向到存储核心中的指定地址。待机模式既不向内存写入数据也不从中读取数据。休眠模式禁用地址解码器、存储核心和数据缓冲区，以减少功耗。图5-45列出了主要的闪存操作模式。</p><p>贴图</p><p>贴图</p><h2 id="_5-serial-flash-memory" tabindex="-1"><a class="header-anchor" href="#_5-serial-flash-memory" aria-hidden="true">#</a> 5.Serial Flash Memory</h2><p>最新的闪存芯片已经包含I2C或SPI接口，用于与主处理器或其他总线主控交互。用户不必处理序言、等待时间或串行总线的其他复杂性，只需编写符合I2C或SPI标准的嵌入式程序，即可启动对闪存的读取、写入或擦除操作。</p><h2 id="refernce" tabindex="-1"><a class="header-anchor" href="#refernce" aria-hidden="true">#</a> refernce</h2><ol><li>Toshiba datasheet TC59S6416/08/04BFT/BFTL-80, -10 Synchronous Dynamic RAM</li><li>Toshiba datasheet TC58DVM72A1FT00/TC58DVM72F1FT00 128Mbit E2PROM</li><li>Toshiba datasheet TC58256AFT 256Mbit E2PROM</li><li>Toshiba datasheet TC58FVT004/B004FT-85, -10, -12 4MBit CMOS Flash memory</li><li>Toshiba datasheet TC58FVT400/B400F/FT-85, -10, -12 4MBit CMOS Flash memory</li><li>Toshiba datasheet TC58FVT641/B641FT/XB-70, -10 64MBit CMOS Flash memory</li><li>Atmel datasheet AT26DF161 16Mbit serial data Flash memory</li></ol><h2 id="附录" tabindex="-1"><a class="header-anchor" href="#附录" aria-hidden="true">#</a> 附录</h2><p><strong>Burst传输</strong>，可以翻译为<strong>突发传输</strong>或者是<strong>连续传输</strong>。是指在同一行中相邻的存储单元连续进行数据传输的方式，只要指定<strong>起始地址</strong>和<strong>突发长度</strong>（Burst lengths，可以理解为跨度），控制器就会依次自动对后面相同数量的存储单元进行读/写操作，而不需要控制器连续提供列地址。</p>',9),f=[o,r,m,c,p,h,d,g,u,y,x,A,M,b,w];function S(v,R){return l(),n("div",null,f)}const k=e(i,[["render",S],["__file","5-memory-circuits-and-system.html.vue"]]);export{k as default};
