0.6
2018.3
Dec  7 2018
00:33:28
E:/MyNewFPGAData/vivado/isp_base/isp_base.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sim_1/new/tb_top.v,1668839724,verilog,,,,tb_top,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/ip/shift_RAM_3X3_8bit/sim/shift_RAM_3X3_8bit.vhd,1667995031,vhdl,,,,shift_ram_3x3_8bit,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/dilation.v,1668493413,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v,,dilation,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/erosion.v,1668491949,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v,,erosion,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/gray2bin.v,1667979715,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v,,gray2bin,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/median_filter.v,1668412020,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v,,median_filter,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v,1668414940,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v,,rgb2gray,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v,1668494210,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v,,sobel,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sort3.v,1668413324,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v,,sort3,,,,,,,,
E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v,1668839673,verilog,,E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
