#ifndef RISC_UTIL_H
#define RISC_UTIL_H

#include"def.h"

enum risc_OpCode_types {
	RISC_MOV		= 0,

	RISC_MOVSX,
	RISC_MOVZX,

	RISC_MOVS,
	RISC_STOS,

	RISC_LEA,

	RISC_PUSH,
	RISC_POP,

	RISC_INC,
	RISC_DEC,

	// 10
	RISC_XOR,
	RISC_AND,
	RISC_OR,
	RISC_NOT,

	RISC_NEG,

	// 15
	RISC_CALL,
	RISC_RET,

	RISC_ADD,
	RISC_SUB,

	RISC_MUL,
	RISC_DIV,

	// 21
	RISC_IMUL,
	RISC_IDIV,

	// sign-extend ax to dx:ax
	RISC_CBW,
	RISC_CWD = RISC_CBW,
	RISC_CDQ = RISC_CBW,
	RISC_CQO = RISC_CBW,

	// 24
	RISC_SAR,
	RISC_SHR,
	RISC_SHL,

	RISC_CMP,
	RISC_TEST,

	RISC_SETZ,
	RISC_SETNZ,

	// 31
	RISC_SETG,
	RISC_SETGE,

	RISC_SETL,
	RISC_SETLE,

	RISC_ADDSS,
	RISC_ADDSD,

	RISC_SUBSS,
	RISC_SUBSD,

	RISC_MULSS,
	RISC_MULSD,

	// 41
	RISC_DIVSS,
	RISC_DIVSD,

	RISC_MOVSS,
	RISC_MOVSD,

	RISC_UCOMISS,
	RISC_UCOMISD,

	// 47
	RISC_CVTSI2SD,
	RISC_CVTSI2SS,

	RISC_CVTSS2SD,
	RISC_CVTSD2SS,

	RISC_CVTTSD2SI,
	RISC_CVTTSS2SI,

	RISC_PXOR,

	RISC_JZ,
	RISC_JNZ,

	RISC_JG,
	RISC_JGE,

	RISC_JL,
	RISC_JLE,

	RISC_JA,
	RISC_JAE,

	RISC_JB,
	RISC_JBE,

	RISC_JMP,

	RISC_NB
};

enum risc_REGs {
	RISC_REG_W0 = 0,
	RISC_REG_X0 = 0,
	RISC_REG_S0 = 0,
	RISC_REG_D0 = 0,

	RISC_REG_W1 = 1,
	RISC_REG_X1 = 1,
	RISC_REG_S1 = 1,
	RISC_REG_D1 = 1,

	RISC_REG_W2 = 2,
	RISC_REG_X2 = 2,
	RISC_REG_S2 = 2,
	RISC_REG_D2 = 2,

	RISC_REG_W3 = 3,
	RISC_REG_X3 = 3,
	RISC_REG_S3 = 3,
	RISC_REG_D3 = 3,

	RISC_REG_W4 = 4,
	RISC_REG_X4 = 4,
	RISC_REG_S4 = 4,
	RISC_REG_D4 = 4,

	RISC_REG_W5 = 5,
	RISC_REG_X5 = 5,
	RISC_REG_S5 = 5,
	RISC_REG_D5 = 5,

	RISC_REG_W6 = 6,
	RISC_REG_X6 = 6,
	RISC_REG_S6 = 6,
	RISC_REG_D6 = 6,

	RISC_REG_W7 = 7,
	RISC_REG_X7 = 7,
	RISC_REG_S7 = 7,
	RISC_REG_D7 = 7,

	RISC_REG_S8  = 8,
	RISC_REG_S9  = 9,
	RISC_REG_S10 = 10,
	RISC_REG_S11 = 11,
	RISC_REG_S12 = 12,
	RISC_REG_S13 = 13,
	RISC_REG_S14 = 14,
	RISC_REG_S15 = 15,


	RISC_REG_W8 = 8,
	RISC_REG_X8 = 8,

	RISC_REG_W9 = 9,
	RISC_REG_X9 = 9,

	RISC_REG_W10 = 10,
	RISC_REG_X10 = 10,

	RISC_REG_W11 = 11,
	RISC_REG_X11 = 11,

	RISC_REG_W12 = 12,
	RISC_REG_X12 = 12,

	RISC_REG_W13 = 13,
	RISC_REG_X13 = 13,

	RISC_REG_W14 = 14,
	RISC_REG_X14 = 14,

	RISC_REG_W15 = 15,
	RISC_REG_X15 = 15,

	RISC_REG_W16 = 16,
	RISC_REG_X16 = 16,

	RISC_REG_W17 = 17,
	RISC_REG_X17 = 17,

	RISC_REG_W18 = 18,
	RISC_REG_X18 = 18,

	RISC_REG_W19 = 19,
	RISC_REG_X19 = 19,

	RISC_REG_W20 = 20,
	RISC_REG_X20 = 20,

	RISC_REG_W21 = 21,
	RISC_REG_X21 = 21,

	RISC_REG_W22 = 22,
	RISC_REG_X22 = 22,

	RISC_REG_W23 = 23,
	RISC_REG_X23 = 23,

	RISC_REG_W24 = 24,
	RISC_REG_X24 = 24,

	RISC_REG_W25 = 25,
	RISC_REG_X25 = 25,

	RISC_REG_W26 = 26,
	RISC_REG_X26 = 26,

	RISC_REG_W27 = 27,
	RISC_REG_X27 = 27,

	RISC_REG_W28 = 28,
	RISC_REG_X28 = 28,

	RISC_REG_X29 = 29,

	RISC_REG_X30 = 30,

	RISC_REG_X31 = 31,
};

enum risc_EG_types {
	RISC_G	= 0,
	RISC_I	= 1,
	RISC_G2E	= 2,
	RISC_E2G = 3,
	RISC_I2E = 4,
	RISC_I2G = 5,
	RISC_E	= 6,
};

#endif

