Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jan  5 18:04:56 2025
| Host         : thinkopad running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      30          
TIMING-18  Warning   Missing input or output delay  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.345        0.000                      0                  147        0.224        0.000                      0                  147        9.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.345        0.000                      0                  147        0.224        0.000                      0                  147        9.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 7.689ns (66.276%)  route 3.913ns (33.724%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.468 r  x_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.468    x_out_reg[16]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  x_out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.582    x_out_reg[18]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.853 f  x_out_reg[19]_i_2/CO[0]
                         net (fo=1, routed)           0.831    16.684    x_out_reg[19]_i_2_n_3
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.399    17.083 r  x_out[19]_i_1/O
                         net (fo=1, routed)           0.000    17.083    ARG[39]
    SLICE_X34Y32         FDCE                                         r  x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_out_reg[19]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.118    25.428    x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 7.452ns (65.572%)  route 3.913ns (34.428%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.468 r  x_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.468    x_out_reg[16]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.690 r  x_out_reg[18]_i_2/O[0]
                         net (fo=1, routed)           0.831    16.521    ARG0[17]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.325    16.846 r  x_out[17]_i_1/O
                         net (fo=1, routed)           0.000    16.846    ARG[17]
    SLICE_X34Y31         FDCE                                         r  x_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  x_out_reg[17]/C
                         clock pessimism              0.392    25.343    
                         clock uncertainty           -0.035    25.308    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.118    25.426    x_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.426    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.336ns  (logic 7.438ns (65.615%)  route 3.898ns (34.385%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.667 r  x_out_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.816    16.483    ARG0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.334    16.817 r  x_out[16]_i_1/O
                         net (fo=1, routed)           0.000    16.817    ARG[16]
    SLICE_X34Y31         FDCE                                         r  x_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  x_out_reg[16]/C
                         clock pessimism              0.392    25.343    
                         clock uncertainty           -0.035    25.308    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.118    25.426    x_out_reg[16]
  -------------------------------------------------------------------
                         required time                         25.426    
                         arrival time                         -16.817    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 7.338ns (65.224%)  route 3.913ns (34.776%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.576 r  x_out_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.831    16.407    ARG0[13]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.325    16.732 r  x_out[13]_i_1/O
                         net (fo=1, routed)           0.000    16.732    ARG[13]
    SLICE_X34Y30         FDCE                                         r  x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  x_out_reg[13]/C
                         clock pessimism              0.392    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)        0.118    25.425    x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                         -16.732    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 7.542ns (67.454%)  route 3.639ns (32.546%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.468 r  x_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.468    x_out_reg[16]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.802 r  x_out_reg[18]_i_2/O[1]
                         net (fo=1, routed)           0.557    16.359    ARG0[18]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.303    16.662 r  x_out[18]_i_1/O
                         net (fo=1, routed)           0.000    16.662    ARG[18]
    SLICE_X34Y32         FDCE                                         r  x_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_out_reg[18]/C
                         clock pessimism              0.392    25.345    
                         clock uncertainty           -0.035    25.310    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.077    25.387    x_out_reg[18]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 7.112ns (63.753%)  route 4.044ns (36.247%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.348 r  x_out_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.962    16.309    ARG0[5]
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.327    16.636 r  x_out[5]_i_1/O
                         net (fo=1, routed)           0.000    16.636    ARG[5]
    SLICE_X34Y27         FDCE                                         r  x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.486    24.947    clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  x_out_reg[5]/C
                         clock pessimism              0.392    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X34Y27         FDCE (Setup_fdce_C_D)        0.118    25.422    x_out_reg[5]
  -------------------------------------------------------------------
                         required time                         25.422    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.833ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 7.226ns (65.037%)  route 3.885ns (34.963%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.462 r  x_out_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.803    16.265    ARG0[9]
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.327    16.592 r  x_out[9]_i_1/O
                         net (fo=1, routed)           0.000    16.592    ARG[9]
    SLICE_X34Y29         FDCE                                         r  x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  x_out_reg[9]/C
                         clock pessimism              0.392    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.118    25.425    x_out_reg[9]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.067ns  (logic 7.428ns (67.119%)  route 3.639ns (32.881%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.354 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.354    x_out_reg[12]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.688 r  x_out_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.557    16.245    ARG0[14]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.303    16.548 r  x_out[14]_i_1/O
                         net (fo=1, routed)           0.000    16.548    ARG[14]
    SLICE_X34Y31         FDCE                                         r  x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  x_out_reg[14]/C
                         clock pessimism              0.392    25.343    
                         clock uncertainty           -0.035    25.308    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.077    25.385    x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -16.548    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 7.314ns (66.776%)  route 3.639ns (33.224%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.574 r  x_out_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.557    16.131    ARG0[10]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.303    16.434 r  x_out[10]_i_1/O
                         net (fo=1, routed)           0.000    16.434    ARG[10]
    SLICE_X34Y30         FDCE                                         r  x_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  x_out_reg[10]/C
                         clock pessimism              0.392    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)        0.077    25.384    x_out_reg[10]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 x_t_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 7.218ns (66.194%)  route 3.686ns (33.806%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  x_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.419     5.900 r  x_t_reg[19]/Q
                         net (fo=30, routed)          1.349     7.249    A
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      4.016    11.265 r  ARG2/P[0]
                         net (fo=2, routed)           0.926    12.191    ARG2_n_105
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.848 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.848    x_out_reg[0]_i_18_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    12.974    x_out_reg[0]_i_13_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.091    x_out_reg[0]_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.208    x_out_reg[0]_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.444    13.891    ARG2__1[18]
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.301    14.192 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.354    14.546    x_out[4]_i_3_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.126 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    x_out_reg[4]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.240    x_out_reg[8]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  x_out_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.604    16.083    ARG0[11]
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.302    16.385 r  x_out[11]_i_1/O
                         net (fo=1, routed)           0.000    16.385    ARG[11]
    SLICE_X34Y29         FDCE                                         r  x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  x_out_reg[11]/C
                         clock pessimism              0.392    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.077    25.384    x_out_reg[11]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -16.385    
  -------------------------------------------------------------------
                         slack                                  8.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.213ns (61.977%)  route 0.131ns (38.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.578     1.559    clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=107, routed)         0.131     1.853    x_out
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.049     1.902 r  y_t[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    y_t[2]
    SLICE_X39Y26         FDCE                                         r  y_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.844     2.073    clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  y_t_reg[2]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X39Y26         FDCE (Hold_fdce_C_D)         0.107     1.679    y_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 y_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.570%)  route 0.157ns (45.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.578     1.559    clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  y_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  y_t_reg[0]/Q
                         net (fo=7, routed)           0.157     1.857    y_t_reg_n_0_[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I2_O)        0.048     1.905 r  x_t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    x_t[0]
    SLICE_X39Y25         FDCE                                         r  x_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.843     2.072    clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  x_t_reg[0]/C
                         clock pessimism             -0.501     1.571    
    SLICE_X39Y25         FDCE (Hold_fdce_C_D)         0.107     1.678    x_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.578     1.559    clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=107, routed)         0.131     1.853    x_out
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.898 r  y_t[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    y_t[1]
    SLICE_X39Y26         FDCE                                         r  y_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.844     2.073    clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  y_t_reg[1]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X39Y26         FDCE (Hold_fdce_C_D)         0.092     1.664    y_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.578     1.559    clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=107, routed)         0.130     1.852    x_out
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  y_t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    y_t[0]
    SLICE_X39Y26         FDCE                                         r  y_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.844     2.073    clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  y_t_reg[0]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X39Y26         FDCE (Hold_fdce_C_D)         0.091     1.663    y_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.323%)  route 0.156ns (45.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.567    clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.156     1.864    current_state[0]
    SLICE_X41Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  z_t[13]_i_1/O
                         net (fo=1, routed)           0.000     1.909    z_t[13]
    SLICE_X41Y32         FDCE                                         r  z_t_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     2.082    clk_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  z_t_reg[13]/C
                         clock pessimism             -0.502     1.580    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.092     1.672    z_t_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 z_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.079%)  route 0.194ns (57.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.565    clk_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  z_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  z_t_reg[4]/Q
                         net (fo=6, routed)           0.194     1.900    z_t_reg_n_0_[4]
    SLICE_X43Y37         FDCE                                         r  z_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     2.086    clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  z_out_reg[4]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.070     1.655    z_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 z_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.529%)  route 0.207ns (59.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  z_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.704 r  z_t_reg[2]/Q
                         net (fo=6, routed)           0.207     1.911    z_t_reg_n_0_[2]
    SLICE_X43Y35         FDCE                                         r  z_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[2]/C
                         clock pessimism             -0.501     1.584    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.070     1.654    z_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 z_t_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  z_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  z_t_reg[11]/Q
                         net (fo=6, routed)           0.184     1.894    z_t_reg_n_0_[11]
    SLICE_X42Y37         FDCE                                         r  z_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     2.086    clk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  z_out_reg[11]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.052     1.637    z_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 z_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.781%)  route 0.196ns (58.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  z_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  z_t_reg[10]/Q
                         net (fo=4, routed)           0.196     1.906    z_t_reg_n_0_[10]
    SLICE_X42Y37         FDCE                                         r  z_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     2.086    clk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  z_out_reg[10]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.059     1.644    z_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 z_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.170%)  route 0.219ns (60.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  z_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.704 r  z_t_reg[3]/Q
                         net (fo=6, routed)           0.219     1.923    z_t_reg_n_0_[3]
    SLICE_X43Y35         FDCE                                         r  z_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[3]/C
                         clock pessimism             -0.501     1.584    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.066     1.650    z_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y32   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y26   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y33   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y32   counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y32   counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y32   counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y25   valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y28   x_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y30   x_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y26   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y26   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y33   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y33   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y26   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y26   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y33   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y33   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y32   counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.107ns (55.081%)  route 3.350ns (44.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.750     5.488    clk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  z_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.006 r  z_out_reg[16]/Q
                         net (fo=1, routed)           3.350     9.356    theta_OBUF[16]
    M18                  OBUF (Prop_obuf_I_O)         3.589    12.945 r  theta_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.945    theta[16]
    M18                                                               r  theta[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 4.084ns (55.760%)  route 3.240ns (44.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.750     5.488    clk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  z_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.006 r  z_out_reg[14]/Q
                         net (fo=1, routed)           3.240     9.246    theta_OBUF[14]
    L20                  OBUF (Prop_obuf_I_O)         3.566    12.812 r  theta_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.812    theta[14]
    L20                                                               r  theta[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.002ns (55.521%)  route 3.206ns (44.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.746     5.484    clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  z_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  z_out_reg[12]/Q
                         net (fo=1, routed)           3.206     9.146    theta_OBUF[12]
    J19                  OBUF (Prop_obuf_I_O)         3.546    12.692 r  theta_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.692    theta[12]
    J19                                                               r  theta[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 4.166ns (57.407%)  route 3.091ns (42.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.665     5.403    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.478     5.881 r  x_out_reg[19]/Q
                         net (fo=1, routed)           3.091     8.972    rho_OBUF[19]
    H20                  OBUF (Prop_obuf_I_O)         3.688    12.660 r  rho_OBUF[19]_inst/O
                         net (fo=0)                   0.000    12.660    rho[19]
    H20                                                               r  rho[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 4.067ns (57.009%)  route 3.067ns (42.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.750     5.488    clk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  z_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.006 r  z_out_reg[10]/Q
                         net (fo=1, routed)           3.067     9.073    theta_OBUF[10]
    L17                  OBUF (Prop_obuf_I_O)         3.549    12.622 r  theta_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.622    theta[10]
    L17                                                               r  theta[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 4.082ns (57.213%)  route 3.053ns (42.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.749     5.487    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  z_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     6.005 r  z_out_reg[15]/Q
                         net (fo=1, routed)           3.053     9.058    theta_OBUF[15]
    L19                  OBUF (Prop_obuf_I_O)         3.564    12.622 r  theta_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.622    theta[15]
    L19                                                               r  theta[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.003ns (56.484%)  route 3.084ns (43.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.750     5.488    clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  z_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.944 r  z_out_reg[9]/Q
                         net (fo=1, routed)           3.084     9.028    theta_OBUF[9]
    K17                  OBUF (Prop_obuf_I_O)         3.547    12.574 r  theta_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.574    theta[9]
    K17                                                               r  theta[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.999ns (56.573%)  route 3.070ns (43.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.749     5.487    clk_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  z_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     5.943 r  z_out_reg[13]/Q
                         net (fo=1, routed)           3.070     9.013    theta_OBUF[13]
    K19                  OBUF (Prop_obuf_I_O)         3.543    12.556 r  theta_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.556    theta[13]
    K19                                                               r  theta[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.163ns (58.292%)  route 2.979ns (41.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.661     5.399    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  x_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.478     5.877 r  x_out_reg[9]/Q
                         net (fo=1, routed)           2.979     8.856    rho_OBUF[9]
    P16                  OBUF (Prop_obuf_I_O)         3.685    12.541 r  rho_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.541    rho[9]
    P16                                                               r  rho[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.170ns (58.511%)  route 2.957ns (41.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.657     5.395    clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  x_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.478     5.873 r  x_out_reg[8]/Q
                         net (fo=1, routed)           2.957     8.830    rho_OBUF[8]
    T19                  OBUF (Prop_obuf_I_O)         3.692    12.521 r  rho_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.521    rho[8]
    T19                                                               r  rho[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.361ns (68.274%)  route 0.632ns (31.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  z_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  z_out_reg[0]/Q
                         net (fo=1, routed)           0.632     2.342    theta_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         1.220     3.561 r  theta_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.561    theta[0]
    J20                                                               r  theta[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.368ns (67.656%)  route 0.654ns (32.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  z_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  z_out_reg[18]/Q
                         net (fo=1, routed)           0.654     2.356    theta_OBUF[18]
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.583 r  theta_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.583    theta[18]
    W19                                                               r  theta[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.370ns (67.508%)  route 0.659ns (32.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  z_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  z_out_reg[19]/Q
                         net (fo=1, routed)           0.659     2.361    theta_OBUF[19]
    W18                  OBUF (Prop_obuf_I_O)         1.229     3.590 r  theta_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.590    theta[19]
    W18                                                               r  theta[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.392ns (68.184%)  route 0.650ns (31.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  z_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  z_out_reg[17]/Q
                         net (fo=1, routed)           0.650     2.351    theta_OBUF[17]
    N17                  OBUF (Prop_obuf_I_O)         1.251     3.602 r  theta_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.602    theta[17]
    N17                                                               r  theta[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.369ns (66.865%)  route 0.678ns (33.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.577     1.558    clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  valid_reg/Q
                         net (fo=1, routed)           0.678     2.377    valid_OBUF
    V18                  OBUF (Prop_obuf_I_O)         1.228     3.605 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.605    valid
    V18                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.364ns (65.454%)  route 0.720ns (34.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.570    clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  z_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  z_out_reg[4]/Q
                         net (fo=1, routed)           0.720     2.431    theta_OBUF[4]
    F19                  OBUF (Prop_obuf_I_O)         1.223     3.654 r  theta_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.654    theta[4]
    F19                                                               r  theta[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.381ns (65.288%)  route 0.734ns (34.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  z_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.733 r  z_out_reg[1]/Q
                         net (fo=1, routed)           0.734     2.467    theta_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         1.217     3.685 r  theta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.685    theta[1]
    G18                                                               r  theta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.355ns (63.486%)  route 0.780ns (36.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.570    clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  z_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  z_out_reg[6]/Q
                         net (fo=1, routed)           0.780     2.490    theta_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.705 r  theta_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.705    theta[6]
    H17                                                               r  theta[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.368ns (63.847%)  route 0.775ns (36.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  z_out_reg[2]/Q
                         net (fo=1, routed)           0.775     2.484    theta_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.227     3.711 r  theta_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.711    theta[2]
    G17                                                               r  theta[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.355ns (61.425%)  route 0.851ns (38.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.553     1.534    clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  x_out_reg[0]/Q
                         net (fo=1, routed)           0.851     2.526    rho_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.740 r  rho_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    rho[0]
    J15                                                               r  rho[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.565ns (32.285%)  route 3.283ns (67.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.283     4.848    rst_IBUF
    SLICE_X31Y28         FDCE                                         f  x_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.487     4.948    clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  x_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.565ns (32.285%)  route 3.283ns (67.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.283     4.848    rst_IBUF
    SLICE_X31Y28         FDCE                                         f  x_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.487     4.948    clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  x_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.565ns (32.400%)  route 3.265ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  rst_IBUF_inst/O
                         net (fo=107, routed)         3.265     4.831    rst_IBUF
    SLICE_X35Y26         FDCE                                         f  x_t_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.485     4.946    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  x_t_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.332ns (37.724%)  route 0.548ns (62.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.548     0.880    rst_IBUF
    SLICE_X43Y36         FDCE                                         f  z_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  z_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.332ns (37.724%)  route 0.548ns (62.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.548     0.880    rst_IBUF
    SLICE_X43Y36         FDCE                                         f  z_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  z_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X42Y35         FDCE                                         f  z_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  z_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X42Y35         FDCE                                         f  z_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  z_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X43Y35         FDCE                                         f  z_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X43Y35         FDCE                                         f  z_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X43Y35         FDCE                                         f  z_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.332ns (34.902%)  route 0.619ns (65.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 f  rst_IBUF_inst/O
                         net (fo=107, routed)         0.619     0.952    rst_IBUF
    SLICE_X43Y35         FDCE                                         f  z_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  z_out_reg[7]/C

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            y_t_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.369ns (37.531%)  route 0.614ns (62.469%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  y_IBUF[11]_inst/O
                         net (fo=1, routed)           0.459     0.738    y_IBUF[11]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.783 r  y_t[11]_i_2/O
                         net (fo=1, routed)           0.155     0.938    y_t[11]_i_2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.983 r  y_t[11]_i_1/O
                         net (fo=1, routed)           0.000     0.983    y_t[11]
    SLICE_X39Y29         FDCE                                         r  y_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.848     2.077    clk_IBUF_BUFG
    SLICE_X39Y29         FDCE                                         r  y_t_reg[11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.310ns (30.849%)  route 0.695ns (69.151%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    R19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.960    start_IBUF
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.005 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.005    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X40Y32         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     2.082    clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  FSM_sequential_current_state_reg[0]/C





