# Name and NetID:
1. Brandon John Lim Yung Chen - brandonjchen
2. Moh Erwin Septianto - mohseptianto
3. Muhammad Nafis Aimanurrohman - muhnafis
4. Pieter Timothy - pietertimothy
5. Rizka Vanissa Alifia - rizkavanissa

# Name and Course:
1. Brandon John Lim Yung Chen - (ECE 474a)
2. Moh Erwin Septianto - (ECE 474a)
3. Muhammad Nafis Aimanurrohman - (ECE 474a)
4. Pieter Timothy - (ECE 474a)
5. Rizka Vanissa Alifia - (ECE 474a)

# Brief Description of the Program:
This program is a converter that translates a behavior netlist text file 
(commonly used format) into a Verilog file. Verilog is a hardware description 
language widely used for designing digital circuits. This conversion tool enables 
users to leverage existing behavior netlist files within a Verilog design flow.

# Contribution of each group member to the assignment:
1. Brandon John Lim Yung Chen
- Developing the dpgen.cpp
- Developing Store separate net

2. Moh Erwin Septianto 
- Developing Setters
- Testing the code

3. Muhammad Nafis Aimanurrohman
- Debugging the program
- Developing the Getters

4. Pieter Timothy
- Developing the output part
- CMake file

5. Rizka Vanissa Alifia
- Developing filter and store input
- Documentation of the program
