%Warning-DECLFILENAME: testcases/alwayslatch_misc_svi_ModportModuleInst.sv:5:11: Filename 'alwayslatch_misc_svi_ModportModuleInst' does not match IFACE name: 'I'
    5 | interface I
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-COMBDLY: testcases/alwayslatch_misc_svi_ModportModuleInst.sv:22:9: Non-blocking assignment '<=' in combinational logic process
                                                                          : ... In instance top.u_I
                                                                          : ... This will be executed as a blocking assignment '='!
   22 |       x <= i_a;
      |         ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Error: Exiting due to 2 warning(s)
