Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jan 22 17:12:12 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (84)
6. checking no_output_delay (6)
7. checking multiple_clock (282)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (282)
--------------------------------
 There are 282 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.965     -261.337                    324                25620       -0.222       -0.222                      1                25604        1.100        0.000                       0                  9982  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2                                                                               {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M                                                                                          95.139        0.000                      0                  130        0.204        0.000                      0                  130       49.650        0.000                       0                    68  
CLK_200M                                                                                         -1.232     -144.674                    236                22445        0.060        0.000                      0                22445        1.100        0.000                       0                  8798  
  CLK_125M_1                                                                                      4.460        0.000                      0                  415        0.299        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_2                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.501        0.000                      0                  633        0.093        0.000                      0                  633        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      36.488        0.000                      0                  415        0.299        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.907        0.000                      0                  928        0.066        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M                                                                                    CLK_10M                                                                                          -0.621      -16.419                     32                   66        0.057        0.000                      0                   66  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.391        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                          0.304        0.000                      0                   17        1.016        0.000                      0                   17  
CLK_125M_1                                                                                  CLK_200M                                                                                         -2.796       -8.339                      3                    3        1.070        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.965      -37.544                     13                   13        1.435        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.395        0.000                      0                    3        1.318        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.354        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M_1                                                                                       -2.072      -36.479                     24                   24        0.137        0.000                      0                   24  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        5.147        0.000                      0                   19        0.072        0.000                      0                   19  
GMII_TX_CLK                                                                                 CLK_125M_1                                                                                        4.162        0.000                      0                  415       -0.008       -0.008                      1                  415  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.903      -13.842                      9                    9        0.353        0.000                      0                    9  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.021        0.000                      0                   24        0.188        0.000                      0                   24  
CLK_125M_1                                                                                  GMII_TX_CLK                                                                                       4.062        0.000                      0                  415       -0.222       -0.222                      1                  415  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.240        0.000                      0                   19        0.107        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.336        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.022        0.000                      0                  884        0.255        0.000                      0                  884  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -0.582       -4.040                      7                    7        0.166        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.591        0.000                      0                  100        0.246        0.000                      0                  100  
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.139ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.832ns (18.759%)  route 3.603ns (81.241%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428     8.449    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.252   103.987    
                         clock uncertainty           -0.095   103.892    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.588    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 95.139    

Slack (MET) :             95.139ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.832ns (18.759%)  route 3.603ns (81.241%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428     8.449    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[14]/C
                         clock pessimism              0.252   103.987    
                         clock uncertainty           -0.095   103.892    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.588    irMrsyncTime_reg[14]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 95.139    

Slack (MET) :             95.139ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.832ns (18.759%)  route 3.603ns (81.241%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428     8.449    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[15]/C
                         clock pessimism              0.252   103.987    
                         clock uncertainty           -0.095   103.892    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.588    irMrsyncTime_reg[15]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 95.139    

Slack (MET) :             95.139ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.832ns (18.759%)  route 3.603ns (81.241%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428     8.449    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.252   103.987    
                         clock uncertainty           -0.095   103.892    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.588    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 95.139    

Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.832ns (19.007%)  route 3.545ns (80.993%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.370     8.391    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.252   103.988    
                         clock uncertainty           -0.095   103.893    
    SLICE_X44Y110        FDSE (Setup_fdse_C_S)       -0.304   103.589    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.200ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.832ns (19.016%)  route 3.543ns (80.984%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368     8.389    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.252   103.988    
                         clock uncertainty           -0.095   103.893    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.589    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 95.200    

Slack (MET) :             95.200ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.832ns (19.016%)  route 3.543ns (80.984%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368     8.389    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.252   103.988    
                         clock uncertainty           -0.095   103.893    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.589    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 95.200    

Slack (MET) :             95.200ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.832ns (19.016%)  route 3.543ns (80.984%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368     8.389    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.252   103.988    
                         clock uncertainty           -0.095   103.893    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.589    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 95.200    

Slack (MET) :             95.200ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.832ns (19.016%)  route 3.543ns (80.984%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368     8.389    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.252   103.988    
                         clock uncertainty           -0.095   103.893    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.589    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 95.200    

Slack (MET) :             95.203ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.832ns (19.038%)  route 3.538ns (80.962%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 103.734 - 100.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.975     5.212    irMrsyncTime[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.255    irTestMrsync_i_14_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.514 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.514    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.567 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.567    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.692 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200     5.892    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129     6.021 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.363     8.384    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.317   103.734    CLK_10M_BUFG
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.252   103.986    
                         clock uncertainty           -0.095   103.891    
    SLICE_X45Y114        FDRE (Setup_fdre_C_R)       -0.304   103.587    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        103.587    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 95.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.626     1.797    CLK_10M_BUFG
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.100     1.897 r  irMrsyncTime_reg[28]/Q
                         net (fo=2, routed)           0.098     1.995    irMrsyncTime[28]
    SLICE_X45Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.072 r  irMrsyncTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.072    irMrsyncTime_reg[28]_i_1_n_4
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.843     2.089    CLK_10M_BUFG
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism             -0.292     1.797    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.071     1.868    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.626     1.797    CLK_10M_BUFG
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.100     1.897 r  irMrsyncTime_reg[24]/Q
                         net (fo=2, routed)           0.101     1.998    irMrsyncTime[24]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.075 r  irMrsyncTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    irMrsyncTime_reg[24]_i_1_n_4
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.844     2.090    CLK_10M_BUFG
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism             -0.293     1.797    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.071     1.868    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.628     1.799    CLK_10M_BUFG
    SLICE_X45Y111        FDRE                                         r  irMrsyncTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.100     1.899 r  irMrsyncTime_reg[12]/Q
                         net (fo=2, routed)           0.101     2.000    irMrsyncTime[12]
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.077 r  irMrsyncTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    irMrsyncTime_reg[12]_i_1_n_4
    SLICE_X45Y111        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.847     2.093    CLK_10M_BUFG
    SLICE_X45Y111        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.294     1.799    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.071     1.870    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.626     1.797    CLK_10M_BUFG
    SLICE_X45Y113        FDRE                                         r  irMrsyncTime_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.100     1.897 r  irMrsyncTime_reg[20]/Q
                         net (fo=2, routed)           0.101     1.998    irMrsyncTime[20]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.075 r  irMrsyncTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    irMrsyncTime_reg[20]_i_1_n_4
    SLICE_X45Y113        FDRE                                         r  irMrsyncTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.844     2.090    CLK_10M_BUFG
    SLICE_X45Y113        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism             -0.293     1.797    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.071     1.868    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.628     1.799    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.100     1.899 r  irMrsyncTime_reg[8]/Q
                         net (fo=2, routed)           0.101     2.000    irMrsyncTime[8]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.077 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.847     2.093    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.294     1.799    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.071     1.870    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.629     1.800    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     1.900 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.101     2.001    irMrsyncTime[4]
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.078 r  irMrsyncTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    irMrsyncTime_reg[4]_i_1_n_4
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.848     2.094    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism             -0.294     1.800    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.071     1.871    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.627     1.798    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.103     2.001    irMrsyncTime[16]
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.078 r  irMrsyncTime_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    irMrsyncTime_reg[16]_i_1_n_4
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.845     2.091    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism             -0.293     1.798    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.071     1.869    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.208%)  route 0.098ns (34.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.628     1.799    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.100     1.899 r  irMrsyncTime_reg[5]/Q
                         net (fo=2, routed)           0.098     1.997    irMrsyncTime[5]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.080 r  irMrsyncTime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    irMrsyncTime_reg[8]_i_1_n_7
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.847     2.093    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism             -0.294     1.799    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.071     1.870    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.911%)  route 0.145ns (53.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.627     1.798    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.145     2.043    TEST_PSPILL
    SLICE_X47Y109        LUT4 (Prop_lut4_I0_O)        0.028     2.071 r  irTestSpill_i_1/O
                         net (fo=1, routed)           0.000     2.071    irTestSpill_i_1_n_0
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.092    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
                         clock pessimism             -0.294     1.798    
    SLICE_X47Y109        FDRE (Hold_fdre_C_D)         0.060     1.858    irTestSpill_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.626     1.797    CLK_10M_BUFG
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.100     1.897 r  irMrsyncTime_reg[25]/Q
                         net (fo=2, routed)           0.101     1.998    irMrsyncTime[25]
    SLICE_X45Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.081 r  irMrsyncTime_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.081    irMrsyncTime_reg[28]_i_1_n_7
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.843     2.089    CLK_10M_BUFG
    SLICE_X45Y115        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism             -0.292     1.797    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.071     1.868    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y4   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X44Y110   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y111   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y111   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y111   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y112   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y112   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y112   irMrsyncTime_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X45Y112   irMrsyncTime_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y113   irMrsyncTime_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y113   irMrsyncTime_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y113   irMrsyncTime_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y109   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y109   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y113   irMrsyncTime_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y114   irMrsyncTime_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y114   irMrsyncTime_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y114   irMrsyncTime_reg[23]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y111   irMrsyncTime_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y112   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X45Y112   irMrsyncTime_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :          236  Failing Endpoints,  Worst Slack       -1.232ns,  Total Violation     -144.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.259ns (4.262%)  route 5.818ns (95.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 6.708 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.818     7.639    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/srst
    RAMB36_X5Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.708     6.708    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.725    
                         clock uncertainty           -0.035     6.689    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.407    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.259ns (4.526%)  route 5.464ns (95.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 6.359 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.464     7.285    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/srst
    RAMB36_X5Y26         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.359     6.359    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y26         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.374    
                         clock uncertainty           -0.035     6.338    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.056    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.259ns (4.335%)  route 5.716ns (95.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 6.651 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.716     7.537    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/srst
    RAMB36_X3Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.651     6.651    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.668    
                         clock uncertainty           -0.035     6.632    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.350    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.350    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.259ns (4.570%)  route 5.409ns (95.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 6.354 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.409     7.230    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/srst
    RAMB36_X5Y25         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.354     6.354    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y25         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.015     6.369    
                         clock uncertainty           -0.035     6.333    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.051    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.051    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.259ns (4.586%)  route 5.388ns (95.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 6.359 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.388     7.209    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y27         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.359     6.359    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y27         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.374    
                         clock uncertainty           -0.035     6.338    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.056    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.259ns (4.586%)  route 5.389ns (95.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 6.363 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.389     7.210    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/srst
    RAMB36_X6Y23         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.363     6.363    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y23         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.378    
                         clock uncertainty           -0.035     6.342    
    RAMB36_X6Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.060    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -1.150    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.223ns (4.345%)  route 4.909ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 6.120 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.565     1.565    top_tdc/DATA_BUF/CLK_200M
    SLICE_X61Y92         FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.223     1.788 r  top_tdc/DATA_BUF/DIN_reg[77]/Q
                         net (fo=16, routed)          4.909     6.697    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y38         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.120     6.120    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y38         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013     6.133    
                         clock uncertainty           -0.035     6.097    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     5.554    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.554    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.259ns (4.605%)  route 5.365ns (95.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 6.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.365     7.186    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/srst
    RAMB36_X6Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.358     6.358    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.373    
                         clock uncertainty           -0.035     6.337    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.055    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.259ns (4.343%)  route 5.705ns (95.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 6.699 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.705     7.526    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.699     6.699    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.716    
                         clock uncertainty           -0.035     6.680    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.398    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.259ns (4.669%)  route 5.288ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y93         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.259     1.821 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.288     7.109    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/srst
    RAMB36_X3Y28         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.309     6.309    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y28         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.324    
                         clock uncertainty           -0.035     6.288    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.006    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.006    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 -1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.408%)  route 0.101ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.620     0.620    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.091     0.711 r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/Q
                         net (fo=2, routed)           0.101     0.812    nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD[7]
    SLICE_X6Y160         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X6Y160         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/CLK
                         clock pessimism             -0.187     0.634    
    SLICE_X6Y160         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.752    nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.590     0.590    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X17Y154        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y154        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_0/Q
                         net (fo=1, routed)           0.093     0.783    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/D
    SLICE_X18Y153        RAMS32                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.791     0.791    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/WCLK
    SLICE_X18Y153        RAMS32                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
                         clock pessimism             -0.187     0.604    
    SLICE_X18Y153        RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     0.714    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txPcketData_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.045%)  route 0.248ns (62.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.592     0.592    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X14Y151        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.118     0.710 r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/Q
                         net (fo=1, routed)           0.248     0.958    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC[3]
    SLICE_X17Y149        LUT5 (Prop_lut5_I1_O)        0.028     0.986 r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/GND_24_o_GND_24_o_or_256_OUT<3>/O
                         net (fo=1, routed)           0.000     0.986    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/GND_24_o_GND_24_o_or_256_OUT[3]
    SLICE_X17Y149        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txPcketData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.864     0.864    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X17Y149        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txPcketData_3/C
                         clock pessimism             -0.008     0.856    
    SLICE_X17Y149        FDRE (Hold_fdre_C_D)         0.061     0.917    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txPcketData_3
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.571%)  route 0.147ns (55.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.632     0.632    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y120        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_fdre_C_Q)         0.118     0.750 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.147     0.897    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[23]
    RAMB36_X1Y24         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.876     0.876    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y24         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.206     0.670    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     0.825    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_14/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.754%)  route 0.179ns (60.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.638     0.638    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.118     0.756 r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_14/Q
                         net (fo=15, routed)          0.179     0.935    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr[14]
    RAMB36_X0Y26         RAMB36E1                                     r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.887     0.887    nolabel_line193/SiTCP/SiTCP/CLK
    RAMB36_X0Y26         RAMB36E1                                     r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKARDCLK
                         clock pessimism             -0.207     0.680    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.863    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.443%)  route 0.199ns (66.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.591     0.591    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y156         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.100     0.691 r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWa_10/Q
                         net (fo=4, routed)           0.199     0.890    nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWa[10]
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/SiTCP/SiTCP/CLK
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.187     0.634    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.817    nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.590     0.590    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X19Y154        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/Q
                         net (fo=1, routed)           0.095     0.785    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/D
    SLICE_X18Y153        RAMS32                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.791     0.791    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/WCLK
    SLICE_X18Y153        RAMS32                                       r  nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
                         clock pessimism             -0.187     0.604    
    SLICE_X18Y153        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     0.710    nolabel_line193/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.978%)  route 0.157ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.631     0.631    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y121        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_fdre_C_Q)         0.118     0.749 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=1, routed)           0.157     0.906    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]
    RAMB36_X1Y24         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.876     0.876    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y24         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.206     0.670    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.825    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.585     0.585    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/S_DCLK_O
    SLICE_X75Y117        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.100     0.685 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.054     0.739    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[6]
    SLICE_X74Y117        LUT6 (Prop_lut6_I0_O)        0.028     0.767 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.767    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[5]
    SLICE_X74Y117        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.803     0.803    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/S_DCLK_O
    SLICE_X74Y117        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.207     0.596    
    SLICE_X74Y117        FDRE (Hold_fdre_C_D)         0.087     0.683    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.673%)  route 0.146ns (59.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.585     0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.100     0.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.146     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X70Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.803     0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.188     0.615    
    SLICE_X70Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line193/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y56    nolabel_line193/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y48    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y48    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y24    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y24    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y25    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y25    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y62    nolabel_line193/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X1Y13    nolabel_line193/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         5.000       2.975      RAMB36_X1Y13    nolabel_line193/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y132   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y133   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.319ns (10.396%)  route 2.749ns (89.604%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 11.975 - 8.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.415    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDCE (Prop_fdce_C_Q)         0.223     4.638 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.064     5.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X6Y171         LUT4 (Prop_lut4_I1_O)        0.043     5.745 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.067     6.812    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X4Y172         LUT4 (Prop_lut4_I0_O)        0.053     6.865 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_510/O
                         net (fo=1, routed)           0.619     7.483    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_251
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    11.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.342    
                         clock uncertainty           -0.064    12.278    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.335    11.943    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.408ns (13.683%)  route 2.574ns (86.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 11.975 - 8.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.164     5.815    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT4 (Prop_lut4_I3_O)        0.049     5.864 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.686     6.550    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         LUT4 (Prop_lut4_I2_O)        0.136     6.686 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_446/O
                         net (fo=1, routed)           0.724     7.410    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_219
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    11.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.342    
                         clock uncertainty           -0.064    12.278    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.950    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.309ns (10.395%)  route 2.663ns (89.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.414    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y172         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.223     4.637 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.108     5.745    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.043     5.788 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.892     6.680    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X5Y173         LUT4 (Prop_lut4_I3_O)        0.043     6.723 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_508/O
                         net (fo=1, routed)           0.663     7.386    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_250
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.337    
                         clock uncertainty           -0.064    12.273    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    12.030    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.345ns (10.603%)  route 2.909ns (89.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.441     7.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.611 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     7.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.367    12.367    
                         clock uncertainty           -0.064    12.303    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    12.337    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.345ns (10.770%)  route 2.858ns (89.230%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.391     7.517    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X3Y174         LUT6 (Prop_lut6_I2_O)        0.043     7.560 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.560    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.207    12.001    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.367    12.368    
                         clock uncertainty           -0.064    12.304    
    SLICE_X3Y174         FDCE (Setup_fdce_C_D)        0.033    12.337    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.345ns (10.992%)  route 2.794ns (89.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.326     7.453    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.496 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476231/O
                         net (fo=1, routed)           0.000     7.496    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[2]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                         clock pessimism              0.367    12.367    
                         clock uncertainty           -0.064    12.303    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    12.337    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.345ns (11.195%)  route 2.737ns (88.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.269     7.396    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y175         LUT6 (Prop_lut6_I2_O)        0.043     7.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     7.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism              0.367    12.367    
                         clock uncertainty           -0.064    12.303    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)        0.033    12.336    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.964ns (31.795%)  route 2.068ns (68.205%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.463 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.463    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.390    12.406    
                         clock uncertainty           -0.064    12.342    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.947ns (31.411%)  route 2.068ns (68.589%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.446 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.446    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.390    12.406    
                         clock uncertainty           -0.064    12.342    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.909ns (30.535%)  route 2.068ns (69.465%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.408 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.408    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[20]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.390    12.406    
                         clock uncertainty           -0.064    12.342    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  4.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.285 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.285    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.482     1.890    
    SLICE_X6Y171         FDRE (Hold_fdre_C_D)         0.096     1.986    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.146ns (22.113%)  route 0.514ns (77.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     1.896    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.014 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.514     2.528    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X4Y169         LUT5 (Prop_lut5_I4_O)        0.028     2.556 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.556    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.451     1.923    
    SLICE_X4Y169         FDCE (Hold_fdce_C_D)         0.060     1.983    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.970%)  route 0.547ns (81.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100     1.990 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.547     2.537    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X4Y176         LUT6 (Prop_lut6_I1_O)        0.028     2.565 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.565    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.369    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.451     1.918    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.060     1.978    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.856%)  route 0.551ns (81.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     1.894    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/Q
                         net (fo=7, routed)           0.551     2.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[5]
    SLICE_X3Y168         LUT3 (Prop_lut3_I0_O)        0.028     2.573 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<5>11/O
                         net (fo=1, routed)           0.000     2.573    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[5]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.376    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
                         clock pessimism             -0.451     1.925    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.060     1.985    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.727%)  route 0.594ns (80.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.856    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y174         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.118     1.974 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.594     2.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X6Y176         LUT6 (Prop_lut6_I4_O)        0.028     2.596 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     2.596    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.369    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism             -0.451     1.918    
    SLICE_X6Y176         FDCE (Hold_fdce_C_D)         0.087     2.005    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.635%)  route 0.529ns (78.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     1.896    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.014 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.529     2.543    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X3Y168         LUT4 (Prop_lut4_I0_O)        0.028     2.571 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.571    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.376    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.469     1.907    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.061     1.968    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.617     1.895    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.100     1.995 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.544     2.539    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X4Y171         LUT3 (Prop_lut3_I2_O)        0.028     2.567 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o1/O
                         net (fo=1, routed)           0.000     2.567    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                         clock pessimism             -0.470     1.902    
    SLICE_X4Y171         FDCE (Hold_fdce_C_D)         0.060     1.962    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.257%)  route 0.411ns (62.743%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     1.894    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/Q
                         net (fo=2, routed)           0.411     2.405    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[3]
    SLICE_X2Y170         LUT4 (Prop_lut4_I2_O)        0.032     2.437 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1/O
                         net (fo=1, routed)           0.000     2.437    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1
    SLICE_X2Y170         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.085     2.522 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.522    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy[3]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.549 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.549    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.469     1.904    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.039     1.943    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.146ns (20.955%)  route 0.551ns (79.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.619     1.897    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.118     2.015 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/Q
                         net (fo=1, routed)           0.551     2.566    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    SLICE_X4Y166         LUT2 (Prop_lut2_I1_O)        0.028     2.594 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot/O
                         net (fo=1, routed)           0.000     2.594    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                         clock pessimism             -0.451     1.926    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.061     1.987    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.179ns (26.396%)  route 0.499ns (73.604%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.100     1.990 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.499     2.489    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X5Y171         LUT2 (Prop_lut2_I1_O)        0.028     2.517 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<2>/O
                         net (fo=1, routed)           0.000     2.517    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[2]
    SLICE_X5Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.568 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr2
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                         clock pessimism             -0.482     1.890    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.071     1.961    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line193/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y69    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y71    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y68    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y69    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line193/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line193/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y172    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y172    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y174    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y172    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y172    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y166    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y173    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y167    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line193/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line193/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.266ns (19.813%)  route 5.124ns (80.187%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           5.124    11.890    nolabel_line193/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y129         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.382    12.457    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y129         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.031    12.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.251ns (19.585%)  route 5.136ns (80.415%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           5.136    11.886    nolabel_line193/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y128         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.237ns (19.424%)  route 5.132ns (80.576%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.132    11.869    nolabel_line193/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y127         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.379    12.454    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.035    12.419    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.022    12.397    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.262ns (20.510%)  route 4.890ns (79.490%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.890    11.652    nolabel_line193/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y129         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.382    12.457    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y129         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.022    12.400    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.759ns (19.756%)  route 3.084ns (80.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 10.248 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           3.084     9.343    nolabel_line193/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X1Y148         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677    10.248    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y148         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.248    
                         clock uncertainty           -0.035    10.213    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.014    10.227    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.830ns (21.981%)  route 2.944ns (78.019%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 10.239 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.944     9.274    nolabel_line193/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y119         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.668    10.239    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y119         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.239    
                         clock uncertainty           -0.035    10.204    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.006    10.210    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.810ns (21.658%)  route 2.930ns (78.342%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.930     9.240    nolabel_line193/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y125         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663    10.234    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.003    10.202    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.796ns (21.331%)  route 2.934ns (78.669%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           2.934     9.230    nolabel_line193/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X2Y120         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.667    10.238    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y120         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    10.238    
                         clock uncertainty           -0.035    10.203    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)       -0.009    10.194    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         10.194    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.239ns (20.941%)  route 4.679ns (79.059%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.679    11.418    nolabel_line193/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y123         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y123         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.022    12.396    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.811ns (22.921%)  route 2.726ns (77.079%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.726     9.036    nolabel_line193/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y125         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663    10.234    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.006    10.205    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  1.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.023%)  route 0.192ns (59.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y147         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/Q
                         net (fo=9, routed)           0.192     2.540    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[3]
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.028     2.568 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/mux1011/O
                         net (fo=1, routed)           0.000     2.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[7]_rxData[7]_mux_210_OUT[2]
    SLICE_X2Y150         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.087     2.475    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.953%)  route 0.064ns (39.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.100     2.296 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/Q
                         net (fo=2, routed)           0.064     2.360    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[13]
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                         clock pessimism             -0.428     2.207    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.059     2.266    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.100     2.347 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/Q
                         net (fo=1, routed)           0.081     2.428    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[0]
    SLICE_X2Y143         LUT3 (Prop_lut3_I0_O)        0.028     2.456 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[0]_AND_80_o11/O
                         net (fo=1, routed)           0.000     2.456    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[0]_AND_80_o
    SLICE_X2Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.087     2.345    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.573%)  route 0.055ns (35.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/Q
                         net (fo=1, routed)           0.055     2.400    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData[0]
    SLICE_X5Y146         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y146         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0/C
                         clock pessimism             -0.449     2.256    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.032     2.288    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.341%)  route 0.103ns (44.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/Q
                         net (fo=1, routed)           0.103     2.448    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[1]
    SLICE_X6Y139         LUT3 (Prop_lut3_I1_O)        0.028     2.476 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012241/O
                         net (fo=1, routed)           0.000     2.476    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[1]
    SLICE_X6Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.893     2.703    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
                         clock pessimism             -0.427     2.276    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.087     2.363    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.657%)  route 0.087ns (40.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y144         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_1/Q
                         net (fo=10, routed)          0.087     2.432    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel[1]
    SLICE_X6Y144         LUT5 (Prop_lut5_I4_O)        0.028     2.460 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT<6>/O
                         net (fo=1, routed)           0.000     2.460    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT[6]
    SLICE_X6Y144         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y144         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_6/C
                         clock pessimism             -0.449     2.256    
    SLICE_X6Y144         FDRE (Hold_fdre_C_D)         0.087     2.343    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_6
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.256%)  route 0.112ns (46.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/Q
                         net (fo=3, routed)           0.112     2.458    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof
    SLICE_X2Y145         LUT6 (Prop_lut6_I1_O)        0.028     2.486 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o11/O
                         net (fo=1, routed)           0.000     2.486    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o
    SLICE_X2Y145         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y145         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/C
                         clock pessimism             -0.427     2.279    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.087     2.366    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.156ns (34.971%)  route 0.290ns (65.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y150         FDSE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDSE (Prop_fdse_C_Q)         0.100     2.294 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/Q
                         net (fo=4, routed)           0.147     2.441    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[31]
    SLICE_X4Y150         LUT2 (Prop_lut2_I0_O)        0.028     2.469 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          0.143     2.612    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsFb[7]
    SLICE_X5Y149         LUT6 (Prop_lut6_I3_O)        0.028     2.640 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd29b[7]_fcsCal[21]_XOR_93_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.640    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd29b[7]_fcsCal[21]_XOR_93_o
    SLICE_X5Y149         FDSE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDSE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
                         clock pessimism             -0.247     2.459    
    SLICE_X5Y149         FDSE (Hold_fdse_C_D)         0.060     2.519    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.630%)  route 0.064ns (33.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/Q
                         net (fo=2, routed)           0.064     2.409    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow
    SLICE_X4Y143         LUT3 (Prop_lut3_I0_O)        0.028     2.437 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe_rstpot/O
                         net (fo=1, routed)           0.000     2.437    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe_rstpot
    SLICE_X4Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y143         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/C
                         clock pessimism             -0.449     2.256    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.060     2.316    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/Q
                         net (fo=1, routed)           0.094     2.438    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[3]
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.466 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT61/O
                         net (fo=1, routed)           0.000     2.466    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[3]
    SLICE_X2Y137         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.892     2.702    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y137         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
                         clock pessimism             -0.445     2.257    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.087     2.344    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y29   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X3Y142   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y139   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y139   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y139   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y140   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X3Y142   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y143   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y145   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y145   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y145   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y145   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y144   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y145   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y146   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y146   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y143   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orTim/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X75Y196  nolabel_line193/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X76Y196  nolabel_line193/RX_CNT_reg[6]_inv/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y138   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y140   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y140   nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.488ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.319ns (10.396%)  route 2.749ns (89.604%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 43.949 - 40.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.342    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDCE (Prop_fdce_C_Q)         0.223     4.565 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.064     5.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X6Y171         LUT4 (Prop_lut4_I1_O)        0.043     5.672 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.067     6.739    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X4Y172         LUT4 (Prop_lut4_I0_O)        0.053     6.792 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_510/O
                         net (fo=1, routed)           0.619     7.410    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_251
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    43.949    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.269    
                         clock uncertainty           -0.035    44.234    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.335    43.899    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.899    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 36.488    

Slack (MET) :             36.569ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.408ns (13.683%)  route 2.574ns (86.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 43.949 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.223     4.578 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.164     5.742    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT4 (Prop_lut4_I3_O)        0.049     5.791 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.686     6.477    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         LUT4 (Prop_lut4_I2_O)        0.136     6.613 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_446/O
                         net (fo=1, routed)           0.724     7.337    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_219
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    43.949    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.269    
                         clock uncertainty           -0.035    44.234    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.906    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.906    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 36.569    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.309ns (10.395%)  route 2.663ns (89.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y172         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.223     4.564 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.108     5.672    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.043     5.715 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.892     6.607    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X5Y173         LUT4 (Prop_lut4_I3_O)        0.043     6.650 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_508/O
                         net (fo=1, routed)           0.663     7.314    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_250
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.264    
                         clock uncertainty           -0.035    44.229    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.986    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.986    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.755ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.345ns (10.603%)  route 2.909ns (89.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.441     7.495    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.538 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.320    44.294    
                         clock uncertainty           -0.035    44.259    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    44.293    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         44.293    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                 36.755    

Slack (MET) :             36.805ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.345ns (10.770%)  route 2.858ns (89.230%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.391     7.444    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X3Y174         LUT6 (Prop_lut6_I2_O)        0.043     7.487 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.487    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.320    44.295    
                         clock uncertainty           -0.035    44.260    
    SLICE_X3Y174         FDCE (Setup_fdce_C_D)        0.033    44.293    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         44.293    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 36.805    

Slack (MET) :             36.870ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.345ns (10.992%)  route 2.794ns (89.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.326     7.380    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.423 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476231/O
                         net (fo=1, routed)           0.000     7.423    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[2]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                         clock pessimism              0.320    44.294    
                         clock uncertainty           -0.035    44.259    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    44.293    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2
  -------------------------------------------------------------------
                         required time                         44.293    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 36.870    

Slack (MET) :             36.926ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.345ns (11.195%)  route 2.737ns (88.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.269     7.323    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y175         LUT6 (Prop_lut6_I2_O)        0.043     7.366 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     7.366    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism              0.320    44.294    
                         clock uncertainty           -0.035    44.259    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)        0.033    44.292    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         44.292    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 36.926    

Slack (MET) :             36.957ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.964ns (31.795%)  route 2.068ns (68.205%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.390 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.390    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    44.347    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         44.347    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 36.957    

Slack (MET) :             36.974ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.947ns (31.411%)  route 2.068ns (68.589%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.373 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.373    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    44.347    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         44.347    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                 36.974    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.909ns (30.535%)  route 2.068ns (69.465%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.335 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.335    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[20]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    44.347    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         44.347    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 37.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.415 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.415    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.436     2.020    
    SLICE_X6Y171         FDRE (Hold_fdre_C_D)         0.096     2.116    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.146ns (22.113%)  route 0.514ns (77.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.144 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.514     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X4Y169         LUT5 (Prop_lut5_I4_O)        0.028     2.686 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.686    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.405     2.053    
    SLICE_X4Y169         FDCE (Hold_fdce_C_D)         0.060     2.113    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.970%)  route 0.547ns (81.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.547     2.667    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X4Y176         LUT6 (Prop_lut6_I1_O)        0.028     2.695 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.695    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.405     2.048    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.060     2.108    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.856%)  route 0.551ns (81.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     2.024    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.100     2.124 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/Q
                         net (fo=7, routed)           0.551     2.675    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[5]
    SLICE_X3Y168         LUT3 (Prop_lut3_I0_O)        0.028     2.703 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<5>11/O
                         net (fo=1, routed)           0.000     2.703    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[5]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
                         clock pessimism             -0.405     2.055    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.060     2.115    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.727%)  route 0.594ns (80.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.986    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y174         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.118     2.104 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.594     2.698    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X6Y176         LUT6 (Prop_lut6_I4_O)        0.028     2.726 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     2.726    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism             -0.405     2.048    
    SLICE_X6Y176         FDCE (Hold_fdce_C_D)         0.087     2.135    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.635%)  route 0.529ns (78.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.144 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.529     2.673    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X3Y168         LUT4 (Prop_lut4_I0_O)        0.028     2.701 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.701    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.423     2.037    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.061     2.098    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.100     2.125 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.544     2.669    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X4Y171         LUT3 (Prop_lut3_I2_O)        0.028     2.697 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o1/O
                         net (fo=1, routed)           0.000     2.697    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                         clock pessimism             -0.424     2.032    
    SLICE_X4Y171         FDCE (Hold_fdce_C_D)         0.060     2.092    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.257%)  route 0.411ns (62.743%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     2.024    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     2.124 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/Q
                         net (fo=2, routed)           0.411     2.535    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[3]
    SLICE_X2Y170         LUT4 (Prop_lut4_I2_O)        0.032     2.567 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1/O
                         net (fo=1, routed)           0.000     2.567    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1
    SLICE_X2Y170         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.085     2.652 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.652    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy[3]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.679 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.679    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.423     2.034    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.039     2.073    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.146ns (20.955%)  route 0.551ns (79.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.619     2.027    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.118     2.145 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/Q
                         net (fo=1, routed)           0.551     2.696    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    SLICE_X4Y166         LUT2 (Prop_lut2_I1_O)        0.028     2.724 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot/O
                         net (fo=1, routed)           0.000     2.724    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                         clock pessimism             -0.405     2.056    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.061     2.117    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.179ns (26.396%)  route 0.499ns (73.604%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.499     2.619    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X5Y171         LUT2 (Prop_lut2_I1_O)        0.028     2.647 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<2>/O
                         net (fo=1, routed)           0.000     2.647    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[2]
    SLICE_X5Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.698 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.698    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr2
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                         clock pessimism             -0.436     2.020    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.071     2.091    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y69   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y71   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y68   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y69   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line193/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line193/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y171   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y171   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y166   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y172   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X5Y172   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X5Y172   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X5Y174   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y172   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X5Y172   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y166   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y171   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y171   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X8Y164   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         20.000      19.650     SLICE_X1Y170   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X1Y170   nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line193/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             28.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.448ns (11.750%)  route 3.365ns (88.250%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 36.920 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.043     7.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.418     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y139        LUT5 (Prop_lut5_I4_O)        0.043     7.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.419     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257    36.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.497    37.417    
                         clock uncertainty           -0.035    37.381    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.304    37.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.907    

Slack (MET) :             29.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.411ns (11.633%)  route 3.122ns (88.367%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 36.918 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.049     7.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.595     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X72Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.255    36.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X72Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.497    37.415    
                         clock uncertainty           -0.035    37.379    
    SLICE_X72Y136        FDRE (Setup_fdre_C_R)       -0.397    36.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 29.092    

Slack (MET) :             29.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.411ns (11.633%)  route 3.122ns (88.367%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 36.918 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.215     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT5 (Prop_lut5_I2_O)        0.126     5.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.049     7.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.595     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X72Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.255    36.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X72Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.497    37.415    
                         clock uncertainty           -0.035    37.379    
    SLICE_X72Y136        FDRE (Setup_fdre_C_R)       -0.397    36.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 29.092    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.800ns (20.621%)  route 3.080ns (79.379%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 36.748 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.171     5.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y169        LUT4 (Prop_lut4_I3_O)        0.123     5.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.599     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y169        LUT6 (Prop_lut6_I4_O)        0.043     6.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y168        LUT5 (Prop_lut5_I1_O)        0.043     7.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.618     8.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y165        LUT3 (Prop_lut3_I1_O)        0.043     8.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.085    36.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.590    37.338    
                         clock uncertainty           -0.035    37.302    
    SLICE_X51Y165        FDRE (Setup_fdre_C_D)        0.034    37.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.336    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.800ns (20.891%)  route 3.029ns (79.109%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 36.748 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.171     5.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y169        LUT4 (Prop_lut4_I3_O)        0.123     5.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.599     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y169        LUT6 (Prop_lut6_I4_O)        0.043     6.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y168        LUT5 (Prop_lut5_I1_O)        0.043     7.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.568     8.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X52Y166        LUT3 (Prop_lut3_I1_O)        0.043     8.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X52Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.085    36.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.570    37.318    
                         clock uncertainty           -0.035    37.282    
    SLICE_X52Y166        FDRE (Setup_fdre_C_D)        0.064    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 29.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.639%)  route 0.110ns (52.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X77Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDCE (Prop_fdce_C_Q)         0.100     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.110     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X78Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.800     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.478     2.254    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.100     2.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.054     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X66Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -0.497     2.242    
    SLICE_X66Y134        FDRE (Hold_fdre_C_D)         0.059     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.674%)  route 0.100ns (52.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDCE (Prop_fdce_C_Q)         0.091     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.100     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X78Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.800     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.496     2.236    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.568%)  route 0.213ns (62.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X77Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.213     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X80Y136        LUT3 (Prop_lut3_I1_O)        0.028     2.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X80Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.809     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X80Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.318     2.423    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.060     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDCE (Prop_fdce_C_Q)         0.091     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X78Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.801     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.497     2.236    
    SLICE_X78Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDCE (Prop_fdce_C_Q)         0.100     2.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.052     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[4]
    SLICE_X65Y135        LUT5 (Prop_lut5_I4_O)        0.028     2.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.000     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X65Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.808     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X65Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.497     2.243    
    SLICE_X65Y135        FDCE (Hold_fdce_C_D)         0.061     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.508     2.229    
    SLICE_X71Y133        FDCE (Hold_fdce_C_D)         0.047     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDPE (Prop_fdpe_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X73Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.508     2.229    
    SLICE_X73Y133        FDPE (Hold_fdpe_C_D)         0.047     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.100     2.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X85Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.507     2.232    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.047     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDCE (Prop_fdce_C_Q)         0.100     2.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.802     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.507     2.227    
    SLICE_X83Y128        FDCE (Hold_fdce_C_D)         0.047     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X79Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           32  Failing Endpoints,  Worst Slack       -0.621ns,  Total Violation      -16.419ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.417ns  (logic 0.543ns (7.321%)  route 6.874ns (92.679%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428   103.867    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.000   103.735    
                         clock uncertainty           -0.185   103.550    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.246    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        103.246    
                         arrival time                        -103.867    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.417ns  (logic 0.543ns (7.321%)  route 6.874ns (92.679%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428   103.867    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[14]/C
                         clock pessimism              0.000   103.735    
                         clock uncertainty           -0.185   103.550    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.246    irMrsyncTime_reg[14]
  -------------------------------------------------------------------
                         required time                        103.246    
                         arrival time                        -103.867    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.417ns  (logic 0.543ns (7.321%)  route 6.874ns (92.679%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428   103.867    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[15]/C
                         clock pessimism              0.000   103.735    
                         clock uncertainty           -0.185   103.550    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.246    irMrsyncTime_reg[15]
  -------------------------------------------------------------------
                         required time                        103.246    
                         arrival time                        -103.867    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.417ns  (logic 0.543ns (7.321%)  route 6.874ns (92.679%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 103.735 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.428   103.867    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.318   103.735    CLK_10M_BUFG
    SLICE_X45Y112        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.000   103.735    
                         clock uncertainty           -0.185   103.550    
    SLICE_X45Y112        FDRE (Setup_fdre_C_R)       -0.304   103.246    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        103.246    
                         arrival time                        -103.867    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.359ns  (logic 0.543ns (7.378%)  route 6.816ns (92.622%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.370   103.809    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.000   103.736    
                         clock uncertainty           -0.185   103.551    
    SLICE_X44Y110        FDSE (Setup_fdse_C_S)       -0.304   103.247    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        103.247    
                         arrival time                        -103.809    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.357ns  (logic 0.543ns (7.380%)  route 6.814ns (92.620%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368   103.807    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.000   103.736    
                         clock uncertainty           -0.185   103.551    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.247    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.247    
                         arrival time                        -103.807    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.357ns  (logic 0.543ns (7.380%)  route 6.814ns (92.620%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368   103.807    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.000   103.736    
                         clock uncertainty           -0.185   103.551    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.247    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.247    
                         arrival time                        -103.807    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.357ns  (logic 0.543ns (7.380%)  route 6.814ns (92.620%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368   103.807    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.000   103.736    
                         clock uncertainty           -0.185   103.551    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.247    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.247    
                         arrival time                        -103.807    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.357ns  (logic 0.543ns (7.380%)  route 6.814ns (92.620%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 103.736 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.368   103.807    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.319   103.736    CLK_10M_BUFG
    SLICE_X45Y110        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.000   103.736    
                         clock uncertainty           -0.185   103.551    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.304   103.247    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.247    
                         arrival time                        -103.807    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.352ns  (logic 0.543ns (7.386%)  route 6.809ns (92.614%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 103.734 - 100.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 96.450 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.450    96.450    LOC_REG/CLK
    SLICE_X47Y111        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.223    96.673 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           4.246   100.919    TEST_MRSYNC_FRQ_0[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.043   100.962 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.962    irTestMrsync_i_3_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   101.110 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.200   101.310    irMrsyncTime0
    SLICE_X46Y113        LUT2 (Prop_lut2_I0_O)        0.129   101.439 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.363   103.802    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.317   103.734    CLK_10M_BUFG
    SLICE_X45Y114        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.000   103.734    
                         clock uncertainty           -0.185   103.549    
    SLICE_X45Y114        FDRE (Setup_fdre_C_R)       -0.304   103.245    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        103.245    
                         arrival time                        -103.802    
  -------------------------------------------------------------------
                         slack                                 -0.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.863ns (27.412%)  route 2.285ns (72.588%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.259     1.259    LOC_REG/CLK
    SLICE_X54Y108        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDCE (Prop_fdce_C_Q)         0.206     1.465 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.722     2.187    TEST_PSPILL_POS[5]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.036     2.223 r  irSpillTime[0]_i_51/O
                         net (fo=1, routed)           0.000     2.223    irSpillTime[0]_i_51_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.083     2.306 r  irSpillTime_reg[0]_i_31/O[1]
                         net (fo=1, routed)           0.679     2.985    irSpillTime1[5]
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.101     3.086 r  irSpillTime[0]_i_18/O
                         net (fo=1, routed)           0.000     3.086    irSpillTime[0]_i_18_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     3.287 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.287    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.330 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.330    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.418 f  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.885     4.302    irSpillTime0
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.105     4.407 r  irTestSpill_i_1/O
                         net (fo=1, routed)           0.000     4.407    irTestSpill_i_1_n_0
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
                         clock pessimism              0.000     4.012    
                         clock uncertainty            0.185     4.197    
    SLICE_X47Y109        FDRE (Hold_fdre_C_D)         0.154     4.351    irTestSpill_reg
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 LOC_REG/x2B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.544ns (16.893%)  route 2.676ns (83.107%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.316     1.316    LOC_REG/CLK
    SLICE_X49Y111        FDCE                                         r  LOC_REG/x2B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.178     1.494 r  LOC_REG/x2B_Reg_reg[4]/Q
                         net (fo=2, routed)           2.676     4.170    TEST_MRSYNC_FRQ_0[4]
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.036     4.206 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     4.206    irTestMrsync_i_13_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     4.407 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.407    irTestMrsync_reg_i_6_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     4.450 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.450    irTestMrsync_reg_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     4.536 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     4.536    irMrsyncTime0
    SLICE_X44Y113        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.451     4.011    CLK_10M_BUFG
    SLICE_X44Y113        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     4.011    
                         clock uncertainty            0.185     4.196    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.156     4.352    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.517ns (19.739%)  route 2.102ns (80.261%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.065     3.215    irSpillTime[0]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.815     2.061    CLK_10M_BUFG
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[4]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.185     2.246    
    SLICE_X50Y105        FDRE (Hold_fdre_C_R)         0.006     2.252    irSpillTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.517ns (19.739%)  route 2.102ns (80.261%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.065     3.215    irSpillTime[0]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.815     2.061    CLK_10M_BUFG
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[5]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.185     2.246    
    SLICE_X50Y105        FDRE (Hold_fdre_C_R)         0.006     2.252    irSpillTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.517ns (19.739%)  route 2.102ns (80.261%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.065     3.215    irSpillTime[0]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.815     2.061    CLK_10M_BUFG
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[6]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.185     2.246    
    SLICE_X50Y105        FDRE (Hold_fdre_C_R)         0.006     2.252    irSpillTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.517ns (19.739%)  route 2.102ns (80.261%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.065     3.215    irSpillTime[0]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.815     2.061    CLK_10M_BUFG
    SLICE_X50Y105        FDRE                                         r  irSpillTime_reg[7]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.185     2.246    
    SLICE_X50Y105        FDRE (Hold_fdre_C_R)         0.006     2.252    irSpillTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.517ns (19.695%)  route 2.108ns (80.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.071     3.221    irSpillTime[0]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.814     2.060    CLK_10M_BUFG
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.185     2.245    
    SLICE_X50Y109        FDRE (Hold_fdre_C_R)         0.006     2.251    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.517ns (19.695%)  route 2.108ns (80.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.071     3.221    irSpillTime[0]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.814     2.060    CLK_10M_BUFG
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.185     2.245    
    SLICE_X50Y109        FDRE (Hold_fdre_C_R)         0.006     2.251    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.517ns (19.695%)  route 2.108ns (80.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.071     3.221    irSpillTime[0]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.814     2.060    CLK_10M_BUFG
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.185     2.245    
    SLICE_X50Y109        FDRE (Hold_fdre_C_R)         0.006     2.251    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.517ns (19.695%)  route 2.108ns (80.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.596     0.596    LOC_REG/CLK
    SLICE_X52Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.118     0.714 r  LOC_REG/x23_Reg_reg[0]/Q
                         net (fo=4, routed)           0.453     1.167    TEST_PSPILL_POS[0]
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.195 r  irSpillTime[0]_i_56/O
                         net (fo=1, routed)           0.000     1.195    irSpillTime[0]_i_56_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.245 r  irSpillTime_reg[0]_i_32/O[0]
                         net (fo=1, routed)           0.408     1.653    irSpillTime1[0]
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.066     1.719 r  irSpillTime[0]_i_19/O
                         net (fo=1, routed)           0.000     1.719    irSpillTime[0]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.833 r  irSpillTime_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.833    irSpillTime_reg[0]_i_9_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.858 r  irSpillTime_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.858    irSpillTime_reg[0]_i_5_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.905 r  irSpillTime_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.176     2.081    irSpillTime0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.069     2.150 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.071     3.221    irSpillTime[0]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.814     2.060    CLK_10M_BUFG
    SLICE_X50Y109        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.185     2.245    
    SLICE_X50Y109        FDRE (Hold_fdre_C_R)         0.006     2.251    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.284    11.284    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.321ns  (logic 1.259ns (54.243%)  route 1.062ns (45.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line193/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line193/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.062     2.321    nolabel_line193/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X11Y177        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.154    11.154    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.154    
                         clock uncertainty           -0.025    11.129    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.022    11.107    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  8.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.235ns  (logic 0.649ns (52.547%)  route 0.586ns (47.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line193/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line193/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.586     1.235    nolabel_line193/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X11Y177        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.779     0.779    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.025     0.804    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.040     0.844    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.853     0.853    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line193/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.309ns (17.147%)  route 1.493ns (82.853%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 6.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.465     4.700    TEST_PSPILL
    SLICE_X38Y105        LUT3 (Prop_lut3_I2_O)        0.043     4.743 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.278     5.021    TEST_MRSYNC
    SLICE_X37Y105        LUT4 (Prop_lut4_I0_O)        0.043     5.064 r  MR_SYNC_inferred_i_1/O
                         net (fo=3, routed)           0.750     5.814    ila_0/inst/ila_core_inst/TRIGGER_I[68]
    SLICE_X22Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.325     6.325    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000     6.325    
                         clock uncertainty           -0.185     6.140    
    SLICE_X22Y118        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     6.118    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.266ns (15.697%)  route 1.429ns (84.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.465     4.700    TEST_PSPILL
    SLICE_X38Y105        LUT3 (Prop_lut3_I2_O)        0.043     4.743 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.963     5.707    ila_0/inst/ila_core_inst/TRIGGER_I[46]
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.324     6.324    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000     6.324    
                         clock uncertainty           -0.185     6.139    
    SLICE_X22Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     6.103    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.309ns (19.338%)  route 1.289ns (80.662%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 6.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.465     4.700    TEST_PSPILL
    SLICE_X38Y105        LUT3 (Prop_lut3_I2_O)        0.043     4.743 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.278     5.021    TEST_MRSYNC
    SLICE_X37Y105        LUT4 (Prop_lut4_I0_O)        0.043     5.064 r  MR_SYNC_inferred_i_1/O
                         net (fo=3, routed)           0.546     5.610    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X37Y117        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.318     6.318    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X37Y117        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     6.318    
                         clock uncertainty           -0.185     6.133    
    SLICE_X37Y117        FDRE (Setup_fdre_C_D)       -0.022     6.111    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            syncEdge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.309ns (17.927%)  route 1.415ns (82.073%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 6.492 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.465     4.700    TEST_PSPILL
    SLICE_X38Y105        LUT3 (Prop_lut3_I2_O)        0.043     4.743 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.278     5.021    TEST_MRSYNC
    SLICE_X37Y105        LUT4 (Prop_lut4_I0_O)        0.043     5.064 r  MR_SYNC_inferred_i_1/O
                         net (fo=3, routed)           0.672     5.736    MR_SYNC
    SLICE_X37Y87         FDRE                                         r  syncEdge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.492     6.492    CLK_200M
    SLICE_X37Y87         FDRE                                         r  syncEdge_reg[0]/C
                         clock pessimism              0.000     6.492    
                         clock uncertainty           -0.185     6.307    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)       -0.022     6.285    syncEdge_reg[0]
  -------------------------------------------------------------------
                         required time                          6.285    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.266ns (18.241%)  route 1.192ns (81.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 6.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.343     4.578    TEST_PSPILL
    SLICE_X44Y105        LUT4 (Prop_lut4_I0_O)        0.043     4.621 r  PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.849     5.470    ila_0/inst/ila_core_inst/TRIGGER_I[67]
    SLICE_X22Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.325     6.325    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/CLK
                         clock pessimism              0.000     6.325    
                         clock uncertainty           -0.185     6.140    
    SLICE_X22Y118        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     6.106    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.266ns (18.887%)  route 1.142ns (81.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 6.317 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.465     4.700    TEST_PSPILL
    SLICE_X38Y105        LUT3 (Prop_lut3_I2_O)        0.043     4.743 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.677     5.420    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X39Y116        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.317     6.317    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X39Y116        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.185     6.132    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)       -0.019     6.113    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.266ns (20.088%)  route 1.058ns (79.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.343     4.578    TEST_PSPILL
    SLICE_X44Y105        LUT4 (Prop_lut4_I0_O)        0.043     4.621 r  PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.715     5.336    top_tdc/PSPILL
    SLICE_X44Y84         FDRE                                         r  top_tdc/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.486     6.486    top_tdc/CLK_200M
    SLICE_X44Y84         FDRE                                         r  top_tdc/SPL_REG_reg[0]/C
                         clock pessimism              0.000     6.486    
                         clock uncertainty           -0.185     6.301    
    SLICE_X44Y84         FDRE (Setup_fdre_C_D)       -0.022     6.279    top_tdc/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          6.279    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.266ns (24.388%)  route 0.825ns (75.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 6.313 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.343     4.578    TEST_PSPILL
    SLICE_X44Y105        LUT4 (Prop_lut4_I0_O)        0.043     4.621 r  PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.482     5.103    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X44Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.313     6.313    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     6.313    
                         clock uncertainty           -0.185     6.128    
    SLICE_X44Y118        FDRE (Setup_fdre_C_D)       -0.022     6.106    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.223ns (21.829%)  route 0.799ns (78.171%))
  Logic Levels:           0  
  Clock Path Skew:        -2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.454     4.014    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.223     4.237 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.799     5.036    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.316     6.316    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     6.316    
                         clock uncertainty           -0.185     6.131    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)       -0.031     6.100    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.223ns (23.223%)  route 0.737ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          1.452     4.012    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.223     4.235 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.737     4.972    ila_0/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.324     6.324    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     6.324    
                         clock uncertainty           -0.185     6.139    
    SLICE_X22Y120        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069     6.208    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.957%)  route 0.245ns (71.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.628     1.799    CLK_10M_BUFG
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDSE (Prop_fdse_C_Q)         0.100     1.899 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.245     2.144    ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.845     0.845    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.185     1.030    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.129    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.307%)  route 0.230ns (69.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.626     1.797    CLK_10M_BUFG
    SLICE_X44Y113        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.100     1.897 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.230     2.127    irTestMrsync
    SLICE_X39Y110        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.849     0.849    CLK_200M
    SLICE_X39Y110        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.185     1.034    
    SLICE_X39Y110        FDRE (Hold_fdre_C_D)         0.040     1.074    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.884%)  route 0.286ns (74.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.629     1.800    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     1.900 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.286     2.186    ila_0/inst/ila_core_inst/TRIGGER_I[62]
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.845     0.845    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.185     1.030    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.124    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.523%)  route 0.251ns (71.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.627     1.798    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.251     2.149    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X40Y116        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.844     0.844    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X40Y116        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.185     1.029    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.043     1.072    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.244%)  route 0.371ns (78.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.629     1.800    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     1.900 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.371     2.271    ila_0/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.845     0.845    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.185     1.030    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.184    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.271%)  route 0.281ns (73.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.629     1.800    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     1.900 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.281     2.181    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.843     0.843    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.185     1.028    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.041     1.069    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.696%)  route 0.289ns (74.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.628     1.799    CLK_10M_BUFG
    SLICE_X44Y110        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDSE (Prop_fdse_C_Q)         0.100     1.899 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.289     2.188    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.843     0.843    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.185     1.028    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.040     1.068    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.100ns (17.754%)  route 0.463ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.627     1.798    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.463     2.361    ila_0/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.850     0.850    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y120        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.185     1.035    
    SLICE_X22Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.189    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.100ns (19.284%)  route 0.419ns (80.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.629     1.800    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     1.900 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.419     2.319    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.843     0.843    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.185     1.028    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.038     1.066    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 irTestSpill_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.128ns (22.350%)  route 0.445ns (77.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=66, routed)          0.627     1.798    CLK_10M_BUFG
    SLICE_X47Y109        FDRE                                         r  irTestSpill_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  irTestSpill_reg/Q
                         net (fo=5, routed)           0.189     2.087    TEST_PSPILL
    SLICE_X44Y105        LUT4 (Prop_lut4_I0_O)        0.028     2.115 r  PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.256     2.371    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X44Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.840     0.840    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X44Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.185     1.025    
    SLICE_X44Y118        FDRE (Hold_fdre_C_D)         0.040     1.065    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  1.306    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.796ns,  Total Violation       -8.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 26.155 - 25.000 ) 
    Source Clock Delay      (SCD):    4.360ns = ( 28.360 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    25.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.285    28.360    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.236    28.596 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.110    28.706    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155    26.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.155    
                         clock uncertainty           -0.154    26.001    
    SLICE_X11Y171        FDCE (Setup_fdce_C_D)       -0.091    25.910    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -28.706    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 26.155 - 25.000 ) 
    Source Clock Delay      (SCD):    4.360ns = ( 28.360 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    25.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.285    28.360    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.236    28.596 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109    28.705    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155    26.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.155    
                         clock uncertainty           -0.154    26.001    
    SLICE_X11Y171        FDCE (Setup_fdce_C_D)       -0.088    25.913    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.913    
                         arrival time                         -28.705    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.320ns  (logic 0.204ns (63.750%)  route 0.116ns (36.250%))
  Logic Levels:           0  
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 26.153 - 25.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 28.359 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    25.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.284    28.359    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDCE (Prop_fdce_C_Q)         0.204    28.563 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.116    28.679    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.153    26.153    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.153    
                         clock uncertainty           -0.154    25.999    
    SLICE_X8Y172         FDCE (Setup_fdce_C_D)       -0.070    25.929    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.929    
                         arrival time                         -28.679    
  -------------------------------------------------------------------
                         slack                                 -2.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.580     1.858    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDCE (Prop_fdce_C_Q)         0.091     1.949 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.060     2.009    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.779     0.779    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.154     0.933    
    SLICE_X8Y172         FDCE (Hold_fdce_C_D)         0.006     0.939    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.859    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.107     1.966 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.019    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.780     0.780    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.154     0.934    
    SLICE_X11Y171        FDCE (Hold_fdce_C_D)         0.011     0.945    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.859    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.107     1.966 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.054     2.020    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.780     0.780    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.154     0.934    
    SLICE_X11Y171        FDCE (Hold_fdce_C_D)         0.011     0.945    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.965ns,  Total Violation      -37.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 nolabel_line193/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.516ns  (logic 0.266ns (51.571%)  route 0.250ns (48.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 26.088 - 25.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 28.536 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    28.536    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDPE                                         r  nolabel_line193/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.759 f  nolabel_line193/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.250    29.009    nolabel_line193/sel
    SLICE_X77Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.052 r  nolabel_line193/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.052    nolabel_line193/GMII_1000M_i_1_n_0
    SLICE_X77Y196        FDCE                                         r  nolabel_line193/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.088    26.088    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDCE                                         r  nolabel_line193/GMII_1000M_reg/C
                         clock pessimism              0.000    26.088    
                         clock uncertainty           -0.035    26.053    
    SLICE_X77Y196        FDCE (Setup_fdce_C_D)        0.034    26.087    nolabel_line193/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.087    
                         arrival time                         -29.052    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 26.387 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y138         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDCE (Prop_fdce_C_Q)         0.223    29.063 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.188    29.251    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y138         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.387    26.387    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y138         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.387    
                         clock uncertainty           -0.035    26.352    
    SLICE_X5Y138         FDRE (Setup_fdre_C_D)       -0.010    26.342    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.342    
                         arrival time                         -29.251    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.410ns  (logic 0.223ns (54.338%)  route 0.187ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 26.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.187    29.254    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.390    26.390    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.390    
                         clock uncertainty           -0.035    26.355    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)       -0.009    26.346    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -29.254    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.409ns  (logic 0.223ns (54.537%)  route 0.186ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 26.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.186    29.252    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.390    26.390    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.390    
                         clock uncertainty           -0.035    26.355    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)       -0.009    26.346    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -29.252    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 26.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.842ns = ( 28.842 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.525    28.842    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.204    29.046 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.111    29.158    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.389    26.389    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.389    
                         clock uncertainty           -0.035    26.354    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.101    26.253    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.253    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 26.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.842ns = ( 28.842 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.525    28.842    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.204    29.046 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.110    29.156    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.389    26.389    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.389    
                         clock uncertainty           -0.035    26.354    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.091    26.263    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.263    
                         arrival time                         -29.156    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 26.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.842ns = ( 28.842 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.525    28.842    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.204    29.046 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.110    29.156    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.389    26.389    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.389    
                         clock uncertainty           -0.035    26.354    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.091    26.263    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.263    
                         arrival time                         -29.156    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 26.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.204    29.047 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.110    29.157    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.390    26.390    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.390    
                         clock uncertainty           -0.035    26.355    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)       -0.091    26.264    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.264    
                         arrival time                         -29.157    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.880ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.109    29.157    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.391    26.391    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)       -0.078    26.278    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -29.157    
  -------------------------------------------------------------------
                         slack                                 -2.880    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.110    29.158    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.391    26.391    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)       -0.070    26.286    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.286    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                 -2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.887%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.052     2.398    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.033     0.963    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.993%)  route 0.054ns (35.007%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.400    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.032     0.962    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.054     2.390    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.894     0.894    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.035     0.929    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.011     0.940    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.054     2.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.011     0.941    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.054     2.390    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.894     0.894    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.035     0.929    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.009     0.938    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.054     2.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.007     0.937    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.055     2.392    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.894     0.894    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.035     0.929    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.008     0.937    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.054     2.391    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.006     0.936    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.053     2.390    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.895     0.895    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X2Y142         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.002     0.932    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y138         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.092     2.435    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y138         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.893     0.893    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y138         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.893    
                         clock uncertainty            0.035     0.928    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.047     0.975    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.460    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.236     4.523 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.110     4.633    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.155    
                         clock uncertainty           -0.035     6.120    
    SLICE_X11Y171        FDCE (Setup_fdce_C_D)       -0.091     6.029    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.236     4.523 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109     4.632    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.155    
                         clock uncertainty           -0.035     6.120    
    SLICE_X11Y171        FDCE (Setup_fdce_C_D)       -0.088     6.032    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.204ns (63.750%)  route 0.116ns (36.250%))
  Logic Levels:           0  
  Clock Path Skew:        -3.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 6.153 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.286    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDCE (Prop_fdce_C_Q)         0.204     4.490 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.116     4.606    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.153     6.153    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.153    
                         clock uncertainty           -0.035     6.118    
    SLICE_X8Y172         FDCE (Setup_fdce_C_D)       -0.070     6.048    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.580     1.988    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDCE (Prop_fdce_C_Q)         0.091     2.079 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.060     2.139    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.779     0.779    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y172         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.035     0.814    
    SLICE_X8Y172         FDCE (Hold_fdce_C_D)         0.006     0.820    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.107     2.096 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.149    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.780     0.780    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X11Y171        FDCE (Hold_fdce_C_D)         0.011     0.826    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.107     2.096 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.054     2.150    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.780     0.780    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X11Y171        FDCE (Hold_fdce_C_D)         0.011     0.826    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.678%)  route 0.352ns (63.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.352     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X85Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y128        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 32.354    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.707%)  route 0.368ns (62.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.368     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y128        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.400    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.049%)  route 0.293ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.293     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y128        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 32.413    

Slack (MET) :             32.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.699%)  route 0.285ns (58.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y133        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.285     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y133        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 32.452    

Slack (MET) :             32.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.119%)  route 0.294ns (56.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X85Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y128        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.474    

Slack (MET) :             32.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.244%)  route 0.293ns (56.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X69Y134        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y134        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 32.505    

Slack (MET) :             32.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.824%)  route 0.286ns (56.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y133        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X74Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y133        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 32.512    

Slack (MET) :             32.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.659%)  route 0.276ns (55.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y133        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.523    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           24  Failing Endpoints,  Worst Slack       -2.072ns,  Total Violation      -36.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.542ns  (logic 0.204ns (3.681%)  route 5.338ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.291    16.291    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.204    16.495 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.338    21.833    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.093    19.761    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.761    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.533ns  (logic 0.223ns (4.031%)  route 5.310ns (95.969%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 16.346 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.346    16.346    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.223    16.569 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.310    21.879    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.008    19.846    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                 -2.033    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.407ns  (logic 0.236ns (4.364%)  route 5.171ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    16.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.236    16.525 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.171    21.696    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.069    19.785    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.785    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.373ns  (logic 0.259ns (4.820%)  route 5.114ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 20.009 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.347    16.347    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.259    16.606 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.114    21.720    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.215    20.009    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    20.009    
                         clock uncertainty           -0.154    19.855    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)       -0.019    19.836    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -21.720    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.880ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.396ns  (logic 0.259ns (4.800%)  route 5.137ns (95.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 19.955 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    16.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.259    16.548 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.137    21.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.161    19.955    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    19.955    
                         clock uncertainty           -0.154    19.801    
    SLICE_X8Y164         FDRE (Setup_fdre_C_D)        0.004    19.805    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 -1.880    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.175ns  (logic 0.236ns (4.560%)  route 4.939ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 19.955 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    16.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.236    16.525 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           4.939    21.464    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.161    19.955    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    19.955    
                         clock uncertainty           -0.154    19.801    
    SLICE_X8Y164         FDRE (Setup_fdre_C_D)       -0.072    19.729    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                         -21.464    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.129ns  (logic 0.204ns (3.978%)  route 4.925ns (96.022%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.290    16.290    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.204    16.494 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.925    21.419    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X7Y167         FDRE (Setup_fdre_C_D)       -0.114    19.739    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.739    
                         arrival time                         -21.419    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.202ns  (logic 0.266ns (5.114%)  route 4.936ns (94.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 19.952 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    16.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.223    16.512 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.936    21.448    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X10Y168        LUT2 (Prop_lut2_I1_O)        0.043    21.491 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    21.491    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.158    19.952    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    19.952    
                         clock uncertainty           -0.154    19.798    
    SLICE_X10Y168        FDRE (Setup_fdre_C_D)        0.064    19.862    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         19.862    
                         arrival time                         -21.491    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.091ns  (logic 0.204ns (4.007%)  route 4.887ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.291    16.291    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.204    16.495 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.887    21.382    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.080    19.774    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.774    
                         arrival time                         -21.382    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.606ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.095ns  (logic 0.223ns (4.377%)  route 4.872ns (95.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 16.346 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.346    16.346    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.223    16.569 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.872    21.441    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285    17.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.019    19.835    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                         -21.441    
  -------------------------------------------------------------------
                         slack                                 -1.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line193/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.178ns (6.951%)  route 2.383ns (93.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.088     1.088    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDCE                                         r  nolabel_line193/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDCE (Prop_fdce_C_Q)         0.178     1.266 r  nolabel_line193/GMII_1000M_reg/Q
                         net (fo=3, routed)           2.383     3.649    nolabel_line193/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line193/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line193/GMIIMUX/I1
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.154     3.136    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.375     3.511    nolabel_line193/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.189ns (5.173%)  route 3.465ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.157     1.157    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.189     1.346 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.465     4.811    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.421    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     4.421    
                         clock uncertainty            0.154     4.575    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.040     4.615    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.178ns (4.669%)  route 3.634ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.215     1.215    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X7Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.178     1.393 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.634     5.027    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X4Y165         FDRE (Hold_fdre_C_D)         0.105     4.681    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.242ns (6.033%)  route 3.770ns (93.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.159     1.159    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X10Y167        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y167        FDRE (Prop_fdre_C_Q)         0.206     1.365 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.770     5.135    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X10Y168        LUT2 (Prop_lut2_I0_O)        0.036     5.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.289     4.364    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty            0.154     4.518    
    SLICE_X10Y168        FDRE (Hold_fdre_C_D)         0.188     4.706    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.706    
                         arrival time                           5.171    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.178ns (4.452%)  route 3.820ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.215     1.215    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X7Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.178     1.393 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.820     5.213    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.105     4.681    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.206ns (5.060%)  route 3.865ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.157     1.157    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.206     1.363 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.865     5.228    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.420    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.420    
                         clock uncertainty            0.154     4.574    
    SLICE_X7Y167         FDRE (Hold_fdre_C_D)         0.105     4.679    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.206ns (5.116%)  route 3.821ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.215     1.215    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.206     1.421 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           3.821     5.242    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.110     4.686    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.686    
                         arrival time                           5.242    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.162ns (4.023%)  route 3.865ns (95.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.158     1.158    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.162     1.320 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.865     5.185    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.421    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.421    
                         clock uncertainty            0.154     4.575    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.046     4.621    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           5.185    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.178ns (4.366%)  route 3.899ns (95.634%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.214     1.214    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.178     1.392 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.899     5.291    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.105     4.681    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.178ns (4.342%)  route 3.922ns (95.659%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.214     1.214    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.178     1.392 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           3.922     5.314    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442     1.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.101     4.677    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.637    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.877ns (41.950%)  route 1.214ns (58.050%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.598 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.598    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.764 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.764    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.824ns (40.440%)  route 1.214ns (59.560%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.711    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.822ns (40.381%)  route 1.214ns (59.619%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.598 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.598    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.807ns (39.938%)  route 1.214ns (60.062%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.694 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.694    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.771ns (38.849%)  route 1.214ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.769ns (38.787%)  route 1.214ns (61.213%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.656 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.656    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.769ns (38.787%)  route 1.214ns (61.213%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.656 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.656    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.754ns (38.321%)  route 1.214ns (61.679%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.641 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.641    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.718ns (37.171%)  route 1.214ns (62.829%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.605 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.605    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.716ns (37.106%)  route 1.214ns (62.894%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356     4.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236     4.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214     6.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123     6.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.603 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.603    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    12.016    
                         clock uncertainty           -0.154    11.862    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    11.911    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.220ns (45.203%)  route 0.267ns (54.797%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I2_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.683 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.683    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.222ns (45.417%)  route 0.267ns (54.583%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.685 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.195ns (38.120%)  route 0.317ns (61.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.317     2.631    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.028     2.659 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     2.659    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.708 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.708    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.154     2.539    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.610    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.246ns (47.972%)  route 0.267ns (52.028%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.197ns (38.423%)  route 0.316ns (61.577%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.316     2.630    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.028     2.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.154     2.539    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.610    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.221ns (41.177%)  route 0.316ns (58.823%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.316     2.630    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.028     2.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.733 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.733    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.154     2.539    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.610    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.234ns (43.034%)  route 0.310ns (56.966%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.310     2.613    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.072     2.685 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.740 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.740    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.228ns (41.177%)  route 0.326ns (58.823%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.326     2.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X0Y151         LUT3 (Prop_lut3_I2_O)        0.072     2.701 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.701    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X0Y151         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.750 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.750    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.297ns (52.678%)  route 0.267ns (47.322%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.719 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.719    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.760 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.760    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.154     2.539    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.610    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.220ns (37.750%)  route 0.363ns (62.250%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.363     2.666    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X0Y151         LUT3 (Prop_lut3_I1_O)        0.064     2.730 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.730    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X0Y151         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.779 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.779    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.386    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.154     2.540    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.071     2.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.162ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.319ns (10.396%)  route 2.749ns (89.604%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 11.975 - 8.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.342    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDCE (Prop_fdce_C_Q)         0.223     4.565 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.064     5.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X6Y171         LUT4 (Prop_lut4_I1_O)        0.043     5.672 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.067     6.739    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X4Y172         LUT4 (Prop_lut4_I0_O)        0.053     6.792 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_510/O
                         net (fo=1, routed)           0.619     7.410    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_251
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    11.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.061    
                         clock uncertainty           -0.154    11.907    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.335    11.572    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.408ns (13.683%)  route 2.574ns (86.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 11.975 - 8.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.223     4.578 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.164     5.742    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT4 (Prop_lut4_I3_O)        0.049     5.791 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.686     6.477    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         LUT4 (Prop_lut4_I2_O)        0.136     6.613 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_446/O
                         net (fo=1, routed)           0.724     7.337    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_219
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    11.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.061    
                         clock uncertainty           -0.154    11.907    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.579    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.309ns (10.395%)  route 2.663ns (89.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y172         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.223     4.564 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.108     5.672    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.043     5.715 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.892     6.607    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X5Y173         LUT4 (Prop_lut4_I3_O)        0.043     6.650 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_508/O
                         net (fo=1, routed)           0.663     7.314    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_250
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.056    
                         clock uncertainty           -0.154    11.902    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.659    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.345ns (10.603%)  route 2.909ns (89.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.441     7.495    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.538 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.086    12.086    
                         clock uncertainty           -0.154    11.932    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    11.966    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.345ns (10.770%)  route 2.858ns (89.230%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.391     7.444    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X3Y174         LUT6 (Prop_lut6_I2_O)        0.043     7.487 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.487    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.207    12.001    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.086    12.087    
                         clock uncertainty           -0.154    11.933    
    SLICE_X3Y174         FDCE (Setup_fdce_C_D)        0.033    11.966    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.345ns (10.992%)  route 2.794ns (89.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.326     7.380    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043     7.423 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476231/O
                         net (fo=1, routed)           0.000     7.423    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[2]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                         clock pessimism              0.086    12.086    
                         clock uncertainty           -0.154    11.932    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    11.966    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.345ns (11.195%)  route 2.737ns (88.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     4.543 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467     6.010    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043     6.053 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.269     7.323    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y175         LUT6 (Prop_lut6_I2_O)        0.043     7.366 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     7.366    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism              0.086    12.086    
                         clock uncertainty           -0.154    11.932    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)        0.033    11.965    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.964ns (31.795%)  route 2.068ns (68.205%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.390 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.390    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.109    12.125    
                         clock uncertainty           -0.154    11.971    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.020    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.947ns (31.411%)  route 2.068ns (68.589%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.373 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.373    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.109    12.125    
                         clock uncertainty           -0.154    11.971    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.020    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.909ns (30.535%)  route 2.068ns (69.465%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204     4.562 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067     6.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123     6.752 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     6.752    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.011 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.065 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.065    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.118 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.118    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.224 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.224    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.335 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.335    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[20]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     9.285    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.109    12.125    
                         clock uncertainty           -0.154    11.971    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    12.020    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.415 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.415    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.199     2.173    
                         clock uncertainty            0.154     2.327    
    SLICE_X6Y171         FDRE (Hold_fdre_C_D)         0.096     2.423    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.146ns (22.113%)  route 0.514ns (77.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.144 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.514     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X4Y169         LUT5 (Prop_lut5_I4_O)        0.028     2.686 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.686    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.168     2.206    
                         clock uncertainty            0.154     2.360    
    SLICE_X4Y169         FDCE (Hold_fdce_C_D)         0.060     2.420    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.970%)  route 0.547ns (81.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.547     2.667    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X4Y176         LUT6 (Prop_lut6_I1_O)        0.028     2.695 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.695    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.369    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.168     2.201    
                         clock uncertainty            0.154     2.355    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.060     2.415    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.856%)  route 0.551ns (81.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     2.024    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.100     2.124 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/Q
                         net (fo=7, routed)           0.551     2.675    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[5]
    SLICE_X3Y168         LUT3 (Prop_lut3_I0_O)        0.028     2.703 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<5>11/O
                         net (fo=1, routed)           0.000     2.703    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[5]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.376    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
                         clock pessimism             -0.168     2.208    
                         clock uncertainty            0.154     2.362    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.060     2.422    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.727%)  route 0.594ns (80.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.986    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y174         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.118     2.104 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.594     2.698    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X6Y176         LUT6 (Prop_lut6_I4_O)        0.028     2.726 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     2.726    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.369    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism             -0.168     2.201    
                         clock uncertainty            0.154     2.355    
    SLICE_X6Y176         FDCE (Hold_fdce_C_D)         0.087     2.442    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.635%)  route 0.529ns (78.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.144 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.529     2.673    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X3Y168         LUT4 (Prop_lut4_I0_O)        0.028     2.701 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.701    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.376    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.186     2.190    
                         clock uncertainty            0.154     2.344    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.061     2.405    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.100     2.125 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.544     2.669    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X4Y171         LUT3 (Prop_lut3_I2_O)        0.028     2.697 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o1/O
                         net (fo=1, routed)           0.000     2.697    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                         clock pessimism             -0.187     2.185    
                         clock uncertainty            0.154     2.339    
    SLICE_X4Y171         FDCE (Hold_fdce_C_D)         0.060     2.399    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.257%)  route 0.411ns (62.743%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     2.024    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     2.124 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/Q
                         net (fo=2, routed)           0.411     2.535    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[3]
    SLICE_X2Y170         LUT4 (Prop_lut4_I2_O)        0.032     2.567 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1/O
                         net (fo=1, routed)           0.000     2.567    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1
    SLICE_X2Y170         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.085     2.652 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.652    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy[3]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.679 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.679    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.186     2.187    
                         clock uncertainty            0.154     2.341    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.039     2.380    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.146ns (20.955%)  route 0.551ns (79.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.619     2.027    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.118     2.145 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/Q
                         net (fo=1, routed)           0.551     2.696    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    SLICE_X4Y166         LUT2 (Prop_lut2_I1_O)        0.028     2.724 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot/O
                         net (fo=1, routed)           0.000     2.724    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                         clock pessimism             -0.168     2.209    
                         clock uncertainty            0.154     2.363    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.061     2.424    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.179ns (26.396%)  route 0.499ns (73.604%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.499     2.619    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X5Y171         LUT2 (Prop_lut2_I1_O)        0.028     2.647 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<2>/O
                         net (fo=1, routed)           0.000     2.647    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[2]
    SLICE_X5Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.698 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.698    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr2
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.821     0.821    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                         clock pessimism             -0.199     2.173    
                         clock uncertainty            0.154     2.327    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.071     2.398    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -1.903ns,  Total Violation      -13.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.843ns  (logic 0.266ns (4.552%)  route 5.577ns (95.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 16.470 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.470    16.470    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y148        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDCE (Prop_fdce_C_Q)         0.223    16.693 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.577    22.270    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X19Y147        LUT6 (Prop_lut6_I3_O)        0.043    22.313 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.313    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X19Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X19Y147        FDRE (Setup_fdre_C_D)        0.034    20.410    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                 -1.903    

Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.821ns  (logic 0.266ns (4.570%)  route 5.555ns (95.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.298    16.298    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y152        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y152        FDPE (Prop_fdpe_C_Q)         0.223    16.521 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           5.555    22.076    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X20Y150        LUT6 (Prop_lut6_I3_O)        0.043    22.119 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.119    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X20Y150        FDRE (Setup_fdre_C_D)        0.064    20.269    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -22.119    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.675ns  (logic 0.302ns (5.322%)  route 5.373ns (94.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.299    16.299    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X16Y151        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDPE (Prop_fdpe_C_Q)         0.259    16.558 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           5.373    21.931    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X16Y152        LUT6 (Prop_lut6_I5_O)        0.043    21.974 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.974    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    20.241    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)        0.066    20.272    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.272    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.508ns  (logic 0.302ns (5.483%)  route 5.206ns (94.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.298    16.298    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X20Y151        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDCE (Prop_fdce_C_Q)         0.259    16.557 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           5.206    21.763    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X20Y152        LUT6 (Prop_lut6_I5_O)        0.043    21.806 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.806    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X20Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X20Y152        FDRE (Setup_fdre_C_D)        0.064    20.269    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -21.806    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.471ns  (logic 0.302ns (5.520%)  route 5.169ns (94.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.471    16.471    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X18Y146        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y146        FDCE (Prop_fdce_C_Q)         0.259    16.730 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           5.169    21.899    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X18Y147        LUT6 (Prop_lut6_I4_O)        0.043    21.942 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.942    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X18Y147        FDRE (Setup_fdre_C_D)        0.065    20.441    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.441    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.409ns  (logic 0.302ns (5.583%)  route 5.107ns (94.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 20.410 - 16.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 16.470 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.470    16.470    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X20Y147        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y147        FDCE (Prop_fdce_C_Q)         0.259    16.729 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           5.107    21.836    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X20Y148        LUT6 (Prop_lut6_I4_O)        0.043    21.879 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.879    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X20Y148        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.335    20.410    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y148        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.410    
                         clock uncertainty           -0.035    20.375    
    SLICE_X20Y148        FDRE (Setup_fdre_C_D)        0.066    20.441    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.441    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.360ns  (logic 0.302ns (5.634%)  route 5.058ns (94.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.471    16.471    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X18Y149        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDCE (Prop_fdce_C_Q)         0.259    16.730 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           5.058    21.788    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X18Y147        LUT6 (Prop_lut6_I5_O)        0.043    21.831 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.831    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X18Y147        FDRE (Setup_fdre_C_D)        0.064    20.440    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.265ns  (logic 0.266ns (5.052%)  route 4.999ns (94.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 20.410 - 16.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 16.470 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.470    16.470    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y149        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y149        FDPE (Prop_fdpe_C_Q)         0.223    16.693 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           4.999    21.692    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X20Y146        LUT6 (Prop_lut6_I2_O)        0.043    21.735 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.735    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X20Y146        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.335    20.410    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y146        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.410    
                         clock uncertainty           -0.035    20.375    
    SLICE_X20Y146        FDRE (Setup_fdre_C_D)        0.064    20.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.142ns  (logic 0.223ns (4.337%)  route 4.919ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.297    16.297    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X23Y155        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDCE (Prop_fdce_C_Q)         0.223    16.520 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           4.919    21.439    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X20Y150        FDRE (Setup_fdre_C_D)        0.011    20.216    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.216    
                         arrival time                         -21.439    
  -------------------------------------------------------------------
                         slack                                 -1.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.214ns (5.314%)  route 3.813ns (94.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.166     1.166    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X17Y151        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDCE (Prop_fdce_C_Q)         0.178     1.344 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           3.813     5.157    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X16Y152        LUT6 (Prop_lut6_I3_O)        0.036     5.193 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.193    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.299     4.616    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.616    
                         clock uncertainty            0.035     4.652    
    SLICE_X16Y152        FDRE (Hold_fdre_C_D)         0.189     4.841    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           5.193    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.214ns (5.302%)  route 3.822ns (94.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.335     1.335    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y148        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDPE (Prop_fdpe_C_Q)         0.178     1.513 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           3.822     5.335    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X20Y148        LUT6 (Prop_lut6_I3_O)        0.036     5.371 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.371    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X20Y148        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.470     4.787    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y148        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.787    
                         clock uncertainty            0.035     4.823    
    SLICE_X20Y148        FDRE (Hold_fdre_C_D)         0.189     5.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                           5.371    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.242ns (5.870%)  route 3.881ns (94.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.336     1.336    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X18Y146        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y146        FDCE (Prop_fdce_C_Q)         0.206     1.542 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           3.881     5.423    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X18Y147        LUT6 (Prop_lut6_I4_O)        0.036     5.459 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.459    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.471     4.788    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X18Y147        FDRE (Hold_fdre_C_D)         0.188     5.012    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                           5.459    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.214ns (5.170%)  route 3.926ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.335     1.335    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y148        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDCE (Prop_fdce_C_Q)         0.178     1.513 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           3.926     5.439    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X20Y146        LUT6 (Prop_lut6_I3_O)        0.036     5.475 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.475    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X20Y146        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.470     4.787    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y146        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.787    
                         clock uncertainty            0.035     4.823    
    SLICE_X20Y146        FDRE (Hold_fdre_C_D)         0.188     5.011    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -5.011    
                         arrival time                           5.475    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.242ns (5.848%)  route 3.896ns (94.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.165     1.165    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X20Y151        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDPE (Prop_fdpe_C_Q)         0.206     1.371 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           3.896     5.267    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X20Y150        LUT6 (Prop_lut6_I5_O)        0.036     5.303 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.303    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.188     4.839    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.839    
                         arrival time                           5.303    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.128ns (4.900%)  route 2.484ns (95.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.642     0.642    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y149        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y149        FDCE (Prop_fdce_C_Q)         0.100     0.742 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           2.484     3.226    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X20Y152        LUT6 (Prop_lut6_I2_O)        0.028     3.254 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     3.254    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X20Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.791     2.601    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y152        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.035     2.637    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)         0.087     2.724    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.242ns (5.458%)  route 4.192ns (94.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.165     1.165    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X20Y151        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDCE (Prop_fdce_C_Q)         0.206     1.371 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           4.192     5.563    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X19Y147        LUT6 (Prop_lut6_I5_O)        0.036     5.599 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.599    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X19Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.471     4.788    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X19Y147        FDRE (Hold_fdre_C_D)         0.154     4.978    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           5.599    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.146ns (5.253%)  route 2.633ns (94.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.643     0.643    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X18Y149        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDCE (Prop_fdce_C_Q)         0.118     0.761 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           2.633     3.394    nolabel_line193/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X18Y147        LUT6 (Prop_lut6_I5_O)        0.028     3.422 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     3.422    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y147        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X18Y147        FDRE (Hold_fdre_C_D)         0.087     2.797    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.100ns (3.646%)  route 2.643ns (96.354%))
  Logic Levels:           0  
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.589     0.589    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X23Y155        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDCE (Prop_fdce_C_Q)         0.100     0.689 r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           2.643     3.332    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.791     2.601    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y150        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.035     2.637    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.042     2.679    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.542ns  (logic 0.204ns (3.681%)  route 5.338ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.291    36.291    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.204    36.495 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.338    41.833    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.093    43.853    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.853    
                         arrival time                         -41.833    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.533ns  (logic 0.223ns (4.031%)  route 5.310ns (95.969%))
  Logic Levels:           0  
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 36.346 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.346    36.346    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.223    36.569 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.310    41.879    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.008    43.938    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.938    
                         arrival time                         -41.879    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.407ns  (logic 0.236ns (4.364%)  route 5.171ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    36.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.236    36.525 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.171    41.696    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.069    43.877    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.877    
                         arrival time                         -41.696    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.373ns  (logic 0.259ns (4.820%)  route 5.114ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 36.347 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.347    36.347    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.259    36.606 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.114    41.720    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    43.983    
                         clock uncertainty           -0.035    43.947    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)       -0.019    43.928    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.928    
                         arrival time                         -41.720    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.396ns  (logic 0.259ns (4.800%)  route 5.137ns (95.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 43.929 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    36.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.259    36.548 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.137    41.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.161    43.929    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    43.929    
                         clock uncertainty           -0.035    43.893    
    SLICE_X8Y164         FDRE (Setup_fdre_C_D)        0.004    43.897    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.897    
                         arrival time                         -41.685    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.175ns  (logic 0.236ns (4.560%)  route 4.939ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 43.929 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    36.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.236    36.525 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           4.939    41.464    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.161    43.929    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.929    
                         clock uncertainty           -0.035    43.893    
    SLICE_X8Y164         FDRE (Setup_fdre_C_D)       -0.072    43.821    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.821    
                         arrival time                         -41.464    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.129ns  (logic 0.204ns (3.978%)  route 4.925ns (96.022%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.290    36.290    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.204    36.494 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.925    41.419    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X7Y167         FDRE (Setup_fdre_C_D)       -0.114    43.831    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.831    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.202ns  (logic 0.266ns (5.114%)  route 4.936ns (94.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.289    36.289    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.223    36.512 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.936    41.448    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X10Y168        LUT2 (Prop_lut2_I1_O)        0.043    41.491 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    41.491    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.158    43.926    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    43.926    
                         clock uncertainty           -0.035    43.890    
    SLICE_X10Y168        FDRE (Setup_fdre_C_D)        0.064    43.954    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         43.954    
                         arrival time                         -41.491    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.091ns  (logic 0.204ns (4.007%)  route 4.887ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.291    36.291    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.204    36.495 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.887    41.382    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)       -0.080    43.866    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.866    
                         arrival time                         -41.382    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.095ns  (logic 0.223ns (4.377%)  route 4.872ns (95.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 36.346 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.346    36.346    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.223    36.569 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.872    41.441    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.019    43.927    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.927    
                         arrival time                         -41.441    
  -------------------------------------------------------------------
                         slack                                  2.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line193/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.100ns (6.727%)  route 1.387ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDCE                                         r  nolabel_line193/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDCE (Prop_fdce_C_Q)         0.100     0.639 f  nolabel_line193/GMII_1000M_reg/Q
                         net (fo=3, routed)           1.387     2.026    nolabel_line193/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line193/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line193/GMIIMUX/I0
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.035     1.650    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     1.837    nolabel_line193/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.189ns (5.173%)  route 3.465ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        3.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.157     1.157    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.189     1.346 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.465     4.811    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.348    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     4.348    
                         clock uncertainty            0.035     4.383    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.040     4.423    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.423    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.178ns (4.669%)  route 3.634ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.215     1.215    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X7Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.178     1.393 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.634     5.027    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.349    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.384    
    SLICE_X4Y165         FDRE (Hold_fdre_C_D)         0.105     4.489    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.489    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.242ns (6.033%)  route 3.770ns (93.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.159     1.159    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X10Y167        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y167        FDRE (Prop_fdre_C_Q)         0.206     1.365 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.770     5.135    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X10Y168        LUT2 (Prop_lut2_I0_O)        0.036     5.171 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.171    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.289     4.291    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.291    
                         clock uncertainty            0.035     4.326    
    SLICE_X10Y168        FDRE (Hold_fdre_C_D)         0.188     4.514    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           5.171    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.100ns (3.846%)  route 2.500ns (96.154%))
  Logic Levels:           0  
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.617     0.617    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.100     0.717 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.500     3.217    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.047     2.544    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.091ns (3.521%)  route 2.494ns (96.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.585     0.585    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.091     0.676 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           2.494     3.170    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X7Y167         FDRE (Hold_fdre_C_D)         0.000     2.495    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.091ns (3.498%)  route 2.511ns (96.502%))
  Logic Levels:           0  
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.585     0.585    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.091     0.676 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           2.511     3.187    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.005     2.501    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.107ns (4.147%)  route 2.473ns (95.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.584     0.584    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.107     0.691 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.473     3.164    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.787     2.432    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.432    
                         clock uncertainty            0.035     2.467    
    SLICE_X8Y164         FDRE (Hold_fdre_C_D)        -0.004     2.463    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.118ns (4.429%)  route 2.546ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.584     0.584    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.118     0.702 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           2.546     3.248    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X7Y167         FDRE (Hold_fdre_C_D)         0.047     2.542    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.118ns (4.498%)  route 2.506ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.618     0.618    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.118     0.736 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           2.506     3.242    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X4Y165         FDRE (Hold_fdre_C_D)         0.038     2.535    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.706    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.222ns,  Total Violation       -0.222ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.068ns  (logic 0.319ns (10.396%)  route 2.749ns (89.604%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 43.949 - 40.000 ) 
    Source Clock Delay      (SCD):    4.415ns = ( 36.415 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.340    36.415    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDCE (Prop_fdce_C_Q)         0.223    36.638 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.064    37.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X6Y171         LUT4 (Prop_lut4_I1_O)        0.043    37.745 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.067    38.812    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X4Y172         LUT4 (Prop_lut4_I0_O)        0.053    38.865 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_510/O
                         net (fo=1, routed)           0.619    39.483    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_251
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    43.949    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.035    
                         clock uncertainty           -0.154    43.881    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.335    43.546    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.546    
                         arrival time                         -39.483    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        2.982ns  (logic 0.408ns (13.683%)  route 2.574ns (86.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 43.949 - 40.000 ) 
    Source Clock Delay      (SCD):    4.428ns = ( 36.428 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.353    36.428    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.223    36.651 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.164    37.815    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT4 (Prop_lut4_I3_O)        0.049    37.864 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.686    38.550    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         LUT4 (Prop_lut4_I2_O)        0.136    38.686 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_446/O
                         net (fo=1, routed)           0.724    39.410    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_219
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.181    43.949    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.035    
                         clock uncertainty           -0.154    43.881    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.553    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.553    
                         arrival time                         -39.410    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        2.972ns  (logic 0.309ns (10.395%)  route 2.663ns (89.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 36.414 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.339    36.414    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y172         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.223    36.637 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.108    37.745    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.043    37.788 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.892    38.680    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X5Y173         LUT4 (Prop_lut4_I3_O)        0.043    38.723 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_508/O
                         net (fo=1, routed)           0.663    39.386    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_250
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.030    
                         clock uncertainty           -0.154    43.876    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.633    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.633    
                         arrival time                         -39.386    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.254ns  (logic 0.345ns (10.603%)  route 2.909ns (89.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 36.357 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282    36.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259    36.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467    38.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043    38.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.441    39.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043    39.611 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000    39.611    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.086    44.060    
                         clock uncertainty           -0.154    43.906    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    43.940    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         43.940    
                         arrival time                         -39.611    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.203ns  (logic 0.345ns (10.770%)  route 2.858ns (89.230%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 36.357 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282    36.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259    36.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467    38.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043    38.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.391    39.517    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X3Y174         LUT6 (Prop_lut6_I2_O)        0.043    39.560 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000    39.560    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.086    44.061    
                         clock uncertainty           -0.154    43.907    
    SLICE_X3Y174         FDCE (Setup_fdce_C_D)        0.033    43.940    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         43.940    
                         arrival time                         -39.560    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.139ns  (logic 0.345ns (10.992%)  route 2.794ns (89.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 36.357 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282    36.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259    36.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467    38.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043    38.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.326    39.453    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X4Y174         LUT6 (Prop_lut6_I3_O)        0.043    39.496 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476231/O
                         net (fo=1, routed)           0.000    39.496    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[2]
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                         clock pessimism              0.086    44.060    
                         clock uncertainty           -0.154    43.906    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.034    43.940    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2
  -------------------------------------------------------------------
                         required time                         43.940    
                         arrival time                         -39.496    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.082ns  (logic 0.345ns (11.195%)  route 2.737ns (88.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 36.357 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.282    36.357    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259    36.616 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.467    38.083    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X6Y174         LUT2 (Prop_lut2_I1_O)        0.043    38.126 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.269    39.396    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y175         LUT6 (Prop_lut6_I2_O)        0.043    39.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000    39.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y175         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism              0.086    44.060    
                         clock uncertainty           -0.154    43.906    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)        0.033    43.939    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         43.939    
                         arrival time                         -39.439    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.032ns  (logic 0.964ns (31.795%)  route 2.068ns (68.205%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 36.431 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356    36.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204    36.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067    38.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123    38.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000    38.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    39.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    39.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    39.463 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    39.463    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.109    44.099    
                         clock uncertainty           -0.154    43.945    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    43.994    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -39.463    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.015ns  (logic 0.947ns (31.411%)  route 2.068ns (68.589%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 36.431 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356    36.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204    36.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067    38.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123    38.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000    38.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    39.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    39.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    39.446 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    39.446    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.109    44.099    
                         clock uncertainty           -0.154    43.945    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    43.994    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -39.446    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        2.977ns  (logic 0.909ns (30.535%)  route 2.068ns (69.465%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 36.431 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.442    33.442    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.356    36.431    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.204    36.635 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          2.067    38.702    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.123    38.825 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000    38.825    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    39.084 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    39.085    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.138 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.138    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.191 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.191    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.244 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.244    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.297 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.297    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    39.408 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    39.408    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[20]
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.109    44.099    
                         clock uncertainty           -0.154    43.945    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.049    43.994    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -39.408    
  -------------------------------------------------------------------
                         slack                                  4.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.222ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         SRL16E                                       r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.285 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.285    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.199     2.257    
                         clock uncertainty            0.154     2.411    
    SLICE_X6Y171         FDRE (Hold_fdre_C_D)         0.096     2.507    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.146ns (22.113%)  route 0.514ns (77.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     1.896    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.014 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.514     2.528    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X4Y169         LUT5 (Prop_lut5_I4_O)        0.028     2.556 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.556    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y169         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.168     2.290    
                         clock uncertainty            0.154     2.444    
    SLICE_X4Y169         FDCE (Hold_fdce_C_D)         0.060     2.504    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.970%)  route 0.547ns (81.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100     1.990 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.547     2.537    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X4Y176         LUT6 (Prop_lut6_I1_O)        0.028     2.565 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.565    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.168     2.285    
                         clock uncertainty            0.154     2.439    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.060     2.499    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.856%)  route 0.551ns (81.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     1.894    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/Q
                         net (fo=7, routed)           0.551     2.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[5]
    SLICE_X3Y168         LUT3 (Prop_lut3_I0_O)        0.028     2.573 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<5>11/O
                         net (fo=1, routed)           0.000     2.573    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[5]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
                         clock pessimism             -0.168     2.292    
                         clock uncertainty            0.154     2.446    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.060     2.506    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.727%)  route 0.594ns (80.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.856    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y174         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.118     1.974 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.594     2.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X6Y176         LUT6 (Prop_lut6_I4_O)        0.028     2.596 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     2.596    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y176         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism             -0.168     2.285    
                         clock uncertainty            0.154     2.439    
    SLICE_X6Y176         FDCE (Hold_fdce_C_D)         0.087     2.526    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.635%)  route 0.529ns (78.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.618     1.896    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.014 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.529     2.543    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X3Y168         LUT4 (Prop_lut4_I0_O)        0.028     2.571 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.571    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.186     2.274    
                         clock uncertainty            0.154     2.428    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.061     2.489    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.617     1.895    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.100     1.995 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.544     2.539    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X4Y171         LUT3 (Prop_lut3_I2_O)        0.028     2.567 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o1/O
                         net (fo=1, routed)           0.000     2.567    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                         clock pessimism             -0.187     2.269    
                         clock uncertainty            0.154     2.423    
    SLICE_X4Y171         FDCE (Hold_fdce_C_D)         0.060     2.483    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.257%)  route 0.411ns (62.743%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.616     1.894    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/Q
                         net (fo=2, routed)           0.411     2.405    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[3]
    SLICE_X2Y170         LUT4 (Prop_lut4_I2_O)        0.032     2.437 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1/O
                         net (fo=1, routed)           0.000     2.437    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi1
    SLICE_X2Y170         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.085     2.522 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.522    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy[3]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.549 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.549    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.186     2.271    
                         clock uncertainty            0.154     2.425    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.039     2.464    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.146ns (20.955%)  route 0.551ns (79.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.619     1.897    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.118     2.015 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/Q
                         net (fo=1, routed)           0.551     2.566    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    SLICE_X4Y166         LUT2 (Prop_lut2_I1_O)        0.028     2.594 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot/O
                         net (fo=1, routed)           0.000     2.594    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq_rstpot
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                         clock pessimism             -0.168     2.293    
                         clock uncertainty            0.154     2.447    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.061     2.508    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.179ns (26.396%)  route 0.499ns (73.604%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.610     0.610    nolabel_line193/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line193/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line193/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.100     1.990 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/Q
                         net (fo=5, routed)           0.499     2.489    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[2]
    SLICE_X5Y171         LUT2 (Prop_lut2_I1_O)        0.028     2.517 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<2>/O
                         net (fo=1, routed)           0.000     2.517    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[2]
    SLICE_X5Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.568 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.568    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr2
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y171         FDCE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
                         clock pessimism             -0.199     2.257    
                         clock uncertainty            0.154     2.411    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.071     2.482    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        2.091ns  (logic 0.877ns (41.950%)  route 1.214ns (58.050%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.598 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.598    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.764 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.764    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.764    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        2.038ns  (logic 0.824ns (40.440%)  route 1.214ns (59.560%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.711 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.711    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.711    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        2.036ns  (logic 0.822ns (40.381%)  route 1.214ns (59.619%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.598 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.598    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y154         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.709    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        2.021ns  (logic 0.807ns (39.938%)  route 1.214ns (60.062%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.694 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.694    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.694    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.985ns  (logic 0.771ns (38.849%)  route 1.214ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.658    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.983ns  (logic 0.769ns (38.787%)  route 1.214ns (61.213%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.656 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.656    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.656    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.983ns  (logic 0.769ns (38.787%)  route 1.214ns (61.213%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.545 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.545    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.656 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.656    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.656    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.968ns  (logic 0.754ns (38.321%)  route 1.214ns (61.679%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.641 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.641    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.641    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.932ns  (logic 0.718ns (37.171%)  route 1.214ns (62.829%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.605 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.605    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.605    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.930ns  (logic 0.716ns (37.106%)  route 1.214ns (62.894%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 36.673 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    36.673    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.236    36.909 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.214    38.123    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.123    38.246 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000    38.246    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X0Y150         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.439 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.439    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.492 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.492    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.603 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.603    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.049    44.003    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         44.003    
                         arrival time                         -38.603    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.220ns (45.203%)  route 0.267ns (54.797%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I2_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.683 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.683    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.222ns (45.417%)  route 0.267ns (54.583%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.685 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.195ns (38.120%)  route 0.317ns (61.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.317     2.631    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.028     2.659 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     2.659    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.708 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.708    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.575    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.246ns (47.972%)  route 0.267ns (52.028%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.197ns (38.423%)  route 0.316ns (61.577%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.316     2.630    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.028     2.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.709 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.709    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.575    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.221ns (41.177%)  route 0.316ns (58.823%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.118     2.314 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           0.316     2.630    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.028     2.658 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.658    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X0Y153         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.733 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.733    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.575    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.234ns (43.034%)  route 0.310ns (56.966%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.310     2.613    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.072     2.685 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.685    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.740 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.740    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.228ns (41.177%)  route 0.326ns (58.823%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           0.326     2.629    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X0Y151         LUT3 (Prop_lut3_I2_O)        0.072     2.701 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.701    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X0Y151         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.750 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.750    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.297ns (52.678%)  route 0.267ns (47.322%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.267     2.570    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.064     2.634 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.634    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X0Y152         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.719 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.719    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.760 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.760    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.071     2.575    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.220ns (37.750%)  route 0.363ns (62.250%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    nolabel_line193/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.107     2.303 f  nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.363     2.666    nolabel_line193/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X0Y151         LUT3 (Prop_lut3_I1_O)        0.064     2.730 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.730    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X0Y151         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.779 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.779    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y151         FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.071     2.576    nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.750%)  route 0.367ns (64.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y133        FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.634%)  route 0.370ns (62.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y128        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.797%)  route 0.352ns (61.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X71Y132        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.352     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X71Y133        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.468%)  route 0.265ns (56.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.265     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y128        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.790%)  route 0.298ns (57.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y128        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.915%)  route 0.285ns (56.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.285     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y133        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.960%)  route 0.273ns (55.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y128        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y133        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  4.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.236ns (5.113%)  route 4.380ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 6.164 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.380     5.901    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X11Y160        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.164     6.164    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y160        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_6/C
                         clock pessimism              0.086     6.250    
                         clock uncertainty           -0.035     6.215    
    SLICE_X11Y160        FDCE (Recov_fdce_C_CLR)     -0.292     5.923    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_6
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.236ns (5.137%)  route 4.358ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.358     5.879    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X21Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_2/C
                         clock pessimism              0.086     6.241    
                         clock uncertainty           -0.035     6.206    
    SLICE_X21Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.914    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_2
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.236ns (5.137%)  route 4.358ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.358     5.879    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X21Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/C
                         clock pessimism              0.086     6.241    
                         clock uncertainty           -0.035     6.206    
    SLICE_X21Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.914    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.236ns (5.137%)  route 4.358ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.358     5.879    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X21Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X21Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_5/C
                         clock pessimism              0.086     6.241    
                         clock uncertainty           -0.035     6.206    
    SLICE_X21Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.914    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_5
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.236ns (5.152%)  route 4.344ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.344     5.865    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X17Y171        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.154     6.154    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X17Y171        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/C
                         clock pessimism              0.086     6.240    
                         clock uncertainty           -0.035     6.205    
    SLICE_X17Y171        FDCE (Recov_fdce_C_CLR)     -0.292     5.913    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.236ns (5.192%)  route 4.310ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 6.156 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.310     5.831    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.156     6.156    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X13Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_0/C
                         clock pessimism              0.086     6.242    
                         clock uncertainty           -0.035     6.207    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.915    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_0
  -------------------------------------------------------------------
                         required time                          5.915    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.236ns (5.192%)  route 4.310ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 6.156 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.310     5.831    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.156     6.156    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X13Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/C
                         clock pessimism              0.086     6.242    
                         clock uncertainty           -0.035     6.207    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.915    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1
  -------------------------------------------------------------------
                         required time                          5.915    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.236ns (5.192%)  route 4.310ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 6.156 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.310     5.831    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.156     6.156    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X13Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_6/C
                         clock pessimism              0.086     6.242    
                         clock uncertainty           -0.035     6.207    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.292     5.915    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_6
  -------------------------------------------------------------------
                         required time                          5.915    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.236ns (5.187%)  route 4.313ns (94.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 6.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.313     5.834    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X11Y159        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.165     6.165    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X11Y159        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/C
                         clock pessimism              0.086     6.251    
                         clock uncertainty           -0.035     6.216    
    SLICE_X11Y159        FDCE (Recov_fdce_C_CLR)     -0.292     5.924    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0
  -------------------------------------------------------------------
                         required time                          5.924    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.236ns (5.137%)  route 4.358ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 6.155 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.285     1.285    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X38Y157        FDPE                                         r  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDPE (Prop_fdpe_C_Q)         0.236     1.521 f  nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.358     5.879    nolabel_line193/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y170        FDCE                                         f  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.155     6.155    nolabel_line193/SiTCP/SiTCP/CLK
    SLICE_X20Y170        FDCE                                         r  nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_7/C
                         clock pessimism              0.086     6.241    
                         clock uncertainty           -0.035     6.206    
    SLICE_X20Y170        FDCE (Recov_fdce_C_CLR)     -0.234     5.972    nolabel_line193/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_7
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.386%)  route 0.098ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X85Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.386%)  route 0.098ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X85Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.386%)  route 0.098ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X85Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.386%)  route 0.098ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X85Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.859%)  route 0.101ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X84Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.859%)  route 0.101ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X84Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.859%)  route 0.101ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X84Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.859%)  route 0.101ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDPE (Prop_fdpe_C_Q)         0.100     0.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.805     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.205     0.600    
    SLICE_X84Y129        FDCE (Remov_fdce_C_CLR)     -0.069     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.036%)  route 0.100ns (49.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.587     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDPE (Prop_fdpe_C_Q)         0.100     0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.804     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.206     0.598    
    SLICE_X75Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.036%)  route 0.100ns (49.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.587     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDPE (Prop_fdpe_C_Q)         0.100     0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.804     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.206     0.598    
    SLICE_X75Y133        FDCE (Remov_fdce_C_CLR)     -0.069     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -0.582ns,  Total Violation       -4.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X75Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X75Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X75Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.833    nolabel_line193/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.196ns  (logic 0.204ns (4.862%)  route 3.992ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 16.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        1.219    16.219    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.423 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           3.992    20.415    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDPE                                         f  nolabel_line193/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDPE                                         r  nolabel_line193/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X76Y196        FDPE (Recov_fdpe_C_PRE)     -0.261    19.867    nolabel_line193/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.867    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[1]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[2]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[3]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[4]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[5]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.091ns (4.319%)  route 2.016ns (95.681%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.016     2.646    nolabel_line193/CNT_RST
    SLICE_X75Y196        FDCE                                         f  nolabel_line193/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X75Y196        FDCE                                         r  nolabel_line193/RX_CNT_reg[0]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X75Y196        FDCE (Remov_fdce_C_CLR)     -0.107     2.478    nolabel_line193/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line193/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line193/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.091ns (4.323%)  route 2.014ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line193/BUFG0/O
                         net (fo=8798, routed)        0.539     0.539    nolabel_line193/CLK_200M
    SLICE_X77Y196        FDPE                                         r  nolabel_line193/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.630 f  nolabel_line193/CNT_RST_reg/Q
                         net (fo=7, routed)           2.014     2.644    nolabel_line193/CNT_RST
    SLICE_X76Y196        FDPE                                         f  nolabel_line193/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line193/GMII_RX_CLK
    SLICE_X76Y196        FDPE                                         r  nolabel_line193/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X76Y196        FDPE (Remov_fdpe_C_PRE)     -0.110     2.475    nolabel_line193/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.504ns (15.652%)  route 2.716ns (84.348%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.486     7.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 29.591    

Slack (MET) :             29.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.504ns (15.652%)  route 2.716ns (84.348%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.486     7.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 29.591    

Slack (MET) :             29.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.504ns (15.652%)  route 2.716ns (84.348%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.486     7.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 29.591    

Slack (MET) :             29.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.504ns (15.652%)  route 2.716ns (84.348%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.486     7.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 29.591    

Slack (MET) :             29.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.504ns (15.662%)  route 2.714ns (84.338%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X69Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X69Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X69Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 29.593    

Slack (MET) :             29.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.504ns (15.662%)  route 2.714ns (84.338%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X69Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X69Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X69Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 29.593    

Slack (MET) :             29.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.504ns (15.662%)  route 2.714ns (84.338%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X69Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X69Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X69Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 29.593    

Slack (MET) :             29.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.504ns (15.662%)  route 2.714ns (84.338%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X69Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X69Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X69Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 29.593    

Slack (MET) :             29.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.504ns (16.576%)  route 2.537ns (83.424%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X67Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 29.770    

Slack (MET) :             29.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.504ns (16.576%)  route 2.537ns (83.424%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 36.919 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.054     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.236     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.107     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y167        LUT4 (Prop_lut4_I2_O)        0.134     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.123     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y140        LUT1 (Prop_lut1_I0_O)        0.134     7.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.580    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.497    37.416    
                         clock uncertainty           -0.035    37.380    
    SLICE_X67Y139        FDCE (Recov_fdce_C_CLR)     -0.212    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 29.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.135%)  route 0.108ns (51.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.478     2.261    
    SLICE_X69Y134        FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.135%)  route 0.108ns (51.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.478     2.261    
    SLICE_X69Y134        FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.411%)  route 0.098ns (49.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X85Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X84Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X84Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X84Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.411%)  route 0.098ns (49.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y127        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X85Y127        FDPE (Remov_fdpe_C_PRE)     -0.072     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.100     2.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y127        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.803     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.495     2.240    
    SLICE_X84Y127        FDPE (Remov_fdpe_C_PRE)     -0.072     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.496     2.241    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.616     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.902     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.496     2.241    
    SLICE_X71Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line193/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line193/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line193/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line193/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





