

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Fri Oct 21 20:26:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        spmv_base
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y0_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'y0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y0_1_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'y0_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y0_1_2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'y0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y0_1_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'y0_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y0_1_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'y0_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y0_1_5_loc = alloca i64 1"   --->   Operation 13 'alloca' 'y0_1_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y0_1_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'y0_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y0_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'y0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [spmv_base/spmv.cpp:4]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowPtr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowPtr, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rowPtr, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowPtr"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %columnIndex, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %columnIndex, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %columnIndex, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %columnIndex"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %values, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %values"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %y, i64 666, i64 207, i64 1"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln16 = store i3 0, i3 %i" [spmv_base/spmv.cpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln16 = br void %L2" [spmv_base/spmv.cpp:16]   --->   Operation 39 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [spmv_base/spmv.cpp:18]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln16 = icmp_eq  i3 %i_1, i3 4" [spmv_base/spmv.cpp:16]   --->   Operation 41 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.65ns)   --->   "%indvars_iv_next6 = add i3 %i_1, i3 1" [spmv_base/spmv.cpp:18]   --->   Operation 43 'add' 'indvars_iv_next6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %L2.split, void %for.end18" [spmv_base/spmv.cpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %i_1" [spmv_base/spmv.cpp:16]   --->   Operation 45 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i3 %i_1" [spmv_base/spmv.cpp:18]   --->   Operation 46 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rowPtr_addr = getelementptr i32 %rowPtr, i64 0, i64 %zext_ln16" [spmv_base/spmv.cpp:18]   --->   Operation 47 'getelementptr' 'rowPtr_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%k = load i3 %rowPtr_addr" [spmv_base/spmv.cpp:18]   --->   Operation 48 'load' 'k' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln16 = store i3 %indvars_iv_next6, i3 %i" [spmv_base/spmv.cpp:16]   --->   Operation 49 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [spmv_base/spmv.cpp:26]   --->   Operation 50 'ret' 'ret_ln26' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln18, i2 0" [spmv_base/spmv.cpp:18]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %shl_ln" [spmv_base/spmv.cpp:18]   --->   Operation 52 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%k = load i3 %rowPtr_addr" [spmv_base/spmv.cpp:18]   --->   Operation 53 'load' 'k' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 54 [1/1] (1.73ns)   --->   "%empty_16 = add i5 %zext_ln18, i5 4" [spmv_base/spmv.cpp:18]   --->   Operation 54 'add' 'empty_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty_16, i32 2, i32 4" [spmv_base/spmv.cpp:18]   --->   Operation 55 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %tmp_1" [spmv_base/spmv.cpp:18]   --->   Operation 56 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%rowPtr_addr_1 = getelementptr i32 %rowPtr, i64 0, i64 %p_cast" [spmv_base/spmv.cpp:18]   --->   Operation 57 'getelementptr' 'rowPtr_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%rowPtr_load = load i3 %rowPtr_addr_1" [spmv_base/spmv.cpp:18]   --->   Operation 58 'load' 'rowPtr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 59 [1/2] (2.32ns)   --->   "%rowPtr_load = load i3 %rowPtr_addr_1" [spmv_base/spmv.cpp:18]   --->   Operation 59 'load' 'rowPtr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 60 [2/2] (1.58ns)   --->   "%targetBlock = call i3 @spmv_Pipeline_L2, i32 %k, i32 %rowPtr_load, i32 %values, i32 %columnIndex, i32 %x, i32 %y0_0_loc, i32 %y0_1_6_loc, i32 %y0_1_5_loc, i32 %y0_1_4_loc, i32 %y0_1_3_loc, i32 %y0_1_2_loc, i32 %y0_1_1_loc, i32 %y0_1_loc" [spmv_base/spmv.cpp:18]   --->   Operation 60 'call' 'targetBlock' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "%targetBlock = call i3 @spmv_Pipeline_L2, i32 %k, i32 %rowPtr_load, i32 %values, i32 %columnIndex, i32 %x, i32 %y0_0_loc, i32 %y0_1_6_loc, i32 %y0_1_5_loc, i32 %y0_1_4_loc, i32 %y0_1_3_loc, i32 %y0_1_2_loc, i32 %y0_1_1_loc, i32 %y0_1_loc" [spmv_base/spmv.cpp:18]   --->   Operation 61 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.24>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [spmv_base/spmv.cpp:17]   --->   Operation 62 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%y0_0_loc_load = load i32 %y0_0_loc"   --->   Operation 63 'load' 'y0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%y0_1_6_loc_load = load i32 %y0_1_6_loc"   --->   Operation 64 'load' 'y0_1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%y0_1_5_loc_load = load i32 %y0_1_5_loc"   --->   Operation 65 'load' 'y0_1_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%y0_1_4_loc_load = load i32 %y0_1_4_loc"   --->   Operation 66 'load' 'y0_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%y0_1_3_loc_load = load i32 %y0_1_3_loc"   --->   Operation 67 'load' 'y0_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%y0_1_2_loc_load = load i32 %y0_1_2_loc"   --->   Operation 68 'load' 'y0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%y0_1_1_loc_load = load i32 %y0_1_1_loc"   --->   Operation 69 'load' 'y0_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%y0_1_loc_load = load i32 %y0_1_loc"   --->   Operation 70 'load' 'y0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.13ns)   --->   "%empty_17 = icmp_eq  i3 %targetBlock, i3 0" [spmv_base/spmv.cpp:18]   --->   Operation 71 'icmp' 'empty_17' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_20)   --->   "%empty_18 = select i1 %empty_17, i32 %y0_0_loc_load, i32 %y0_1_loc_load" [spmv_base/spmv.cpp:18]   --->   Operation 72 'select' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.13ns)   --->   "%empty_19 = icmp_eq  i3 %targetBlock, i3 1" [spmv_base/spmv.cpp:18]   --->   Operation 73 'icmp' 'empty_19' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_20 = select i1 %empty_19, i32 %y0_1_6_loc_load, i32 %empty_18" [spmv_base/spmv.cpp:18]   --->   Operation 74 'select' 'empty_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.13ns)   --->   "%empty_21 = icmp_eq  i3 %targetBlock, i3 2" [spmv_base/spmv.cpp:18]   --->   Operation 75 'icmp' 'empty_21' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node empty_24)   --->   "%empty_22 = select i1 %empty_21, i32 %y0_1_5_loc_load, i32 %empty_20" [spmv_base/spmv.cpp:18]   --->   Operation 76 'select' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.13ns)   --->   "%empty_23 = icmp_eq  i3 %targetBlock, i3 3" [spmv_base/spmv.cpp:18]   --->   Operation 77 'icmp' 'empty_23' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_24 = select i1 %empty_23, i32 %y0_1_4_loc_load, i32 %empty_22" [spmv_base/spmv.cpp:18]   --->   Operation 78 'select' 'empty_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.13ns)   --->   "%empty_25 = icmp_eq  i3 %targetBlock, i3 4" [spmv_base/spmv.cpp:18]   --->   Operation 79 'icmp' 'empty_25' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node empty_28)   --->   "%empty_26 = select i1 %empty_25, i32 %y0_1_3_loc_load, i32 %empty_24" [spmv_base/spmv.cpp:18]   --->   Operation 80 'select' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.13ns)   --->   "%empty_27 = icmp_eq  i3 %targetBlock, i3 5" [spmv_base/spmv.cpp:18]   --->   Operation 81 'icmp' 'empty_27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_28 = select i1 %empty_27, i32 %y0_1_2_loc_load, i32 %empty_26" [spmv_base/spmv.cpp:18]   --->   Operation 82 'select' 'empty_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.13ns)   --->   "%empty_29 = icmp_eq  i3 %targetBlock, i3 6" [spmv_base/spmv.cpp:18]   --->   Operation 83 'icmp' 'empty_29' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.69ns) (out node of the LUT)   --->   "%y0_lcssa = select i1 %empty_29, i32 %y0_1_1_loc_load, i32 %empty_28" [spmv_base/spmv.cpp:18]   --->   Operation 84 'select' 'y0_lcssa' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %y0_lcssa" [spmv_base/spmv.cpp:23]   --->   Operation 85 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln16" [spmv_base/spmv.cpp:23]   --->   Operation 86 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i2 %y_addr" [spmv_base/spmv.cpp:23]   --->   Operation 87 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %L2" [spmv_base/spmv.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln16', spmv_base/spmv.cpp:16) of constant 0 on local variable 'i' [37]  (1.59 ns)

 <State 2>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', spmv_base/spmv.cpp:18) on local variable 'i' [40]  (0 ns)
	'add' operation ('indvars_iv_next6', spmv_base/spmv.cpp:18) [43]  (1.65 ns)
	'store' operation ('store_ln16', spmv_base/spmv.cpp:16) of variable 'indvars_iv_next6', spmv_base/spmv.cpp:18 on local variable 'i' [84]  (1.59 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'add' operation ('empty_16', spmv_base/spmv.cpp:18) [53]  (1.74 ns)
	'getelementptr' operation ('rowPtr_addr_1', spmv_base/spmv.cpp:18) [56]  (0 ns)
	'load' operation ('rowPtr_load', spmv_base/spmv.cpp:18) on array 'rowPtr' [57]  (2.32 ns)

 <State 4>: 3.91ns
The critical path consists of the following:
	'load' operation ('rowPtr_load', spmv_base/spmv.cpp:18) on array 'rowPtr' [57]  (2.32 ns)
	'call' operation ('targetBlock', spmv_base/spmv.cpp:18) to 'spmv_Pipeline_L2' [58]  (1.59 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 6.24ns
The critical path consists of the following:
	'icmp' operation ('empty_17', spmv_base/spmv.cpp:18) [67]  (1.13 ns)
	'select' operation ('empty_18', spmv_base/spmv.cpp:18) [68]  (0 ns)
	'select' operation ('empty_20', spmv_base/spmv.cpp:18) [70]  (0.698 ns)
	'select' operation ('empty_22', spmv_base/spmv.cpp:18) [72]  (0 ns)
	'select' operation ('empty_24', spmv_base/spmv.cpp:18) [74]  (0.698 ns)
	'select' operation ('empty_26', spmv_base/spmv.cpp:18) [76]  (0 ns)
	'select' operation ('empty_28', spmv_base/spmv.cpp:18) [78]  (0.698 ns)
	'select' operation ('y0_lcssa', spmv_base/spmv.cpp:18) [80]  (0.698 ns)
	'store' operation ('store_ln23', spmv_base/spmv.cpp:23) of variable 'bitcast_ln23', spmv_base/spmv.cpp:23 on array 'y' [83]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
