<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Universal Asynchronous Receiver/Transmitter"><title>lpc11xx::uart - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="lpc11xx" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../lpc11xx/index.html">lpc11xx</a><span class="version">0.2.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module uart</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate lpc11xx</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">lpc11xx</a></div><h1>Module <span>uart</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/lpc11xx/uart.rs.html#1-290">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Universal Asynchronous Receiver/Transmitter</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="acr/index.html" title="mod lpc11xx::uart::acr">acr</a></dt><dd>Auto-baud Control Register. Contains controls for the auto-baud feature</dd><dt><a class="mod" href="dll/index.html" title="mod lpc11xx::uart::dll">dll</a></dt><dd>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. Available when the divisor latches are enabled</dd><dt><a class="mod" href="dlm/index.html" title="mod lpc11xx::uart::dlm">dlm</a></dt><dd>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. Available when the divisor latches are enabled</dd><dt><a class="mod" href="fcr/index.html" title="mod lpc11xx::uart::fcr">fcr</a></dt><dd>FIFO Control Register. Controls UART FIFO usage and modes</dd><dt><a class="mod" href="fdr/index.html" title="mod lpc11xx::uart::fdr">fdr</a></dt><dd>Fractional Divider Register. Generates a clock input for the baud rate divider</dd><dt><a class="mod" href="ier/index.html" title="mod lpc11xx::uart::ier">ier</a></dt><dd>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. Available when the divisor latches are disabled</dd><dt><a class="mod" href="iir/index.html" title="mod lpc11xx::uart::iir">iir</a></dt><dd>Interrupt ID Register. Identifies which interrupt(s) are pending</dd><dt><a class="mod" href="lcr/index.html" title="mod lpc11xx::uart::lcr">lcr</a></dt><dd>Line Control Register. Contains controls for frame formatting and break generation</dd><dt><a class="mod" href="lsr/index.html" title="mod lpc11xx::uart::lsr">lsr</a></dt><dd>Line Status Register. Contains flags for transmit and receive status, including line errors</dd><dt><a class="mod" href="mcr/index.html" title="mod lpc11xx::uart::mcr">mcr</a></dt><dd>Modem control register</dd><dt><a class="mod" href="msr/index.html" title="mod lpc11xx::uart::msr">msr</a></dt><dd>Modem status register</dd><dt><a class="mod" href="rbr/index.html" title="mod lpc11xx::uart::rbr">rbr</a></dt><dd>Receiver Buffer Register. Contains the next received character to be read. Available when the divisor latches are disabled</dd><dt><a class="mod" href="rs485adrmatch/index.html" title="mod lpc11xx::uart::rs485adrmatch">rs485adrmatch</a></dt><dd>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode</dd><dt><a class="mod" href="rs485ctrl/index.html" title="mod lpc11xx::uart::rs485ctrl">rs485ctrl</a></dt><dd>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes</dd><dt><a class="mod" href="rs485dly/index.html" title="mod lpc11xx::uart::rs485dly">rs485dly</a></dt><dd>RS-485/EIA-485 direction control delay</dd><dt><a class="mod" href="scr/index.html" title="mod lpc11xx::uart::scr">scr</a></dt><dd>Scratch Pad Register. Eight-bit temporary storage for software</dd><dt><a class="mod" href="ter/index.html" title="mod lpc11xx::uart::ter">ter</a></dt><dd>Transmit Enable Register. Turns off UART transmitter for use with software flow control</dd><dt><a class="mod" href="thr/index.html" title="mod lpc11xx::uart::thr">thr</a></dt><dd>Transmit Holding Register. The next character to be transmitted is written here. Available when the divisor latches are disabled</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct lpc11xx::uart::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.ACR.html" title="type lpc11xx::uart::ACR">ACR</a></dt><dd>Auto-baud Control Register. Contains controls for the auto-baud feature</dd><dt><a class="type" href="type.DLL.html" title="type lpc11xx::uart::DLL">DLL</a></dt><dd>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. Available when the divisor latches are enabled</dd><dt><a class="type" href="type.DLM.html" title="type lpc11xx::uart::DLM">DLM</a></dt><dd>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. Available when the divisor latches are enabled</dd><dt><a class="type" href="type.FCR.html" title="type lpc11xx::uart::FCR">FCR</a></dt><dd>FIFO Control Register. Controls UART FIFO usage and modes</dd><dt><a class="type" href="type.FDR.html" title="type lpc11xx::uart::FDR">FDR</a></dt><dd>Fractional Divider Register. Generates a clock input for the baud rate divider</dd><dt><a class="type" href="type.IER.html" title="type lpc11xx::uart::IER">IER</a></dt><dd>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. Available when the divisor latches are disabled</dd><dt><a class="type" href="type.IIR.html" title="type lpc11xx::uart::IIR">IIR</a></dt><dd>Interrupt ID Register. Identifies which interrupt(s) are pending</dd><dt><a class="type" href="type.LCR.html" title="type lpc11xx::uart::LCR">LCR</a></dt><dd>Line Control Register. Contains controls for frame formatting and break generation</dd><dt><a class="type" href="type.LSR.html" title="type lpc11xx::uart::LSR">LSR</a></dt><dd>Line Status Register. Contains flags for transmit and receive status, including line errors</dd><dt><a class="type" href="type.MCR.html" title="type lpc11xx::uart::MCR">MCR</a></dt><dd>Modem control register</dd><dt><a class="type" href="type.MSR.html" title="type lpc11xx::uart::MSR">MSR</a></dt><dd>Modem status register</dd><dt><a class="type" href="type.RBR.html" title="type lpc11xx::uart::RBR">RBR</a></dt><dd>Receiver Buffer Register. Contains the next received character to be read. Available when the divisor latches are disabled</dd><dt><a class="type" href="type.RS485ADRMATCH.html" title="type lpc11xx::uart::RS485ADRMATCH">RS485ADRMATCH</a></dt><dd>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode</dd><dt><a class="type" href="type.RS485CTRL.html" title="type lpc11xx::uart::RS485CTRL">RS485CTRL</a></dt><dd>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes</dd><dt><a class="type" href="type.RS485DLY.html" title="type lpc11xx::uart::RS485DLY">RS485DLY</a></dt><dd>RS-485/EIA-485 direction control delay</dd><dt><a class="type" href="type.SCR.html" title="type lpc11xx::uart::SCR">SCR</a></dt><dd>Scratch Pad Register. Eight-bit temporary storage for software</dd><dt><a class="type" href="type.TER.html" title="type lpc11xx::uart::TER">TER</a></dt><dd>Transmit Enable Register. Turns off UART transmitter for use with software flow control</dd><dt><a class="type" href="type.THR.html" title="type lpc11xx::uart::THR">THR</a></dt><dd>Transmit Holding Register. The next character to be transmitted is written here. Available when the divisor latches are disabled</dd></dl></section></div></main></body></html>