
*** Running ngdbuild
    with args -intstyle ise -p xc6vlx240tff1156-1 -dd _ngo -uc "leon3mp.ucf" "leon3mp.edf"


Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -p xc6vlx240tff1156-1 -dd _ngo -uc leon3mp.ucf leon3mp.edf

Executing edif2ngd -quiet "leon3mp.edf" "_ngo\leon3mp.ngo"
Release 14.4 - edif2ngd P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilin
x-ml605/planahead/leon3-xilinx-ml605/leon3-xilinx-ml605.runs/impl_1/_ngo/leon3mp
.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "leon3mp.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...









WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 20 ns BEFORE
   "clk_33";> [leon3mp.ucf(294)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 5 ns BEFORE
   "erx_clk";> [leon3mp.ucf(305)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 8 ns BEFORE
   "etx_clk";> [leon3mp.ucf(310)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "leon3mp.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "leon3mp.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -timing -logic_opt on -register_duplication -ol high -xe n "leon3mp.ngd"

Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal erxd[5] connected to top level port erxd(5) has been
   removed.
WARNING:MapLib:701 - Signal erxd[7] connected to top level port erxd(7) has been
   removed.
WARNING:MapLib:701 - Signal erxd[4] connected to top level port erxd(4) has been
   removed.
WARNING:MapLib:701 - Signal erxd[6] connected to top level port erxd(6) has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_ddr3ctrl_u_infrastructure_clk_pll_amba | SETUP       |    -0.760ns|     9.093ns|      48|       36480
   = PERIOD TIMEGRP "ddr3ctrl_u_infrastruct | HOLD        |    -0.383ns|            |    1588|      187867
  ure_clk_pll_amba" TS_clk_ref / 0.6 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_ddr3ctrl_u_infrastructure_clk_pll = PE | SETUP       |     3.013ns|     1.987ns|       0|           0
  RIOD TIMEGRP "ddr3ctrl_u_infrastructure_c | HOLD        |    -0.383ns|            |    2012|      397314
  lk_pll" TS_clk_ref HIGH 50%               | MINHIGHPULSE|     2.600ns|     2.400ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     2.097ns|     1.106ns|       0|           0
  ync" 5 ns HIGH 50%                        | HOLD        |    -0.383ns|            |    1548|      477532
                                            | MINLOWPULSE |     3.000ns|     2.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" | SETUP       |     4.594ns|     0.406ns|       0|           0
   5 ns HIGH 50%                            | HOLD        |     0.022ns|            |       0|           0
                                            | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "ethpads.erxc_pad/xcv2.u0/ol" MAXSKEW | NETSKEW     |     1.000ns|     0.000ns|       0|           0
   = 1 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "ethpads.etxc_pad/xcv2.u0/ol" MAXSKEW | NETSKEW     |     1.000ns|     0.000ns|       0|           0
   = 1 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_u_infrastructure_clk_mem_pll  | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  = PERIOD TIMEGRP "ddr3ctrl_u_infrastructu |             |            |            |        |            
  re_clk_mem_pll" TS_clk_ref / 2 HIGH 50%   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 12 ns AFTER COMP "gmiiclk_p" | MAXDELAY    |     3.986ns|     8.014ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_u_infrastructure_clk_pll_100  | SETUP       |     4.111ns|     1.778ns|       0|           0
  = PERIOD TIMEGRP "ddr3ctrl_u_infrastructu | HOLD        |     0.015ns|            |       0|           0
  re_clk_pll_100" TS_clk_ref / 0.5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     4.182ns|     0.818ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO TIMEGRP " | HOLD        |     0.106ns|            |       0|           0
  TG_clk_rsync_fall" TS_clk_ref             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 5 ns BEFORE COMP "erx_clk"    | SETUP       |     4.850ns|     0.150ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "ethpads.erxc_pad/xcv2.u0/ol" PERIOD  | SETUP       |     6.583ns|     1.417ns|       0|           0
  = 8 ns HIGH 50%                           | HOLD        |     0.022ns|            |       0|           0
                                            | MINPERIOD   |     6.571ns|     1.429ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "gmiiclk_p_IBUF" PERIOD = 8 ns HIGH 5 | SETUP       |     7.473ns|     0.527ns|       0|           0
  0%                                        | HOLD        |     0.015ns|            |       0|           0
                                            | MINPERIOD   |     6.571ns|     1.429ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 8 ns BEFORE COMP "etx_clk"    | SETUP       |     7.850ns|     0.150ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     9.001ns|     0.999ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS" TS_ | HOLD        |     0.015ns|            |       0|           0
  clk_ref * 2                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 15 ns AFTER COMP "etx_clk"   | MAXDELAY    |    11.017ns|     3.983ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 20 ns AFTER COMP "clk_33"    | MAXDELAY    |    16.017ns|     3.983ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 20 ns BEFORE COMP "clk_33"    | SETUP       |    19.918ns|     0.082ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "clkace" PERIOD = 30 ns HIGH 50%      | SETUP       |    28.681ns|     1.319ns|       0|           0
                                            | HOLD        |     0.011ns|            |       0|           0
                                            | MINLOWPULSE |    28.300ns|     1.700ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "ethpads.etxc_pad/xcv2.u0/ol" PERIOD  | SETUP       |    38.217ns|     1.783ns|       0|           0
  = 40 ns HIGH 50%                          | HOLD        |     0.011ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk_ddr_clkm_path" TIG           | SETUP       |         N/A|     0.750ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clkm_clk_ddr_path" TIG           | SETUP       |         N/A|     0.662ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_clk_rd_base = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "ddr3ctrl_clk_rd_base" TS_clk_ref / 2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_ref
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_clk_ref                     |      5.000ns|      4.761ns|      5.456ns|            0|         3648|           14|   
 41907631|
| TS_clk_rsync_rise_to_fall     |      5.000ns|      0.818ns|          N/A|            0|            0|          389|   
        0|
| TS_MC_PHY_INIT_SEL            |     10.000ns|      0.999ns|          N/A|            0|            0|          521|   
        0|
| TS_ddr3ctrl_u_infrastructure_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|   
        0|
| lk_mem_pll                    |             |             |             |             |             |             |   
         |
| TS_ddr3ctrl_u_infrastructure_c|      5.000ns|      2.400ns|          N/A|         2012|            0|        48581|   
        0|
| lk_pll                        |             |             |             |             |             |             |   
         |
| TS_ddr3ctrl_clk_rd_base       |      2.500ns|          N/A|          N/A|            0|            0|            0|   
        0|
| TS_ddr3ctrl_u_infrastructure_c|     10.000ns|      1.778ns|          N/A|            0|            0|            5|   
        0|
| lk_pll_100                    |             |             |             |             |             |             |   
         |
| TS_ddr3ctrl_u_infrastructure_c|      8.333ns|      9.093ns|          N/A|         1636|            0|     41858135|   
        0|
| lk_pll_amba                   |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 12 secs 
Total CPU  time at the beginning of Placer: 1 mins 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:af0d53c7) REAL time: 1 mins 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:af0d53c7) REAL time: 1 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:281903cb) REAL time: 1 mins 23 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:281903cb) REAL time: 1 mins 23 secs 

WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
Phase 5.2  Initial Placement for Architecture Specific Features
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.

.


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 2 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 3 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 3/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   40   |    0   |  1030 |    40 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   640 |    25 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 2/4; bufrs - 0/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 11 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" driven by "BUFIODQS_X1Y17"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt" LOC =
"BUFIODQS_X1Y17" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" driven by "BUFIODQS_X1Y14"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_bufio_cpt" LOC =
"BUFIODQS_X1Y14" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" driven by "BUFIODQS_X2Y15"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt" LOC =
"BUFIODQS_X2Y15" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" driven by "BUFIODQS_X1Y12"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_bufio_cpt" LOC =
"BUFIODQS_X1Y12" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" driven by "BUFIODQS_X1Y18"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_bufio_cpt" LOC =
"BUFIODQS_X1Y18" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" driven by "BUFIODQS_X2Y12"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC =
"BUFIODQS_X2Y12" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" driven by "BUFIODQS_X2Y14"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt" LOC =
"BUFIODQS_X2Y14" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" driven by "BUFIODQS_X1Y15"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt" LOC =
"BUFIODQS_X1Y15" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" RANGE = CLOCKREGION_X0Y3;


# Regional-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" driven by "BUFR_X1Y6"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync" LOC =
"BUFR_X1Y6" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" RANGE = CLOCKREGION_X0Y3, CLOCKREGION_X0Y4,
CLOCKREGION_X0Y2;


# Regional-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" driven by "BUFR_X2Y6"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC =
"BUFR_X2Y6" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" RANGE = CLOCKREGION_X1Y3, CLOCKREGION_X1Y4,
CLOCKREGION_X1Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:6a8760c1) REAL time: 1 mins 50 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6a8760c1) REAL time: 1 mins 50 secs 

WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:6a8760c1) REAL time: 1 mins 50 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:6a8760c1) REAL time: 1 mins 51 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6a8760c1) REAL time: 1 mins 51 secs 

Phase 10.8  Global Placement
...................................................................................................................................
...........................................................................................................................................................................
..........................................................................................................
....................................
Phase 10.8  Global Placement (Checksum:54362d13) REAL time: 3 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:54362d13) REAL time: 3 mins 17 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:d70a4aad) REAL time: 4 mins 25 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:d70a4aad) REAL time: 4 mins 26 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:ff86d35a) REAL time: 4 mins 27 secs 

Total REAL time to Placer completion: 4 mins 30 secs 
Total CPU  time to Placer completion: 4 mins 24 secs 
Running physical synthesis...
...
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  100
Slice Logic Utilization:
  Number of Slice Registers:                15,647 out of 301,440    5%
    Number used as Flip Flops:              15,637
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                     21,423 out of 150,720   14%
    Number used as logic:                   20,497 out of 150,720   13%
      Number using O6 output only:          17,454
      Number using O5 output only:             162
      Number using O5 and O6:                2,881
      Number used as ROM:                        0
    Number used as Memory:                     613 out of  58,400    1%
      Number used as Dual Port RAM:            528
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                516
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            85
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    313
      Number with same-slice register load:    300
      Number with same-slice carry load:        13
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 9,469 out of  37,680   25%
  Number of LUT Flip Flop pairs used:       26,273
    Number with an unused Flip Flop:        12,064 out of  26,273   45%
    Number with an unused LUT:               4,850 out of  26,273   18%
    Number of fully used LUT-FF pairs:       9,359 out of  26,273   35%
    Number of unique control sets:             849
    Number of slice register sites lost
      to control set restrictions:           3,001 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       239 out of     600   39%
    Number of LOCed IOBs:                      239 out of     239  100%
    IOB Flip Flops:                            145
    IOB Master Pads:                             9
    IOB Slave Pads:                              9
    Number of bonded IPADs:                      2
      Number of LOCed IPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  6 out of     416    1%
    Number using RAMB36E1 only:                  6
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 38 out of     832    4%
    Number using RAMB18E1 only:                 38
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                94 out of     720   13%
    Number used as ILOGICE1s:                   29
    Number used as ISERDESE1s:                  65
  Number of OLOGICE1/OSERDESE1s:               215 out of     720   29%
    Number used as OLOGICE1s:                   93
    Number used as OSERDESE1s:                 122
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           8 out of      72   11%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            4 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         3 out of      18   16%
  Number of IODELAYE1s:                         90 out of     720   12%
    Number of LOCed IODELAYE1s:                 10 out of      90   11%
  Number of MMCM_ADVs:                           1 out of      12    8%
    Number of LOCed MMCM_ADVs:                   1 out of       1  100%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                4.13

Peak Memory Usage:  1294 MB
Total REAL time to MAP completion:  14 mins 54 secs 
Total CPU time to MAP completion:   14 mins 47 secs 

Mapping completed.
See MAP report file "leon3mp.mrp" for details.

*** Running par
    with args -intstyle pa "leon3mp.ncd" -w "leon3mp_routed.ncd" -ol high -xe n




Constraints file: leon3mp.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.
   "leon3mp" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 20 ns BEFORE COMP "clk_33";> [leon3mp.pcf(43044)], is
   specified without a duration.  This will result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 5 ns BEFORE COMP "erx_clk";> [leon3mp.pcf(43046)], is
   specified without a duration.  This will result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 8 ns BEFORE COMP "etx_clk";> [leon3mp.pcf(43048)], is
   specified without a duration.  This will result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                15,647 out of 301,440    5%
    Number used as Flip Flops:              15,637
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                     21,423 out of 150,720   14%
    Number used as logic:                   20,497 out of 150,720   13%
      Number using O6 output only:          17,454
      Number using O5 output only:             162
      Number using O5 and O6:                2,881
      Number used as ROM:                        0
    Number used as Memory:                     613 out of  58,400    1%
      Number used as Dual Port RAM:            528
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                516
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            85
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    313
      Number with same-slice register load:    300
      Number with same-slice carry load:        13
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 9,469 out of  37,680   25%
  Number of LUT Flip Flop pairs used:       26,273
    Number with an unused Flip Flop:        12,064 out of  26,273   45%
    Number with an unused LUT:               4,850 out of  26,273   18%
    Number of fully used LUT-FF pairs:       9,359 out of  26,273   35%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       239 out of     600   39%
    Number of LOCed IOBs:                      239 out of     239  100%
    IOB Flip Flops:                            145
    IOB Master Pads:                             9
    IOB Slave Pads:                              9
    Number of bonded IPADs:                      2
      Number of LOCed IPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  6 out of     416    1%
    Number using RAMB36E1 only:                  6
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 38 out of     832    4%
    Number using RAMB18E1 only:                 38
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                94 out of     720   13%
    Number used as ILOGICE1s:                   29
    Number used as ISERDESE1s:                  65
  Number of OLOGICE1/OSERDESE1s:               215 out of     720   29%
    Number used as OLOGICE1s:                   93
    Number used as OSERDESE1s:                 122
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           8 out of      72   11%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            4 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         3 out of      18   16%
  Number of IODELAYE1s:                         90 out of     720   12%
    Number of LOCed IODELAYE1s:                 10 out of      90   11%
  Number of MMCM_ADVs:                           1 out of      12    8%
    Number of LOCed MMCM_ADVs:                   1 out of       1  100%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iobuf_dqs/OB has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMC_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[44].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[37].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[42].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[38].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[33].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[36].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[25].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[35].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[24].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 148462 unrouted;      REAL time: 29 secs 

Phase  2  : 132441 unrouted;      REAL time: 37 secs 

Phase  3  : 45414 unrouted;      REAL time: 1 mins 26 secs 

Phase  4  : 47941 unrouted; (Setup:939138, Hold:2658, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Updating file: leon3mp_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1004036, Hold:2397, Component Switching Limit:0)     REAL time: 4 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:1004036, Hold:2397, Component Switching Limit:0)     REAL time: 6 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:1004036, Hold:2397, Component Switching Limit:0)     REAL time: 6 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:1004036, Hold:2397, Component Switching Limit:0)     REAL time: 6 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:1004036, Hold:2397, Component Switching Limit:0)     REAL time: 6 mins 41 secs 

Phase 10  : 0 unrouted; (Setup:1004036, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 42 secs 

Phase 11  : 0 unrouted; (Setup:987632, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 51 secs 
Total REAL time to Router completion: 6 mins 51 secs 
Total CPU time to Router completion: 7 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                clkm |BUFGCTRL_X0Y28| No   | 3470 |  0.455     |  2.041      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_ddr |BUFGCTRL_X0Y29| No   | 1843 |  0.356     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|         ethi_tx_clk | BUFGCTRL_X0Y3| No   |   69 |  0.230     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|    op0/clk_rsync[1] |  Regional Clk|Yes   |  449 |  0.256     |  1.099      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|    op0/clk_rsync[0] |  Regional Clk|Yes   |  284 |  0.211     |  1.049      |
+---------------------+--------------+------+------+------------+-------------+
|         clkace_BUFG | BUFGCTRL_X0Y0| No   |   35 |  0.210     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|         ethi_rx_clk | BUFGCTRL_X0Y2| No   |   58 |  0.153     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|              clkvga | BUFGCTRL_X0Y4| No   |   65 |  0.188     |  2.039      |
+---------------------+--------------+------+------+------------+-------------+
|ahbjtaggen0.ahbjtag0 |              |      |      |            |             |
|               /ltck | BUFGCTRL_X0Y5| No   |   38 |  0.184     |  1.799      |
+---------------------+--------------+------+------+------------+-------------+
|        ethi_gtx_clk |BUFGCTRL_X0Y27| No   |    3 |  0.214     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|              clk100 |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.673      |
+---------------------+--------------+------+------+------------+-------------+
|    ddr3ctrl/clk_mem |BUFGCTRL_X0Y30| No   |  187 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|    ddr3ctrl/clk_200 | BUFGCTRL_X0Y1| No   |    8 |  0.123     |  1.711      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_316_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.225      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_infrastru |              |      |      |            |             |
|cture/u_mmcm_adv_ML_ |              |      |      |            |             |
|              NEW_I1 |         Local|      |    3 |  0.000     |  1.497      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_infrastru |              |      |      |            |             |
|cture/u_mmcm_adv_ML_ |              |      |      |            |             |
|             NEW_OUT |         Local|      |    2 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[3] |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[6] |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[2] |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[5] |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[4] |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[0] |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[1] |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/u_memc_ui_t |              |      |      |            |             |
|op/u_mem_intfc/phy_t |              |      |      |            |             |
|      op0/clk_cpt[7] |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|ddr3ctrl/clk_rd_base |              |      |      |            |             |
|                     |         Local|      |   10 |  0.271     |  1.428      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 987632 (Setup: 987632, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_ddr3ctrl_u_infrastructure_clk_pll_amba | SETUP       |    -2.125ns|    10.458ns|    1372|      987632
   = PERIOD TIMEGRP         "ddr3ctrl_u_inf | HOLD        |     0.031ns|            |       0|           0
  rastructure_clk_pll_amba" TS_clk_ref / 0. |             |            |            |        |            
  6 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 12 ns AFTER COMP "gmiiclk_p" | MAXDELAY    |     0.011ns|    11.989ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_u_infrastructure_clk_pll = PE | SETUP       |     0.024ns|     4.976ns|       0|           0
  RIOD TIMEGRP         "ddr3ctrl_u_infrastr | HOLD        |     0.055ns|            |       0|           0
  ucture_clk_pll" TS_clk_ref HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" | SETUP       |     3.685ns|     1.315ns|       0|           0
   5 ns HIGH 50%                            | HOLD        |     0.109ns|            |       0|           0
                                            | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.900ns|     4.100ns|       0|           0
  ync" 5 ns HIGH 50%                        | HOLD        |     0.034ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "ethpads.erxc_pad/xcv2.u0/ol" MAXSKEW | NETSKEW     |     0.907ns|     0.093ns|       0|           0
   = 1 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "ethpads.etxc_pad/xcv2.u0/ol" MAXSKEW | NETSKEW     |     0.907ns|     0.093ns|       0|           0
   = 1 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_u_infrastructure_clk_mem_pll  | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  = PERIOD TIMEGRP         "ddr3ctrl_u_infr |             |            |            |        |            
  astructure_clk_mem_pll" TS_clk_ref / 2 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "ethpads.erxc_pad/xcv2.u0/ol" PERIOD  | SETUP       |     1.796ns|     6.204ns|       0|           0
  = 8 ns HIGH 50%                           | HOLD        |     0.094ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_u_infrastructure_clk_pll_100  | SETUP       |     1.912ns|     6.176ns|       0|           0
  = PERIOD TIMEGRP         "ddr3ctrl_u_infr | HOLD        |     0.117ns|            |       0|           0
  astructure_clk_pll_100" TS_clk_ref / 0.5  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.489ns|     2.511ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.194ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" TS_clk_ref     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 5 ns BEFORE COMP "erx_clk"    | SETUP       |     3.863ns|     1.137ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     4.538ns|     5.462ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.127ns|            |       0|           0
       TS_clk_ref * 2                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "gmiiclk_p_IBUF" PERIOD = 8 ns HIGH 5 | SETUP       |     7.121ns|     0.879ns|       0|           0
  0%                                        | HOLD        |     0.086ns|            |       0|           0
                                            | MINPERIOD   |     6.571ns|     1.429ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 8 ns BEFORE COMP "etx_clk"    | SETUP       |     6.807ns|     1.193ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 15 ns AFTER COMP "etx_clk"   | MAXDELAY    |     8.081ns|     6.919ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = OUT 20 ns AFTER COMP "clk_33"    | MAXDELAY    |    12.700ns|     7.300ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 20 ns BEFORE COMP "clk_33"    | SETUP       |    19.841ns|     0.159ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "clkace" PERIOD = 30 ns HIGH 50%      | SETUP       |    25.874ns|     4.126ns|       0|           0
                                            | HOLD        |     0.074ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "ethpads.etxc_pad/xcv2.u0/ol" PERIOD  | SETUP       |    31.523ns|     8.477ns|       0|           0
  = 40 ns HIGH 50%                          | HOLD        |     0.096ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk_ddr_clkm_path" TIG           | SETUP       |         N/A|     5.529ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_ddr3ctrl_clk_rd_base = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "ddr3ctrl_clk_rd_base" TS_clk_ref / 2     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_clkm_clk_ddr_path" TIG           | SETUP       |         N/A|     3.583ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_ref
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ref                     |      5.000ns|      4.761ns|      6.275ns|            0|         1372|           14|     41924610|
| TS_clk_rsync_rise_to_fall     |      5.000ns|      2.511ns|          N/A|            0|            0|          389|            0|
| TS_MC_PHY_INIT_SEL            |     10.000ns|      5.462ns|          N/A|            0|            0|          521|            0|
| TS_ddr3ctrl_u_infrastructure_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| lk_mem_pll                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      5.000ns|      4.976ns|          N/A|            0|            0|        48581|            0|
| lk_pll                        |             |             |             |             |             |             |             |
| TS_ddr3ctrl_clk_rd_base       |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ddr3ctrl_u_infrastructure_c|     10.000ns|      6.176ns|          N/A|            0|            0|            5|            0|
| lk_pll_100                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      8.333ns|     10.458ns|          N/A|         1372|            0|     41875114|            0|
| lk_pll_amba                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 5 secs 
Total CPU time to PAR completion: 7 mins 19 secs 

Peak Memory Usage:  1410 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1372 errors found.

Number of error messages: 0
Number of warning messages: 70
Number of info messages: 1

Writing design to file leon3mp_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "leon3mp.twr" -v 30 -l 30 "leon3mp_routed.ncd" "leon3mp.pcf"

Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\.
   "leon3mp" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 20 ns BEFORE COMP
   "clk_33";> [leon3mp.pcf(43044)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 5 ns BEFORE COMP
   "erx_clk";> [leon3mp.pcf(43046)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 8 ns BEFORE COMP
   "etx_clk";> [leon3mp.pcf(43048)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.


Analysis completed Wed Jul 08 13:29:49 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 3
Total time: 49 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "leon3mp_routed.ncd" "leon3mp_routed.xdl"

Release 14.4 - xdl P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.
   "leon3mp" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Successfully converted design 'leon3mp_routed.ncd' to 'leon3mp_routed.xdl'.

*** Running bitgen
    with args "leon3mp_routed.ncd" "leon3mp.bit" "leon3mp.pcf" -m -w -intstyle pa

WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[3].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[6].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_d
   qs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32
   M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32
   M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32
   M0_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32
   M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[44].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[37].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[42].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[38].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA
   _D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA
   _D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[33].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[36].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[25].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RA
   M32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[35].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[24].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].R
   AM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance, eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0, are using
   the same clock signal (synchronous clocking) with WRITE_FIRST mode specified.
   This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[3].dtags0/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags0/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[3].dtags1/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[2].dtags1/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/xc2v.x0/
   a6.x0/a9.x[0].r0, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <ddr3ctrl/u_infrastructure/u_mmcm_adv> has CLKOUT pins that do not drive the
   same kind of BUFFER load. Routing from the different buffer types will not be
   phase aligned. 
