{"version":"1.1.0","info":[["/home/bakr/Thesis/hardware/arbiter.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/array.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/cam_test.sv",[[[[[["#AnonymousStructUnion0",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion0"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion1"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion2"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion3"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion3"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion4"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion4"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion5"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["tb_cam",[[24,0],[24,14]],[[24,7],[24,13]],[],["module"]],[152,9]],[[["T",[[25,0],[25,19]],[[25,11],[25,12]],["tb_cam"],["localparam"]],["DATA_WIDTH",[[27,0],[27,67]],[[27,11],[27,21]],["tb_cam"],["localparam"]],["ADDR_WIDTH",[[28,0],[28,52]],[[28,11],[28,21]],["tb_cam"],["localparam"]],["CAM_STYLE",[[29,0],[29,32]],[[29,11],[29,20]],["tb_cam"],["localparam"]],["SLICE_WIDTH",[[30,0],[30,29]],[[30,11],[30,22]],["tb_cam"],["localparam"]],["clk",[[36,0],[36,9]],[[36,6],[36,9]],["tb_cam"],["variable","logic"]],["rst",[[37,0],[37,9]],[[37,6],[37,9]],["tb_cam"],["variable","logic"]],["write_addr",[[38,0],[38,34]],[[38,24],[38,34]],["tb_cam"],["variable","logic"]],["write_data",[[39,0],[39,34]],[[39,24],[39,34]],["tb_cam"],["variable","logic"]],["write_delete",[[40,0],[40,18]],[[40,6],[40,18]],["tb_cam"],["variable","logic"]],["write_enable",[[41,0],[41,18]],[[41,6],[41,18]],["tb_cam"],["variable","logic"]],["compare_data",[[42,0],[42,36]],[[42,24],[42,36]],["tb_cam"],["variable","logic"]],["select_mask",[[43,0],[43,23]],[[43,12],[43,23]],["tb_cam"],["variable","logic"]],["write_busy",[[45,0],[45,16]],[[45,6],[45,16]],["tb_cam"],["variable","logic"]],["match_many",[[46,0],[46,37]],[[46,27],[46,37]],["tb_cam"],["variable","logic"]],["match_single",[[47,0],[47,39]],[[47,27],[47,39]],["tb_cam"],["variable","logic"]],["match_addr",[[48,0],[48,34]],[[48,24],[48,34]],["tb_cam"],["variable","logic"]],["match",[[49,0],[49,11]],[[49,6],[49,11]],["tb_cam"],["variable","logic"]],["u_cam",[[50,0],[70,1]],[[56,1],[56,6]],["tb_cam"],["instance","cam"]],["cmd_id",[[89,0],[89,15]],[[89,9],[89,15]],["tb_cam"],["variable","cmd_id_t"]],["proc_id",[[90,0],[90,39]],[[90,32],[90,39]],["tb_cam"],["variable","logic"]]]]]],["/home/bakr/Thesis/hardware/defines.sv"],null,null,[["push_back",[[4,0],[5,0]],[[4,9],[4,18]],["source.systemverilog"],["macro"]],["delete",[[14,0],[15,0]],[[14,8],[14,14]],["source.systemverilog"],["macro"]],["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion0"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum0"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion1"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion2"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion3"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion4"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion5"]],["write_enable",[[8,10],[9,20]],[[9,4],[9,16]],[],["variable","\\"]],["write_data",[[6,23],[7,20]],[[7,4],[7,14]],[],["variable","\\"]],["T",[[7,24],[8,6]],[[8,5],[8,6]],[],["variable","\\\n"]],["T",[[20,29],[21,10]],[[21,9],[21,10]],[],["variable","\\"]],["write_delete",[[15,6],[16,20]],[[16,4],[16,16]],[],["variable","\\"]],["write_addr",[[16,29],[17,22]],[[17,4],[17,14]],[],["variable","\\"]],["write_delete",[[18,29],[19,20]],[[19,4],[19,16]],[],["variable","\\\n"]]]],null,0]],["/home/bakr/Thesis/hardware/cam/cam_srl.v",[[[[[["cam_srl",[[32,0],[56,2]],[[32,7],[32,14]],[],["module"]],[235,9]],[[["DATA_WIDTH",[[34,4],[34,29]],[[34,14],[34,24]],["cam_srl"],["parameter-port","parameter"]],["ADDR_WIDTH",[[36,4],[36,28]],[[36,14],[36,24]],["cam_srl"],["parameter-port","parameter"]],["SLICE_WIDTH",[[38,4],[38,29]],[[38,14],[38,25]],["cam_srl"],["parameter-port","parameter"]],["clk",[[41,4],[41,39]],[[41,36],[41,39]],["cam_srl"],["port","wire"]],["rst",[[42,4],[42,39]],[[42,36],[42,39]],["cam_srl"],["port","wire"]],["write_addr",[[44,4],[44,46]],[[44,36],[44,46]],["cam_srl"],["port","wire"]],["write_data",[[45,4],[45,46]],[[45,36],[45,46]],["cam_srl"],["port","wire"]],["write_delete",[[46,4],[46,48]],[[46,36],[46,48]],["cam_srl"],["port","wire"]],["write_enable",[[47,4],[47,48]],[[47,36],[47,48]],["cam_srl"],["port","wire"]],["select_mask",[[48,4],[48,82]],[[48,71],[48,82]],["cam_srl"],["port","wire"]],["write_busy",[[49,4],[49,46]],[[49,36],[49,46]],["cam_srl"],["port","wire"]],["compare_data",[[51,4],[51,48]],[[51,36],[51,48]],["cam_srl"],["port","wire"]],["match_many",[[52,4],[52,46]],[[52,36],[52,46]],["cam_srl"],["port","wire"]],["match_single",[[53,4],[53,48]],[[53,36],[53,48]],["cam_srl"],["port","wire"]],["match_addr",[[54,4],[54,46]],[[54,36],[54,46]],["cam_srl"],["port","wire"]],["match",[[55,4],[55,41]],[[55,36],[55,41]],["cam_srl"],["port","wire"]],["SLICE_COUNT",[[59,0],[59,70]],[[59,11],[59,22]],["cam_srl"],["localparam"]],["RAM_DEPTH",[[61,0],[61,37]],[[61,11],[61,20]],["cam_srl"],["localparam"]],["STATE_INIT",[[62,0],[66,24]],[[63,4],[63,14]],["cam_srl"],["localparam"]],["state_reg",[[68,0],[68,32]],[[68,10],[68,19]],["cam_srl"],["variable","reg"]],["state_next",[[68,0],[68,44]],[[68,34],[68,44]],["cam_srl"],["variable","state_reg"]],["compare_data_padded",[[81,0],[81,54]],[[81,35],[81,54]],["cam_srl"],["variable","wire"]],["write_data_padded",[[82,0],[82,52]],[[82,35],[82,52]],["cam_srl"],["variable","wire"]],["count_reg",[[84,0],[84,53]],[[84,22],[84,31]],["cam_srl"],["variable","reg"]],["count_next",[[84,0],[84,65]],[[84,55],[84,65]],["cam_srl"],["variable","count_reg"]],["shift_data",[[86,0],[86,32]],[[86,22],[86,32]],["cam_srl"],["variable","reg"]],["shift_en",[[87,0],[87,28]],[[87,20],[87,28]],["cam_srl"],["variable","reg"]],["write_addr_reg",[[89,0],[89,56]],[[89,21],[89,35]],["cam_srl"],["variable","reg"]],["write_addr_next",[[89,0],[89,73]],[[89,58],[89,73]],["cam_srl"],["variable","write_addr_reg"]],["write_data_padded_reg",[[90,0],[90,89]],[[90,34],[90,55]],["cam_srl"],["variable","reg"]],["write_data_padded_next",[[90,0],[90,113]],[[90,91],[90,113]],["cam_srl"],["variable","write_data_padded_reg"]],["write_busy_reg",[[92,0],[92,25]],[[92,4],[92,18]],["cam_srl"],["variable","reg"]],["match_raw_out",[[96,0],[96,50]],[[96,20],[96,33]],["cam_srl"],["variable","reg"]],["match_many_raw",[[97,0],[97,34]],[[97,20],[97,34]],["cam_srl"],["variable","reg"]],["match_many_reg",[[98,0],[98,54]],[[98,20],[98,34]],["cam_srl"],["variable","reg"]],["k",[[102,0],[102,9]],[[102,8],[102,9]],["cam_srl"],["variable","integer"]],["priority_encoder_inst",[[112,0],[121,1]],[[116,0],[116,21]],["cam_srl"],["instance","priority_encoder"]],["i",[[123,0],[123,9]],[[123,8],[123,9]],["cam_srl"],["variable","integer"]],["row_ind",[[126,0],[126,14]],[[126,7],[126,14]],["cam_srl"],["variable","genvar"]],["slice_ind",[[126,0],[126,25]],[[126,16],[126,25]],["cam_srl"],["variable","row_ind"]],["srl_mem",[[130,12],[130,69]],[[130,37],[130,44]],["cam_srl"],["variable","reg"]]]]]]],null,0]],["/home/bakr/Thesis/hardware/cam/cam.v",[[[[[["cam",[[33,0],[59,2]],[[33,7],[33,10]],[],["module"]],[86,9]],[[["DATA_WIDTH",[[35,4],[35,29]],[[35,14],[35,24]],["cam"],["parameter-port","parameter"]],["ADDR_WIDTH",[[37,4],[37,28]],[[37,14],[37,24]],["cam"],["parameter-port","parameter"]],["CAM_STYLE",[[39,4],[39,31]],[[39,14],[39,23]],["cam"],["parameter-port","parameter"]],["SLICE_WIDTH",[[41,4],[41,29]],[[41,14],[41,25]],["cam"],["parameter-port","parameter"]],["clk",[[44,4],[44,39]],[[44,36],[44,39]],["cam"],["port","wire"]],["rst",[[45,4],[45,39]],[[45,36],[45,39]],["cam"],["port","wire"]],["write_addr",[[47,4],[47,46]],[[47,36],[47,46]],["cam"],["port","wire"]],["write_data",[[48,4],[48,46]],[[48,36],[48,46]],["cam"],["port","wire"]],["write_delete",[[49,4],[49,48]],[[49,36],[49,48]],["cam"],["port","wire"]],["write_enable",[[50,4],[50,48]],[[50,36],[50,48]],["cam"],["port","wire"]],["select_mask",[[51,4],[51,82]],[[51,71],[51,82]],["cam"],["port","wire"]],["write_busy",[[52,4],[52,46]],[[52,36],[52,46]],["cam"],["port","wire"]],["compare_data",[[54,4],[54,48]],[[54,36],[54,48]],["cam"],["port","wire"]],["match_many",[[55,4],[55,46]],[[55,36],[55,46]],["cam"],["port","wire"]],["match_single",[[56,4],[56,48]],[[56,36],[56,48]],["cam"],["port","wire"]],["match_addr",[[57,4],[57,46]],[[57,36],[57,46]],["cam"],["port","wire"]],["match",[[58,4],[58,41]],[[58,36],[58,41]],["cam"],["port","wire"]],["cam_inst",[[63,8],[82,9]],[[68,8],[68,16]],["cam"],["instance","cam_srl"]]]]]]],null,0]],["/home/bakr/Thesis/hardware/cam/priority_encoder.v",[[[[[["priority_encoder",[[31,0],[42,2]],[[31,7],[31,23]],[],["module"]],[97,9]],[[["WIDTH",[[33,4],[33,23]],[[33,14],[33,19]],["priority_encoder"],["port","parameter"]],["LSB_PRIORITY",[[35,4],[35,34]],[[35,14],[35,26]],["priority_encoder"],["port","parameter"]],["W1",[[45,0],[45,32]],[[45,10],[45,12]],["priority_encoder"],["parameter"]],["W2",[[46,0],[46,20]],[[46,10],[46,12]],["priority_encoder"],["parameter"]],["out1",[[64,8],[64,34]],[[64,30],[64,34]],["priority_encoder"],["variable","wire"]],["out2",[[64,8],[64,40]],[[64,36],[64,40]],["priority_encoder"],["variable","out1"]],["valid1",[[65,8],[65,19]],[[65,13],[65,19]],["priority_encoder"],["variable","wire"]],["valid2",[[65,8],[65,27]],[[65,21],[65,27]],["priority_encoder"],["variable","valid1"]],["priority_encoder_inst1",[[66,8],[74,9]],[[70,8],[70,30]],["priority_encoder"],["instance","priority_encoder"]],["priority_encoder_inst2",[[75,8],[83,9]],[[79,8],[79,30]],["priority_encoder"],["instance","priority_encoder"]]]]]]],null,0]],["/home/bakr/Thesis/hardware/defines.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/encoder.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/fifo.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/find_first_set_bit.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/issuer.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/mem.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/mmul.sv",[[[[[["toep_mmul",[[2,0],[2,89]],[[2,8],[2,17]],[],["module"]],[27,9]],[[["UNIT_SIZE",[[2,19],[2,40]],[[2,29],[2,38]],["toep_mmul"],["parameter-port","parameter"]],["i_clk",[[3,6],[3,11]],[[3,6],[3,11]],["toep_mmul"],["port"]],["i_rstn",[[2,52],[2,58]],[[2,52],[2,58]],["toep_mmul"],["port","i_clk"]],["i_en",[[2,61],[2,65]],[[2,61],[2,65]],["toep_mmul"],["port","i_rstn"]],["i_data",[[2,70],[2,76]],[[2,70],[2,76]],["toep_mmul"],["port","i_en"]],["o_data",[[2,79],[2,85]],[[2,79],[2,85]],["toep_mmul"],["port","i_data"]],["i_rstn",[[4,6],[4,12]],[[4,6],[4,12]],["toep_mmul"],["port"]],["i_en",[[5,6],[5,10]],[[5,6],[5,10]],["toep_mmul"],["port"]],["i_mat",[[6,7],[6,36]],[[6,13],[6,18]],["toep_mmul"],["port","logic"]],["i_vec",[[7,7],[7,36]],[[7,13],[7,18]],["toep_mmul"],["port","logic"]],["o_data",[[8,7],[8,36]],[[8,13],[8,19]],["toep_mmul"],["port","logic"]],["vec",[[9,0],[9,31]],[[9,22],[9,25]],["toep_mmul"],["variable","logic"]],["mat",[[10,0],[10,36]],[[10,27],[10,30]],["toep_mmul"],["variable","logic"]],["result",[[11,0],[11,34]],[[11,22],[11,28]],["toep_mmul"],["variable","logic"]]]]]]],null,0]],["/home/bakr/Thesis/hardware/pool.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/proc.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/queue.sv",[[[[[["#AnonymousStructUnion30",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion30"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion30"],["struct_union_member"]]]]],[[["#AnonymousStructUnion31",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion31"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion32"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion32"],["struct_union_member"]]]]],[[["#AnonymousStructUnion33",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion33"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion33"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion33"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion33"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion33"],["struct_union_member"]]]]],[[["#AnonymousStructUnion34",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion34"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion34"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion34"],["struct_union_member"]]]]],[[["#AnonymousStructUnion35",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion35"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion35"],["struct_union_member"]]]]],[[["fifo",["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,0],[17,4]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,7],[3,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/fifo.sv",[1,18]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,2],[4,23]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,12],[4,17]]],["fifo"],["parameter-port","parameter"]],["DEPTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,2],[5,22]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,12],[5,17]]],["fifo"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["fifo"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["fifo"],["port","i_clk"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["fifo"],["port","i_rstn"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["fifo"],["port","i_read"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["fifo"],["port","i_write"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["fifo"],["port","i_data"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["fifo"],["port","o_data"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["fifo"],["port","o_fifo_full"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["fifo"],["port","o_fifo_empty"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["fifo"],["port"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["fifo"],["port"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["fifo"],["port"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,10],[23,28]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,22],[23,28]]],["fifo"],["port"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,10],[24,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,28],[24,34]]],["fifo"],["port","logic"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["fifo"],["port"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["fifo"],["port"]],["memory",["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,2],[29,38]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,20],[29,26]]],["fifo"],["variable","logic"]],["readPtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,33]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,26],[30,33]]],["fifo"],["variable","logic"]],["writePtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,43]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,35],[30,43]]],["fifo"],["variable","readPtr"]],["writeAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,2],[31,37]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,28],[31,37]]],["fifo"],["variable","logic"]],["readAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,2],[33,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,28],[33,36]]],["fifo"],["variable","logic"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,9],[35,42]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,35],[35,42]]],["fifo"],["port","logic"]]]]],[[["cmd_queue",[[3,0],[13,3]],[[3,7],[3,16]],[],["module"]],[40,9]],[[["DEPTH",[[3,18],[3,37]],[[3,28],[3,33]],["cmd_queue"],["parameter-port","parameter"]],["WIDTH",[[3,39],[3,58]],[[3,49],[3,54]],["cmd_queue"],["parameter-port","parameter"]],["i_clk",[[15,11],[15,16]],[[15,11],[15,16]],["cmd_queue"],["port"]],["i_rstn",[[5,4],[5,10]],[[5,4],[5,10]],["cmd_queue"],["port","i_clk"]],["i_read",[[6,4],[6,10]],[[6,4],[6,10]],["cmd_queue"],["port","i_rstn"]],["i_wr_ctrl",[[7,4],[7,13]],[[7,4],[7,13]],["cmd_queue"],["port","i_read"]],["i_data_ctrl",[[8,4],[8,15]],[[8,4],[8,15]],["cmd_queue"],["port","i_wr_ctrl"]],["o_data",[[9,4],[9,10]],[[9,4],[9,10]],["cmd_queue"],["port","i_data_ctrl"]],["o_fifo_full",[[10,4],[10,15]],[[10,4],[10,15]],["cmd_queue"],["port","o_data"]],["o_fifo_empty",[[11,4],[11,16]],[[11,4],[11,16]],["cmd_queue"],["port","o_fifo_full"]],["o_issuer_valid",[[12,4],[12,18]],[[12,4],[12,18]],["cmd_queue"],["port","o_fifo_empty"]],["i_rstn",[[16,11],[16,17]],[[16,11],[16,17]],["cmd_queue"],["port"]],["i_read",[[17,11],[17,17]],[[17,11],[17,17]],["cmd_queue"],["port"]],["i_wr_ctrl",[[18,10],[18,19]],[[18,10],[18,19]],["cmd_queue"],["port"]],["i_data_ctrl",[[19,10],[19,27]],[[19,16],[19,27]],["cmd_queue"],["port","cmd_t"]],["o_data",[[20,11],[20,23]],[[20,17],[20,23]],["cmd_queue"],["port","cmd_t"]],["o_fifo_full",[[21,11],[21,22]],[[21,11],[21,22]],["cmd_queue"],["port"]],["o_fifo_empty",[[22,11],[22,23]],[[22,11],[22,23]],["cmd_queue"],["port"]],["o_issuer_valid",[[23,11],[23,25]],[[23,11],[23,25]],["cmd_queue"],["port"]],["busy",[[24,11],[24,15]],[[24,11],[24,15]],["cmd_queue"],["port"]],["u_fifo",[[26,4],[38,5]],[[29,5],[29,11]],["cmd_queue"],["instance","fifo"]]]]]],["/home/bakr/Thesis/hardware/defines.sv","/home/bakr/Thesis/hardware/fifo.sv"],null,null,[["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion30"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum5"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum5"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum5"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum5"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion31"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion32"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion33"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion34"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion35"]]]],null,0]],["/home/bakr/Thesis/hardware/shared_mem.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/bakr/Thesis/hardware/tb_arbiter.sv",[[],null,0]],["/home/bakr/Thesis/hardware/tb_array.sv",[[[[[["array",["file:///home/bakr/Thesis/hardware/array.sv",[[4,0],[9,2]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,7],[4,12]]],[],["module"]],["file:///home/bakr/Thesis/hardware/array.sv",[1,13]]],[[["UNIT_SIZE",["file:///home/bakr/Thesis/hardware/array.sv",[[4,14],[4,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,24],[4,33]]],["array"],["parameter-port","parameter"]],["opcode",["file:///home/bakr/Thesis/hardware/array.sv",[[10,7],[10,19]]],["file:///home/bakr/Thesis/hardware/array.sv",[[10,13],[10,19]]],["array"],["port"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["array"],["port","opcode"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["array"],["port","i_in1"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["array"],["port","i_in2"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[11,7],[11,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[11,25],[11,30]]],["array"],["port"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[12,7],[12,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[12,25],[12,30]]],["array"],["port"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[13,7],[13,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[13,25],[13,30]]],["array"],["port"]],["vec",["file:///home/bakr/Thesis/hardware/array.sv",[[15,0],[15,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[15,29],[15,32]]],["array"],["variable","signed"]],["mat",["file:///home/bakr/Thesis/hardware/array.sv",[[16,0],[16,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[16,34],[16,37]]],["array"],["variable","signed"]],["adder",["file:///home/bakr/Thesis/hardware/array.sv",[[17,0],[17,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[17,29],[17,34]]],["array"],["variable","signed"]],["mul_int",["file:///home/bakr/Thesis/hardware/array.sv",[[56,0],[56,45]]],["file:///home/bakr/Thesis/hardware/array.sv",[[56,34],[56,41]]],["array"],["variable","signed"]]]]],[[["tb_array",[[2,0],[2,18]],[[2,7],[2,15]],[],["module"]],[97,0]],[[["UNIT_SIZE",[[3,2],[3,28]],[[3,13],[3,22]],["tb_array"],["localparam"]],["opcode",[[5,2],[5,20]],[[5,14],[5,20]],["tb_array"],["variable","logic"]],["i_in1",[[6,2],[6,31]],[[6,26],[6,31]],["tb_array"],["variable","logic"]],["i_in2",[[7,2],[7,31]],[[7,26],[7,31]],["tb_array"],["variable","logic"]],["o_res",[[10,2],[10,31]],[[10,26],[10,31]],["tb_array"],["variable","logic"]],["res",[[12,2],[12,32]],[[12,24],[12,27]],["tb_array"],["variable","logic"]],["inp0",[[13,2],[13,33]],[[13,29],[13,33]],["tb_array"],["variable","logic"]],["inp1",[[14,2],[14,33]],[[14,29],[14,33]],["tb_array"],["variable","logic"]],["dut",[[18,2],[23,3]],[[18,32],[18,35]],["tb_array"],["instance","array"]]]]]],["/home/bakr/Thesis/hardware/array.sv"]],null,0]],["/home/bakr/Thesis/hardware/tb_issuer.sv",[[[[[["#AnonymousStructUnion0",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion0"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion1"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion2"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion3"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion3"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion4"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion4"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion5"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion6"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion7"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion8"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion9"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion9"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion10"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion10"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["#AnonymousStructUnion11",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion11"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["find_first_set_bit",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,0],[4,3]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,7],[1,25]]],[],["module"]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[14,10]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,27],[1,44]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,37],[1,42]]],["find_first_set_bit"],["parameter-port","parameter"]],["i_in",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[5,10],[5,26]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[5,22],[5,26]]],["find_first_set_bit"],["port"]],["o_pos",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[3,4],[3,9]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[3,4],[3,9]]],["find_first_set_bit"],["port","i_in"]],["o_pos",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[6,11],[6,43]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[6,38],[6,43]]],["find_first_set_bit"],["port","logic"]]]]],[[["fifo",["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,0],[17,4]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,7],[3,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/fifo.sv",[1,28]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,2],[4,23]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,12],[4,17]]],["fifo"],["parameter-port","parameter"]],["DEPTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,2],[5,22]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,12],[5,17]]],["fifo"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["fifo"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["fifo"],["port","i_clk"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["fifo"],["port","i_rstn"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["fifo"],["port","i_read"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["fifo"],["port","i_write"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["fifo"],["port","i_data"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["fifo"],["port","o_data"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["fifo"],["port","o_fifo_full"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["fifo"],["port","o_fifo_empty"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["fifo"],["port"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["fifo"],["port"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["fifo"],["port"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,10],[23,28]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,22],[23,28]]],["fifo"],["port"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,10],[24,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,28],[24,34]]],["fifo"],["port","logic"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["fifo"],["port"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["fifo"],["port"]],["memory",["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,2],[29,38]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,20],[29,26]]],["fifo"],["variable","logic"]],["readPtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,33]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,26],[30,33]]],["fifo"],["variable","logic"]],["writePtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,43]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,35],[30,43]]],["fifo"],["variable","readPtr"]],["writeAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,2],[31,37]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,28],[31,37]]],["fifo"],["variable","logic"]],["readAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,2],[33,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,28],[33,36]]],["fifo"],["variable","logic"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,9],[35,42]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,35],[35,42]]],["fifo"],["port","logic"]]]]],[[["mem_mod",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,0],[10,2]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,7],[2,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/mem.sv",[15,1]]],[[["DEPTH",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,17],[2,39]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,27],[2,32]]],["mem_mod"],["parameter-port","parameter"]],["SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,50]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,45]]],["mem_mod"],["parameter-port","DEPTH"]],["BLOCK_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,65]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,63]]],["mem_mod"],["parameter-port","SIZE"]],["ADDR_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,91]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,76]]],["mem_mod"],["parameter-port","BLOCK_SIZE"]],["i_clk",["file:///home/bakr/Thesis/hardware/mem.sv",[[3,4],[3,15]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[3,10],[3,15]]],["mem_mod"],["port","input"]],["i_addr_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[4,4],[4,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[4,26],[4,34]]],["mem_mod"],["port","input"]],["i_data_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[5,4],[5,46]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[5,38],[5,46]]],["mem_mod"],["port","input"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/mem.sv",[[6,4],[6,42]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[6,33],[6,42]]],["mem_mod"],["port","input"]],["i_wr_en",["file:///home/bakr/Thesis/hardware/mem.sv",[[7,4],[7,17]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[7,10],[7,17]]],["mem_mod"],["port","input"]],["i_addr_r",["file:///home/bakr/Thesis/hardware/mem.sv",[[8,4],[8,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[8,26],[8,34]]],["mem_mod"],["port","input"]],["o_data",["file:///home/bakr/Thesis/hardware/mem.sv",[[9,4],[9,51]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[9,45],[9,51]]],["mem_mod"],["port","wire"]],["r_mem",["file:///home/bakr/Thesis/hardware/mem.sv",[[12,0],[12,32]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[12,15],[12,20]]],["mem_mod"],["variable","reg"]]]]],[[["issuer",["file:///home/bakr/Thesis/hardware/issuer.sv",[[10,0],[25,3]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[10,7],[10,13]]],[],["module"]],["file:///home/bakr/Thesis/hardware/issuer.sv",[1,37]]],[[["i_clk",["file:///home/bakr/Thesis/hardware/issuer.sv",[[26,6],[26,11]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[26,6],[26,11]]],["issuer"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/issuer.sv",[[12,4],[12,10]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[12,4],[12,10]]],["issuer"],["port","i_clk"]],["i_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[14,4],[14,9]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[14,4],[14,9]]],["issuer"],["port","i_rstn"]],["i_empty_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[15,4],[15,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[15,4],[15,17]]],["issuer"],["port","i_cmd"]],["o_rd_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[16,4],[16,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[16,4],[16,14]]],["issuer"],["port","i_empty_queue"]],["i_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[18,4],[18,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[18,4],[18,14]]],["issuer"],["port","o_rd_queue"]],["i_finish_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[19,4],[19,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[19,4],[19,17]]],["issuer"],["port","i_ack_proc"]],["i_busy_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[20,4],[20,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[20,4],[20,15]]],["issuer"],["port","i_finish_proc"]],["o_en_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[21,4],[21,13]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[21,4],[21,13]]],["issuer"],["port","i_busy_proc"]],["o_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[22,4],[22,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[22,4],[22,14]]],["issuer"],["port","o_en_proc"]],["o_instr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[23,4],[23,11]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[23,4],[23,11]]],["issuer"],["port","o_ack_proc"]],["o_finished_task",["file:///home/bakr/Thesis/hardware/issuer.sv",[[24,4],[24,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[24,4],[24,19]]],["issuer"],["port","o_instr"]],["i_rstn",["file:///home/bakr/Thesis/hardware/issuer.sv",[[27,6],[27,12]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[27,6],[27,12]]],["issuer"],["port"]],["i_empty_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[28,6],[28,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[28,6],[28,19]]],["issuer"],["port"]],["i_busy_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[29,6],[29,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[29,24],[29,35]]],["issuer"],["port"]],["i_finish_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[30,6],[30,37]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[30,24],[30,37]]],["issuer"],["port"]],["i_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[31,6],[31,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[31,24],[31,34]]],["issuer"],["port"]],["o_en_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[32,7],[32,40]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[32,31],[32,40]]],["issuer"],["port","logic"]],["o_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[33,7],[33,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[33,31],[33,41]]],["issuer"],["port","logic"]],["o_instr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[34,7],[34,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[34,15],[34,22]]],["issuer"],["port","instr_t"]],["i_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[36,6],[36,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[36,12],[36,17]]],["issuer"],["port","cmd_t"]],["o_rd_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[37,7],[37,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[37,13],[37,23]]],["issuer"],["port","logic"]],["o_finished_task",["file:///home/bakr/Thesis/hardware/issuer.sv",[[38,7],[38,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[38,7],[38,22]]],["issuer"],["port"]],["DATA_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[41,0],[41,66]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[41,11],[41,21]]],["issuer"],["localparam"]],["ADDR_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[42,0],[42,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[42,11],[42,21]]],["issuer"],["localparam"]],["CAM_STYLE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[43,0],[43,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[43,11],[43,20]]],["issuer"],["localparam"]],["SLICE_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[44,0],[44,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[44,11],[44,22]]],["issuer"],["localparam"]],["IDLE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[47,0],[47,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[47,11],[47,15]]],["issuer"],["localparam"]],["SIMD_SELECT",["file:///home/bakr/Thesis/hardware/issuer.sv",[[48,0],[48,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[48,11],[48,22]]],["issuer"],["localparam"]],["SIMD_LD1",["file:///home/bakr/Thesis/hardware/issuer.sv",[[49,0],[49,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[49,11],[49,19]]],["issuer"],["localparam"]],["SIMD_LD2",["file:///home/bakr/Thesis/hardware/issuer.sv",[[50,0],[50,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[50,11],[50,19]]],["issuer"],["localparam"]],["SIMD_INFO",["file:///home/bakr/Thesis/hardware/issuer.sv",[[51,0],[51,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[51,11],[51,20]]],["issuer"],["localparam"]],["SIMD_STORE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[52,0],[52,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[52,11],[52,21]]],["issuer"],["localparam"]],["WAIT_ACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[53,0],[53,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[53,11],[53,19]]],["issuer"],["localparam"]],["CMD_GET",["file:///home/bakr/Thesis/hardware/issuer.sv",[[55,0],[55,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[55,11],[55,18]]],["issuer"],["localparam"]],["CMD_CHECK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[56,0],[56,33]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[56,11],[56,20]]],["issuer"],["localparam"]],["CAM_WRITE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[57,0],[57,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[57,11],[57,20]]],["issuer"],["localparam"]],["CMD_WRITEBACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[58,0],[58,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[58,11],[58,24]]],["issuer"],["localparam"]],["PROC_FINISH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[62,0],[62,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[62,11],[62,22]]],["issuer"],["localparam"]],["SEND_ACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[63,0],[63,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[63,11],[63,19]]],["issuer"],["localparam"]],["state",["file:///home/bakr/Thesis/hardware/issuer.sv",[[65,0],[65,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[65,12],[65,17]]],["issuer"],["variable","logic"]],["next_state",["file:///home/bakr/Thesis/hardware/issuer.sv",[[66,0],[66,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[66,12],[66,22]]],["issuer"],["variable","logic"]],["cycle_delay",["file:///home/bakr/Thesis/hardware/issuer.sv",[[67,0],[67,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[67,6],[67,17]]],["issuer"],["variable","logic"]],["next_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[68,0],[68,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[68,6],[68,14]]],["issuer"],["variable","cmd_t"]],["next_cmd_info",["file:///home/bakr/Thesis/hardware/issuer.sv",[[69,0],[69,24]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[69,11],[69,24]]],["issuer"],["variable","cmd_info_t"]],["current_cmd_id",["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,0],[70,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,9],[70,23]]],["issuer"],["variable","cmd_id_t"]],["current_dep_id",["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,0],[70,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,25],[70,39]]],["issuer"],["variable","current_cmd_id"]],["cmd_source",["file:///home/bakr/Thesis/hardware/issuer.sv",[[71,0],[71,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[71,6],[71,16]]],["issuer"],["variable","logic"]],["finish_bit_pos",["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,0],[252,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,32],[252,46]]],["issuer"],["variable","logic"]],["finished_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,0],[252,61]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,48],[252,61]]],["issuer"],["variable","finish_bit_pos"]],["selected_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,0],[253,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,32],[253,45]]],["issuer"],["variable","logic"]],["free_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,0],[253,56]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,47],[253,56]]],["issuer"],["variable","selected_proc"]],["finished_signal_finder",["file:///home/bakr/Thesis/hardware/issuer.sv",[[254,0],[257,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[254,34],[254,56]]],["issuer"],["instance","find_first_set_bit"]],["free_proc_finder",["file:///home/bakr/Thesis/hardware/issuer.sv",[[259,0],[262,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[259,34],[259,50]]],["issuer"],["instance","find_first_set_bit"]],["dep_read",["file:///home/bakr/Thesis/hardware/issuer.sv",[[270,0],[270,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[270,7],[270,15]]],["issuer"],["variable","logic"]],["dep_write",["file:///home/bakr/Thesis/hardware/issuer.sv",[[271,0],[271,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[271,7],[271,16]]],["issuer"],["variable","logic"]],["dep_dout",["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,0],[273,18]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,10],[273,18]]],["issuer"],["variable","dep_cmd_t"]],["dep_din",["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,0],[273,27]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,20],[273,27]]],["issuer"],["variable","dep_dout"]],["dep_fifo_full",["file:///home/bakr/Thesis/hardware/issuer.sv",[[274,0],[274,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[274,6],[274,19]]],["issuer"],["variable","logic"]],["dep_fifo_empty",["file:///home/bakr/Thesis/hardware/issuer.sv",[[275,0],[275,20]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[275,6],[275,20]]],["issuer"],["variable","logic"]],["dep_counter",["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,0],[276,42]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,31],[276,42]]],["issuer"],["variable","logic"]],["dep_count",["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,0],[276,53]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,44],[276,53]]],["issuer"],["variable","dep_counter"]],["FIFO_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[277,0],[277,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[277,11],[277,21]]],["issuer"],["localparam"]],["FIFO_DEPTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[278,0],[278,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[278,11],[278,21]]],["issuer"],["localparam"]],["u_fifo",["file:///home/bakr/Thesis/hardware/issuer.sv",[[280,0],[293,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[283,1],[283,7]]],["issuer"],["instance","fifo"]],["cam_counter",["file:///home/bakr/Thesis/hardware/issuer.sv",[[303,0],[303,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[303,30],[303,41]]],["issuer"],["variable","logic"]],["cam_matched_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[304,0],[304,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[304,30],[304,46]]],["issuer"],["variable","logic"]],["cam_matched",["file:///home/bakr/Thesis/hardware/issuer.sv",[[305,0],[305,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[305,6],[305,17]]],["issuer"],["variable","logic"]],["cam_write_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[308,0],[308,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[308,25],[308,39]]],["issuer"],["variable","logic"]],["cam_write_data",["file:///home/bakr/Thesis/hardware/issuer.sv",[[309,0],[309,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[309,25],[309,39]]],["issuer"],["variable","logic"]],["cam_write_delete",["file:///home/bakr/Thesis/hardware/issuer.sv",[[310,0],[310,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[310,7],[310,23]]],["issuer"],["variable","logic"]],["cam_write_enable",["file:///home/bakr/Thesis/hardware/issuer.sv",[[311,0],[311,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[311,7],[311,23]]],["issuer"],["variable","logic"]],["cam_compare_data",["file:///home/bakr/Thesis/hardware/issuer.sv",[[312,0],[312,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[312,25],[312,41]]],["issuer"],["variable","logic"]],["cam_write_busy",["file:///home/bakr/Thesis/hardware/issuer.sv",[[315,0],[315,21]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[315,7],[315,21]]],["issuer"],["variable","logic"]],["cam_match_many",["file:///home/bakr/Thesis/hardware/issuer.sv",[[316,0],[316,42]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[316,28],[316,42]]],["issuer"],["variable","logic"]],["cam_match_single",["file:///home/bakr/Thesis/hardware/issuer.sv",[[317,0],[317,44]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[317,28],[317,44]]],["issuer"],["variable","logic"]],["cam_match_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[318,0],[318,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[318,25],[318,39]]],["issuer"],["variable","logic"]],["cam_match",["file:///home/bakr/Thesis/hardware/issuer.sv",[[319,0],[319,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[319,6],[319,15]]],["issuer"],["variable","logic"]],["select_mask",["file:///home/bakr/Thesis/hardware/issuer.sv",[[320,0],[320,24]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[320,13],[320,24]]],["issuer"],["variable","logic"]],["u_enq_cmds",["file:///home/bakr/Thesis/hardware/issuer.sv",[[334,0],[353,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[339,1],[339,11]]],["issuer"],["instance","cam"]],["buf_depth",["file:///home/bakr/Thesis/hardware/issuer.sv",[[356,0],[356,37]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[356,11],[356,20]]],["issuer"],["localparam"]],["buf_width",["file:///home/bakr/Thesis/hardware/issuer.sv",[[357,0],[357,43]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[357,11],[357,20]]],["issuer"],["localparam"]],["buf_din",["file:///home/bakr/Thesis/hardware/issuer.sv",[[359,0],[359,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[359,24],[359,31]]],["issuer"],["variable","cmd_info_t"]],["buf_wr_en",["file:///home/bakr/Thesis/hardware/issuer.sv",[[360,0],[360,33]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[360,24],[360,33]]],["issuer"],["variable","logic"]],["buf_addr_r",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,24],[361,34]]],["issuer"],["variable","logic"]],["buf_addr_w",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,36],[361,46]]],["issuer"],["variable","buf_addr_r"]],["cam_nxt_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,61]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,49],[361,61]]],["issuer"],["variable","buf_addr_w"]],["buf_dout",["file:///home/bakr/Thesis/hardware/issuer.sv",[[363,0],[363,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[363,24],[363,32]]],["issuer"],["variable","cmd_info_t"]],["buf_mem",["file:///home/bakr/Thesis/hardware/issuer.sv",[[364,0],[364,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[364,22],[364,29]]],["issuer"],["variable","logic"]],["buf_clr_en",["file:///home/bakr/Thesis/hardware/issuer.sv",[[365,0],[365,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[365,7],[365,17]]],["issuer"],["variable","logic"]],["valid_entries",["file:///home/bakr/Thesis/hardware/issuer.sv",[[380,0],[380,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[380,22],[380,35]]],["issuer"],["variable","logic"]],["fill_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,0],[381,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,6],[381,16]]],["issuer"],["variable","logic"]],["del_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,0],[381,28]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,19],[381,28]]],["issuer"],["variable","fill_entry"]],["free_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[383,0],[383,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[383,6],[383,16]]],["issuer"],["variable","logic"]]]]],[[["issuer_tb",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[141,9]],[[["T",[[3,0],[3,18]],[[3,10],[3,11]],["issuer_tb"],["parameter"]],["i_clk",[[7,0],[7,11]],[[7,6],[7,11]],["issuer_tb"],["variable","logic"]],["i_rstn",[[8,0],[8,12]],[[8,6],[8,12]],["issuer_tb"],["variable","logic"]],["i_empty_queue",[[9,0],[9,19]],[[9,6],[9,19]],["issuer_tb"],["variable","logic"]],["i_busy_proc",[[10,0],[10,36]],[[10,25],[10,36]],["issuer_tb"],["variable","logic"]],["i_finish_proc",[[11,0],[11,38]],[[11,25],[11,38]],["issuer_tb"],["variable","logic"]],["i_ack_proc",[[12,0],[12,35]],[[12,25],[12,35]],["issuer_tb"],["variable","logic"]],["i_cmd",[[13,0],[13,11]],[[13,6],[13,11]],["issuer_tb"],["variable","cmd_t"]],["o_en_proc",[[16,0],[16,33]],[[16,24],[16,33]],["issuer_tb"],["variable","logic"]],["o_ack_proc",[[17,0],[17,34]],[[17,24],[17,34]],["issuer_tb"],["variable","logic"]],["o_instr",[[18,0],[18,15]],[[18,8],[18,15]],["issuer_tb"],["variable","instr_t"]],["o_rd_queue",[[19,0],[19,16]],[[19,6],[19,16]],["issuer_tb"],["variable","logic"]],["o_finished_task",[[20,0],[20,21]],[[20,6],[20,21]],["issuer_tb"],["variable","logic"]],["u_issuer",[[21,0],[34,6]],[[21,8],[21,16]],["issuer_tb"],["instance","issuer"]],["nxt_cmd",[[37,0],[37,13]],[[37,6],[37,13]],["issuer_tb"],["variable","cmd_t"]],["new_cmd",[[45,0],[45,13]],[[45,6],[45,13]],["issuer_tb"],["variable","cmd_t"]]]]]],["/home/bakr/Thesis/hardware/defines.sv","/home/bakr/Thesis/hardware/issuer.sv"],null,null,[["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion0"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum0"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion1"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion2"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion3"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion4"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion5"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion6"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum1"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum1"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion7"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion8"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion9"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion10"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion11"]]]],null,0]],["/home/bakr/Thesis/hardware/tb_mem.sv",[[[[[["#AnonymousStructUnion0",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion0"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion1"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion2"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion3"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion3"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion4"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion4"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion5"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["arbitration_algorithm",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[1,0],[6,2]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[1,7],[1,28]]],[],["module"]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[0,38]]],[[["N_REQ",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[2,3],[2,22]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[2,13],[2,18]]],["arbitration_algorithm"],["parameter-port","parameter"]],["next_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[4,4],[4,33]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[4,23],[4,33]]],["arbitration_algorithm"],["port","output"]],["input_valid",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,4],[5,34]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,23],[5,34]]],["arbitration_algorithm"],["port","input"]],["last_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,36],[5,46]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,36],[5,46]]],["arbitration_algorithm"],["port","input_valid"]],["current_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,48],[5,61]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,48],[5,61]]],["arbitration_algorithm"],["port","last_ready"]],["mask_higher_pri_valids",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[9,4],[9,44]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[9,22],[9,44]]],["arbitration_algorithm"],["variable","logic"]],["masked_valid",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[14,4],[14,34]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[14,22],[14,34]]],["arbitration_algorithm"],["variable","logic"]],["priority_encoder_upper_grant",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[17,4],[17,50]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[17,22],[17,50]]],["arbitration_algorithm"],["variable","logic"]],["priority_encoder_lower_grant",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[18,4],[18,50]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[18,22],[18,50]]],["arbitration_algorithm"],["variable","logic"]],["i",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[25,4],[25,12]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[25,11],[25,12]]],["arbitration_algorithm"],["variable","genvar"]],["upper_grant_eqz",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[34,4],[34,25]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[34,10],[34,25]]],["arbitration_algorithm"],["variable","logic"]]]]],[[["arbiter",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[2,0],[10,2]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[2,7],[2,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[0,33]]],[[["N_REQ",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[3,3],[3,22]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[3,13],[3,18]]],["arbiter"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[5,4],[5,34]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[5,29],[5,34]]],["arbiter"],["port","logic"]],["i_rst_n",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[6,4],[6,36]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[6,29],[6,36]]],["arbiter"],["port","logic"]],["i_req",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[8,4],[8,34]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[8,29],[8,34]]],["arbiter"],["port","logic"]],["o_grant",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[9,4],[9,36]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[9,29],[9,36]]],["arbiter"],["port","logic"]],["last_ready",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[12,4],[12,32]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[12,22],[12,32]]],["arbiter"],["variable","logic"]],["next_ready",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[13,4],[13,32]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[13,22],[13,32]]],["arbiter"],["variable","logic"]],["ar_ag_inst",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[15,4],[20,5]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[15,35],[15,45]]],["arbiter"],["instance","arbitration_algorithm"]],["should_service_next",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[22,4],[22,29]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[22,10],[22,29]]],["arbiter"],["variable","logic"]],["mask",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[26,4],[26,26]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[26,22],[26,26]]],["arbiter"],["variable","logic"]]]]],[[["mem_mod",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,0],[10,2]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,7],[2,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/mem.sv",[2,41]]],[[["DEPTH",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,17],[2,39]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,27],[2,32]]],["mem_mod"],["parameter-port","parameter"]],["SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,50]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,45]]],["mem_mod"],["parameter-port","DEPTH"]],["BLOCK_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,65]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,63]]],["mem_mod"],["parameter-port","SIZE"]],["ADDR_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,91]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,76]]],["mem_mod"],["parameter-port","BLOCK_SIZE"]],["i_clk",["file:///home/bakr/Thesis/hardware/mem.sv",[[3,4],[3,15]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[3,10],[3,15]]],["mem_mod"],["port","input"]],["i_addr_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[4,4],[4,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[4,26],[4,34]]],["mem_mod"],["port","input"]],["i_data_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[5,4],[5,46]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[5,38],[5,46]]],["mem_mod"],["port","input"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/mem.sv",[[6,4],[6,42]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[6,33],[6,42]]],["mem_mod"],["port","input"]],["i_wr_en",["file:///home/bakr/Thesis/hardware/mem.sv",[[7,4],[7,17]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[7,10],[7,17]]],["mem_mod"],["port","input"]],["i_addr_r",["file:///home/bakr/Thesis/hardware/mem.sv",[[8,4],[8,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[8,26],[8,34]]],["mem_mod"],["port","input"]],["o_data",["file:///home/bakr/Thesis/hardware/mem.sv",[[9,4],[9,51]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[9,45],[9,51]]],["mem_mod"],["port","wire"]],["r_mem",["file:///home/bakr/Thesis/hardware/mem.sv",[[12,0],[12,32]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[12,15],[12,20]]],["mem_mod"],["variable","reg"]]]]],[[["encoder",["file:///home/bakr/Thesis/hardware/encoder.sv",[[0,0],[5,4]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[0,7],[0,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/encoder.sv",[11,10]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/encoder.sv",[[1,4],[1,23]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[1,14],[1,19]]],["encoder"],["parameter-port","parameter"]],["i_in",["file:///home/bakr/Thesis/hardware/encoder.sv",[[3,4],[3,8]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[3,4],[3,8]]],["encoder"],["port"]],["o_enc",["file:///home/bakr/Thesis/hardware/encoder.sv",[[4,4],[4,9]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[4,4],[4,9]]],["encoder"],["port","i_in"]],["i_in",["file:///home/bakr/Thesis/hardware/encoder.sv",[[6,11],[6,33]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[6,29],[6,33]]],["encoder"],["port","logic"]],["o_enc",["file:///home/bakr/Thesis/hardware/encoder.sv",[[7,11],[7,43]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[7,38],[7,43]]],["encoder"],["port","logic"]]]]],[[["#AnonymousStructUnion6",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion6"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion7"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion8"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion9"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion9"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion10"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion10"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["#AnonymousStructUnion11",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion11"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["shared_mem",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,0],[18,3]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[1,11]]],[[["PORT_COUNT",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,20],[5,44]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,30],[5,40]]],["shared_mem"],["parameter-port","parameter"]],["BUS_SIZE",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[6,20],[6,44]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[6,30],[6,38]]],["shared_mem"],["parameter-port","parameter"]],["MEM_SIZE",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[7,20],[7,45]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[7,30],[7,38]]],["shared_mem"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[20,10],[20,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[20,10],[20,15]]],["shared_mem"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[9,4],[9,10]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[9,4],[9,10]]],["shared_mem"],["port","i_clk"]],["i_proc_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[10,4],[10,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[10,4],[10,15]]],["shared_mem"],["port","i_rstn"]],["o_proc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[11,4],[11,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[11,4],[11,13]]],["shared_mem"],["port","i_proc_addr"]],["i_proc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[12,4],[12,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[12,4],[12,13]]],["shared_mem"],["port","o_proc_rd"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[13,4],[13,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[13,4],[13,13]]],["shared_mem"],["port","i_proc_wr"]],["i_req_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[14,4],[14,12]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[14,4],[14,12]]],["shared_mem"],["port","i_wr_size"]],["i_req_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,36],[23,46]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,38],[23,46]]],["shared_mem"],["port","i_req_rd"]],["o_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[16,4],[16,14]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[16,4],[16,14]]],["shared_mem"],["port","i_req_wr"]],["o_grant_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,38],[24,50]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,40],[24,50]]],["shared_mem"],["port","o_grant_rd"]],["i_rstn",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[21,10],[21,16]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[21,10],[21,16]]],["shared_mem"],["port"]],["i_req_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,10],[23,35]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,27],[23,35]]],["shared_mem"],["port"]],["o_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,11],[24,38]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,28],[24,38]]],["shared_mem"],["port"]],["o_proc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[26,11],[26,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[26,32],[26,41]]],["shared_mem"],["port","logic"]],["i_proc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[27,10],[27,57]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[27,31],[27,40]]],["shared_mem"],["port","logic"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[28,10],[28,48]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[28,22],[28,31]]],["shared_mem"],["port","logic"]],["i_proc_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[29,10],[29,45]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[29,17],[29,28]]],["shared_mem"],["port","addr_t"]],["rd_data",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[30,4],[30,32]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[30,25],[30,32]]],["shared_mem"],["variable","logic"]],["wr_data",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[31,4],[31,32]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[31,25],[31,32]]],["shared_mem"],["variable","logic"]],["wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[32,4],[32,23]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[32,16],[32,23]]],["shared_mem"],["variable","logic"]],["wr_en",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[33,4],[33,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[33,10],[33,15]]],["shared_mem"],["variable","logic"]],["wr_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[34,4],[34,18]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[34,11],[34,18]]],["shared_mem"],["variable","addr_t"]],["rd_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[35,4],[35,18]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[35,11],[35,18]]],["shared_mem"],["variable","addr_t"]],["rd_arbiter",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[37,4],[42,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[37,26],[37,36]]],["shared_mem"],["instance","arbiter"]],["wr_arbiter",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[43,4],[48,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[43,26],[43,36]]],["shared_mem"],["instance","arbiter"]],["u_mem",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[53,4],[61,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[53,76],[53,81]]],["shared_mem"],["instance","mem_mod"]],["enc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[62,4],[62,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[62,35],[62,41]]],["shared_mem"],["variable","logic"]],["u_grant_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[63,4],[67,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[64,5],[64,15]]],["shared_mem"],["instance","encoder"]],["enc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[68,4],[68,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[68,35],[68,41]]],["shared_mem"],["variable","logic"]],["u_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[69,4],[73,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[70,5],[70,15]]],["shared_mem"],["instance","encoder"]]]]],[[["tb_shared_mem",[[3,0],[3,21]],[[3,7],[3,20]],[],["module"]],[176,8]],[[["T",[[4,4],[4,22]],[[4,14],[4,15]],["tb_shared_mem"],["parameter"]],["BUS_SIZE",[[6,4],[6,30]],[[6,14],[6,22]],["tb_shared_mem"],["parameter"]],["COUNT",[[7,4],[7,24]],[[7,14],[7,19]],["tb_shared_mem"],["parameter"]],["ADDR_SIZE",[[8,4],[8,29]],[[8,14],[8,23]],["tb_shared_mem"],["parameter"]],["MEM_SIZE",[[9,4],[9,28]],[[9,14],[9,22]],["tb_shared_mem"],["parameter"]],["UNIT_SIZE",[[10,4],[10,29]],[[10,14],[10,23]],["tb_shared_mem"],["parameter"]],["clk",[[12,4],[12,13]],[[12,10],[12,13]],["tb_shared_mem"],["variable","logic"]],["rstn",[[13,4],[13,14]],[[13,10],[13,14]],["tb_shared_mem"],["variable","logic"]],["req_rd",[[14,4],[14,31]],[[14,25],[14,31]],["tb_shared_mem"],["variable","logic"]],["req_wr",[[15,4],[15,31]],[[15,25],[15,31]],["tb_shared_mem"],["variable","logic"]],["proc_wr",[[16,4],[16,44]],[[16,25],[16,32]],["tb_shared_mem"],["variable","logic"]],["wr_size",[[17,4],[17,35]],[[17,16],[17,23]],["tb_shared_mem"],["variable","logic"]],["proc_addr",[[18,4],[18,32]],[[18,11],[18,20]],["tb_shared_mem"],["variable","addr_t"]],["grant_rd",[[21,4],[21,33]],[[21,25],[21,33]],["tb_shared_mem"],["variable","logic"]],["grant_wr",[[22,4],[22,33]],[[22,25],[22,33]],["tb_shared_mem"],["variable","logic"]],["proc_rd",[[23,4],[23,31]],[[23,24],[23,31]],["tb_shared_mem"],["variable","logic"]],["u_mem",[[25,4],[43,5]],[[32,5],[32,10]],["tb_shared_mem"],["instance","shared_mem"]],["sel",[[58,4],[58,11]],[[58,8],[58,11]],["tb_shared_mem"],["variable","int"]]]]]],["/home/bakr/Thesis/hardware/defines.sv","/home/bakr/Thesis/hardware/shared_mem.sv"],null,null,[["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion0"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum0"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion1"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion2"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion3"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion4"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion5"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion6"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum1"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum1"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion7"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion8"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion9"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion10"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion11"]]]],null,0]],["/home/bakr/Thesis/hardware/tb_proc.sv",[[[[[["array",["file:///home/bakr/Thesis/hardware/array.sv",[[4,0],[9,2]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,7],[4,12]]],[],["module"]],["file:///home/bakr/Thesis/hardware/array.sv",[7,17]]],[[["UNIT_SIZE",["file:///home/bakr/Thesis/hardware/array.sv",[[4,14],[4,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,24],[4,33]]],["array"],["parameter-port","parameter"]],["opcode",["file:///home/bakr/Thesis/hardware/array.sv",[[10,7],[10,19]]],["file:///home/bakr/Thesis/hardware/array.sv",[[10,13],[10,19]]],["array"],["port"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["array"],["port","opcode"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["array"],["port","i_in1"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["array"],["port","i_in2"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[11,7],[11,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[11,25],[11,30]]],["array"],["port"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[12,7],[12,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[12,25],[12,30]]],["array"],["port"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[13,7],[13,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[13,25],[13,30]]],["array"],["port"]],["vec",["file:///home/bakr/Thesis/hardware/array.sv",[[15,0],[15,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[15,29],[15,32]]],["array"],["variable","signed"]],["mat",["file:///home/bakr/Thesis/hardware/array.sv",[[16,0],[16,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[16,34],[16,37]]],["array"],["variable","signed"]],["adder",["file:///home/bakr/Thesis/hardware/array.sv",[[17,0],[17,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[17,29],[17,34]]],["array"],["variable","signed"]],["mul_int",["file:///home/bakr/Thesis/hardware/array.sv",[[56,0],[56,45]]],["file:///home/bakr/Thesis/hardware/array.sv",[[56,34],[56,41]]],["array"],["variable","signed"]]]]],[[["#AnonymousStructUnion0",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion0"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion1"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion2"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion3"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion3"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion4"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion4"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion5"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["proc",["file:///home/bakr/Thesis/hardware/proc.sv",[[17,0],[34,2]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[17,7],[17,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/proc.sv",[15,0]]],[[["i_clk",["file:///home/bakr/Thesis/hardware/proc.sv",[[49,10],[49,15]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[49,10],[49,15]]],["proc"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/proc.sv",[[19,4],[19,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[19,4],[19,10]]],["proc"],["port","i_clk"]],["i_en",["file:///home/bakr/Thesis/hardware/proc.sv",[[20,4],[20,8]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[20,4],[20,8]]],["proc"],["port","i_rstn"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[21,4],[21,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[21,4],[21,14]]],["proc"],["port","i_en"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[22,4],[22,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[22,4],[22,14]]],["proc"],["port","i_grant_rd"]],["i_valid",["file:///home/bakr/Thesis/hardware/proc.sv",[[23,4],[23,11]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[23,4],[23,11]]],["proc"],["port","i_grant_wr"]],["i_instr",["file:///home/bakr/Thesis/hardware/proc.sv",[[24,4],[24,11]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[24,4],[24,11]]],["proc"],["port","i_valid"]],["i_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[25,4],[25,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[25,4],[25,10]]],["proc"],["port","i_instr"]],["o_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[26,4],[26,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[26,4],[26,10]]],["proc"],["port","i_data"]],["o_finish",["file:///home/bakr/Thesis/hardware/proc.sv",[[27,4],[27,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[27,4],[27,12]]],["proc"],["port","o_addr"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[28,4],[28,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[28,4],[28,12]]],["proc"],["port","o_finish"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[29,4],[29,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[29,4],[29,12]]],["proc"],["port","o_req_rd"]],["o_ack",["file:///home/bakr/Thesis/hardware/proc.sv",[[30,4],[30,9]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[30,4],[30,9]]],["proc"],["port","o_req_wr"]],["o_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[31,4],[31,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[31,4],[31,10]]],["proc"],["port","o_ack"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/proc.sv",[[32,4],[32,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[32,4],[32,13]]],["proc"],["port","o_data"]],["o_busy",["file:///home/bakr/Thesis/hardware/proc.sv",[[33,4],[33,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[33,4],[33,10]]],["proc"],["port","o_wr_size"]],["IDLE",["file:///home/bakr/Thesis/hardware/proc.sv",[[37,4],[37,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[37,15],[37,19]]],["proc"],["localparam"]],["LD1",["file:///home/bakr/Thesis/hardware/proc.sv",[[38,4],[38,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[38,15],[38,18]]],["proc"],["localparam"]],["LD2",["file:///home/bakr/Thesis/hardware/proc.sv",[[39,4],[39,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[39,15],[39,18]]],["proc"],["localparam"]],["SET_INFO",["file:///home/bakr/Thesis/hardware/proc.sv",[[40,4],[40,33]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[40,15],[40,23]]],["proc"],["localparam"]],["STORE",["file:///home/bakr/Thesis/hardware/proc.sv",[[42,4],[42,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[42,15],[42,20]]],["proc"],["localparam"]],["FETCH1",["file:///home/bakr/Thesis/hardware/proc.sv",[[43,4],[43,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[43,15],[43,21]]],["proc"],["localparam"]],["FETCH2",["file:///home/bakr/Thesis/hardware/proc.sv",[[44,4],[44,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[44,15],[44,21]]],["proc"],["localparam"]],["WRITE",["file:///home/bakr/Thesis/hardware/proc.sv",[[45,4],[45,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[45,15],[45,20]]],["proc"],["localparam"]],["FINISHED",["file:///home/bakr/Thesis/hardware/proc.sv",[[46,4],[46,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[46,15],[46,23]]],["proc"],["localparam"]],["i_instr",["file:///home/bakr/Thesis/hardware/proc.sv",[[48,11],[48,26]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[48,19],[48,26]]],["proc"],["port","instr_t"]],["i_rstn",["file:///home/bakr/Thesis/hardware/proc.sv",[[50,10],[50,16]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[50,10],[50,16]]],["proc"],["port"]],["i_en",["file:///home/bakr/Thesis/hardware/proc.sv",[[51,10],[51,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[51,10],[51,14]]],["proc"],["port"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[52,10],[52,20]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[52,10],[52,20]]],["proc"],["port"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[53,10],[53,20]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[53,10],[53,20]]],["proc"],["port"]],["i_valid",["file:///home/bakr/Thesis/hardware/proc.sv",[[54,10],[54,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[54,10],[54,17]]],["proc"],["port"]],["o_finish",["file:///home/bakr/Thesis/hardware/proc.sv",[[55,11],[55,19]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[55,11],[55,19]]],["proc"],["port"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[56,11],[56,25]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[56,17],[56,25]]],["proc"],["port","logic"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[57,11],[57,25]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[57,17],[57,25]]],["proc"],["port","logic"]],["o_busy",["file:///home/bakr/Thesis/hardware/proc.sv",[[58,11],[58,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[58,11],[58,17]]],["proc"],["port"]],["o_ack",["file:///home/bakr/Thesis/hardware/proc.sv",[[59,11],[59,22]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[59,17],[59,22]]],["proc"],["port","logic"]],["o_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[60,11],[60,24]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[60,18],[60,24]]],["proc"],["port","addr_t"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/proc.sv",[[61,11],[61,31]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[61,22],[61,31]]],["proc"],["port","logic"]],["i_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[62,10],[62,36]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[62,30],[62,36]]],["proc"],["port","logic"]],["o_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[63,11],[63,37]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[63,31],[63,37]]],["proc"],["port","logic"]],["state",["file:///home/bakr/Thesis/hardware/proc.sv",[[68,0],[68,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[68,12],[68,17]]],["proc"],["variable","logic"]],["addr_0",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,7],[69,13]]],["proc"],["variable","addr_t"]],["addr_1",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,22]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,16],[69,22]]],["proc"],["variable","addr_0"]],["next_addr_0",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,36]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,25],[69,36]]],["proc"],["variable","addr_1"]],["next_addr_1",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,49]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,38],[69,49]]],["proc"],["variable","next_addr_0"]],["wr_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,60]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,53],[69,60]]],["proc"],["variable","next_addr_1"]],["r_id",["file:///home/bakr/Thesis/hardware/proc.sv",[[70,0],[70,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[70,9],[70,13]]],["proc"],["variable","cmd_id_t"]],["simd_opcode",["file:///home/bakr/Thesis/hardware/proc.sv",[[71,0],[71,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[71,12],[71,23]]],["proc"],["variable","logic"]],["reg0",["file:///home/bakr/Thesis/hardware/proc.sv",[[73,0],[73,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[73,19],[73,23]]],["proc"],["variable","logic"]],["reg1",["file:///home/bakr/Thesis/hardware/proc.sv",[[73,0],[73,30]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[73,26],[73,30]]],["proc"],["variable","reg0"]],["instr_info",["file:///home/bakr/Thesis/hardware/proc.sv",[[75,0],[75,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[75,13],[75,23]]],["proc"],["variable","instr_info_t"]],["u_simd_arr",["file:///home/bakr/Thesis/hardware/proc.sv",[[78,0],[83,1]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[78,6],[78,16]]],["proc"],["instance","array"]]]]],[[["proc_tb",[[12,0],[12,15]],[[12,7],[12,14]],[],["module"]],[194,8]],[[["T",[[13,4],[13,22]],[[13,14],[13,15]],["proc_tb"],["parameter"]],["i_instr",[[15,4],[15,19]],[[15,12],[15,19]],["proc_tb"],["variable","instr_t"]],["i_clk",[[16,4],[16,15]],[[16,10],[16,15]],["proc_tb"],["variable","logic"]],["i_rstn",[[17,4],[17,16]],[[17,10],[17,16]],["proc_tb"],["variable","logic"]],["i_en",[[18,4],[18,14]],[[18,10],[18,14]],["proc_tb"],["variable","logic"]],["i_grant_rd",[[19,4],[19,20]],[[19,10],[19,20]],["proc_tb"],["variable","logic"]],["i_grant_wr",[[20,4],[20,20]],[[20,10],[20,20]],["proc_tb"],["variable","logic"]],["i_valid",[[21,4],[21,17]],[[21,10],[21,17]],["proc_tb"],["variable","logic"]],["i_data",[[22,4],[22,28]],[[22,22],[22,28]],["proc_tb"],["variable","logic"]],["o_finish",[[25,4],[25,18]],[[25,10],[25,18]],["proc_tb"],["variable","logic"]],["o_req_rd",[[26,4],[26,18]],[[26,10],[26,18]],["proc_tb"],["variable","logic"]],["o_req_wr",[[27,4],[27,18]],[[27,10],[27,18]],["proc_tb"],["variable","logic"]],["o_busy",[[28,4],[28,16]],[[28,10],[28,16]],["proc_tb"],["variable","logic"]],["o_ack",[[29,4],[29,15]],[[29,10],[29,15]],["proc_tb"],["variable","logic"]],["o_addr",[[30,4],[30,17]],[[30,11],[30,17]],["proc_tb"],["variable","addr_t"]],["o_wr_size",[[31,4],[31,24]],[[31,15],[31,24]],["proc_tb"],["variable","logic"]],["o_data",[[32,4],[32,28]],[[32,22],[32,28]],["proc_tb"],["variable","logic"]],["u_proc",[[33,4],[50,5]],[[33,10],[33,16]],["proc_tb"],["instance","proc"]],["f_input",[[51,4],[51,19]],[[51,12],[51,19]],["proc_tb"],["variable","integer"]],["f_val_add",[[51,4],[51,30]],[[51,21],[51,30]],["proc_tb"],["variable","f_input"]],["f_val_sub",[[51,4],[51,41]],[[51,32],[51,41]],["proc_tb"],["variable","f_val_add"]],["f_val_mul",[[51,4],[51,53]],[[51,44],[51,53]],["proc_tb"],["variable","f_val_sub"]],["f_test_add",[[51,4],[51,66]],[[51,56],[51,66]],["proc_tb"],["variable","f_val_mul"]],["f_test_sub",[[51,4],[51,78]],[[51,68],[51,78]],["proc_tb"],["variable","f_test_add"]],["f_test_mul",[[51,4],[51,90]],[[51,80],[51,90]],["proc_tb"],["variable","f_test_sub"]],["temp_instr_info",[[71,4],[71,32]],[[71,17],[71,32]],["proc_tb"],["variable","instr_info_t"]]]]]],["/home/bakr/Thesis/hardware/proc.sv"],null,null,[["TEST_COUNT",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]],["assert_equals",[[4,0],[12,0]],[[4,8],[4,21]],["source.systemverilog"],["macro"]],["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion0"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum0"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion1"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion2"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion3"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion4"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion5"]]]],null,0]],["/home/bakr/Thesis/hardware/tb_top.sv",[[[[[["#AnonymousStructUnion0",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion0"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion1"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion2"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion3"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion3"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion4"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion4"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion5"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["find_first_set_bit",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,0],[4,3]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,7],[1,25]]],[],["module"]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[14,10]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,27],[1,44]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[1,37],[1,42]]],["find_first_set_bit"],["parameter-port","parameter"]],["i_in",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[5,10],[5,26]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[5,22],[5,26]]],["find_first_set_bit"],["port"]],["o_pos",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[3,4],[3,9]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[3,4],[3,9]]],["find_first_set_bit"],["port","i_in"]],["o_pos",["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[6,11],[6,43]]],["file:///home/bakr/Thesis/hardware/find_first_set_bit.sv",[[6,38],[6,43]]],["find_first_set_bit"],["port","logic"]]]]],[[["fifo",["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,0],[17,4]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[3,7],[3,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/fifo.sv",[1,28]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,2],[4,23]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[4,12],[4,17]]],["fifo"],["parameter-port","parameter"]],["DEPTH",["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,2],[5,22]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[5,12],[5,17]]],["fifo"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[19,29],[19,34]]],["fifo"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[9,3],[9,9]]],["fifo"],["port","i_clk"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[10,3],[10,9]]],["fifo"],["port","i_rstn"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[11,3],[11,10]]],["fifo"],["port","i_read"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[12,3],[12,9]]],["fifo"],["port","i_write"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[13,3],[13,9]]],["fifo"],["port","i_data"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[14,3],[14,14]]],["fifo"],["port","o_data"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[15,3],[15,15]]],["fifo"],["port","o_fifo_full"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[16,3],[16,10]]],["fifo"],["port","o_fifo_empty"]],["i_rstn",["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[20,29],[20,35]]],["fifo"],["port"]],["i_read",["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[21,29],[21,35]]],["fifo"],["port"]],["i_write",["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[22,29],[22,36]]],["fifo"],["port"]],["i_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,10],[23,28]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[23,22],[23,28]]],["fifo"],["port"]],["o_data",["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,10],[24,34]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[24,28],[24,34]]],["fifo"],["port","logic"]],["o_fifo_full",["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[25,29],[25,40]]],["fifo"],["port"]],["o_fifo_empty",["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[26,29],[26,41]]],["fifo"],["port"]],["memory",["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,2],[29,38]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[29,20],[29,26]]],["fifo"],["variable","logic"]],["readPtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,33]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,26],[30,33]]],["fifo"],["variable","logic"]],["writePtr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,2],[30,43]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[30,35],[30,43]]],["fifo"],["variable","readPtr"]],["writeAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,2],[31,37]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[31,28],[31,37]]],["fifo"],["variable","logic"]],["readAddr",["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,2],[33,36]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[33,28],[33,36]]],["fifo"],["variable","logic"]],["o_count",["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,9],[35,42]]],["file:///home/bakr/Thesis/hardware/fifo.sv",[[35,35],[35,42]]],["fifo"],["port","logic"]]]]],[[["mem_mod",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,0],[10,2]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,7],[2,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/mem.sv",[2,41]]],[[["DEPTH",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,17],[2,39]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,27],[2,32]]],["mem_mod"],["parameter-port","parameter"]],["SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,50]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,41],[2,45]]],["mem_mod"],["parameter-port","DEPTH"]],["BLOCK_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,65]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,53],[2,63]]],["mem_mod"],["parameter-port","SIZE"]],["ADDR_SIZE",["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,91]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[2,67],[2,76]]],["mem_mod"],["parameter-port","BLOCK_SIZE"]],["i_clk",["file:///home/bakr/Thesis/hardware/mem.sv",[[3,4],[3,15]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[3,10],[3,15]]],["mem_mod"],["port","input"]],["i_addr_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[4,4],[4,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[4,26],[4,34]]],["mem_mod"],["port","input"]],["i_data_w",["file:///home/bakr/Thesis/hardware/mem.sv",[[5,4],[5,46]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[5,38],[5,46]]],["mem_mod"],["port","input"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/mem.sv",[[6,4],[6,42]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[6,33],[6,42]]],["mem_mod"],["port","input"]],["i_wr_en",["file:///home/bakr/Thesis/hardware/mem.sv",[[7,4],[7,17]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[7,10],[7,17]]],["mem_mod"],["port","input"]],["i_addr_r",["file:///home/bakr/Thesis/hardware/mem.sv",[[8,4],[8,34]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[8,26],[8,34]]],["mem_mod"],["port","input"]],["o_data",["file:///home/bakr/Thesis/hardware/mem.sv",[[9,4],[9,51]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[9,45],[9,51]]],["mem_mod"],["port","wire"]],["r_mem",["file:///home/bakr/Thesis/hardware/mem.sv",[[12,0],[12,32]]],["file:///home/bakr/Thesis/hardware/mem.sv",[[12,15],[12,20]]],["mem_mod"],["variable","reg"]]]]],[[["issuer",["file:///home/bakr/Thesis/hardware/issuer.sv",[[10,0],[25,3]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[10,7],[10,13]]],[],["module"]],["file:///home/bakr/Thesis/hardware/issuer.sv",[2,103]]],[[["i_clk",["file:///home/bakr/Thesis/hardware/issuer.sv",[[26,6],[26,11]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[26,6],[26,11]]],["issuer"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/issuer.sv",[[12,4],[12,10]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[12,4],[12,10]]],["issuer"],["port","i_clk"]],["i_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[14,4],[14,9]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[14,4],[14,9]]],["issuer"],["port","i_rstn"]],["i_empty_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[15,4],[15,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[15,4],[15,17]]],["issuer"],["port","i_cmd"]],["o_rd_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[16,4],[16,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[16,4],[16,14]]],["issuer"],["port","i_empty_queue"]],["i_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[18,4],[18,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[18,4],[18,14]]],["issuer"],["port","o_rd_queue"]],["i_finish_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[19,4],[19,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[19,4],[19,17]]],["issuer"],["port","i_ack_proc"]],["i_busy_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[20,4],[20,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[20,4],[20,15]]],["issuer"],["port","i_finish_proc"]],["o_en_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[21,4],[21,13]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[21,4],[21,13]]],["issuer"],["port","i_busy_proc"]],["o_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[22,4],[22,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[22,4],[22,14]]],["issuer"],["port","o_en_proc"]],["o_instr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[23,4],[23,11]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[23,4],[23,11]]],["issuer"],["port","o_ack_proc"]],["o_finished_task",["file:///home/bakr/Thesis/hardware/issuer.sv",[[24,4],[24,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[24,4],[24,19]]],["issuer"],["port","o_instr"]],["i_rstn",["file:///home/bakr/Thesis/hardware/issuer.sv",[[27,6],[27,12]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[27,6],[27,12]]],["issuer"],["port"]],["i_empty_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[28,6],[28,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[28,6],[28,19]]],["issuer"],["port"]],["i_busy_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[29,6],[29,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[29,24],[29,35]]],["issuer"],["port"]],["i_finish_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[30,6],[30,37]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[30,24],[30,37]]],["issuer"],["port"]],["i_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[31,6],[31,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[31,24],[31,34]]],["issuer"],["port"]],["o_en_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[32,7],[32,40]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[32,31],[32,40]]],["issuer"],["port","logic"]],["o_ack_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[33,7],[33,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[33,31],[33,41]]],["issuer"],["port","logic"]],["o_instr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[34,7],[34,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[34,15],[34,22]]],["issuer"],["port","instr_t"]],["i_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[36,6],[36,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[36,12],[36,17]]],["issuer"],["port","cmd_t"]],["o_rd_queue",["file:///home/bakr/Thesis/hardware/issuer.sv",[[37,7],[37,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[37,13],[37,23]]],["issuer"],["port","logic"]],["o_finished_task",["file:///home/bakr/Thesis/hardware/issuer.sv",[[38,7],[38,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[38,7],[38,22]]],["issuer"],["port"]],["DATA_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[41,0],[41,66]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[41,11],[41,21]]],["issuer"],["localparam"]],["ADDR_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[42,0],[42,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[42,11],[42,21]]],["issuer"],["localparam"]],["CAM_STYLE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[43,0],[43,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[43,11],[43,20]]],["issuer"],["localparam"]],["SLICE_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[44,0],[44,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[44,11],[44,22]]],["issuer"],["localparam"]],["IDLE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[47,0],[47,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[47,11],[47,15]]],["issuer"],["localparam"]],["SIMD_SELECT",["file:///home/bakr/Thesis/hardware/issuer.sv",[[48,0],[48,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[48,11],[48,22]]],["issuer"],["localparam"]],["SIMD_LD1",["file:///home/bakr/Thesis/hardware/issuer.sv",[[49,0],[49,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[49,11],[49,19]]],["issuer"],["localparam"]],["SIMD_LD2",["file:///home/bakr/Thesis/hardware/issuer.sv",[[50,0],[50,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[50,11],[50,19]]],["issuer"],["localparam"]],["SIMD_INFO",["file:///home/bakr/Thesis/hardware/issuer.sv",[[51,0],[51,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[51,11],[51,20]]],["issuer"],["localparam"]],["SIMD_STORE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[52,0],[52,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[52,11],[52,21]]],["issuer"],["localparam"]],["WAIT_ACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[53,0],[53,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[53,11],[53,19]]],["issuer"],["localparam"]],["CMD_GET",["file:///home/bakr/Thesis/hardware/issuer.sv",[[55,0],[55,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[55,11],[55,18]]],["issuer"],["localparam"]],["CMD_CHECK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[56,0],[56,33]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[56,11],[56,20]]],["issuer"],["localparam"]],["CAM_WRITE",["file:///home/bakr/Thesis/hardware/issuer.sv",[[57,0],[57,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[57,11],[57,20]]],["issuer"],["localparam"]],["CMD_WRITEBACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[58,0],[58,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[58,11],[58,24]]],["issuer"],["localparam"]],["PROC_FINISH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[62,0],[62,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[62,11],[62,22]]],["issuer"],["localparam"]],["SEND_ACK",["file:///home/bakr/Thesis/hardware/issuer.sv",[[63,0],[63,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[63,11],[63,19]]],["issuer"],["localparam"]],["state",["file:///home/bakr/Thesis/hardware/issuer.sv",[[65,0],[65,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[65,12],[65,17]]],["issuer"],["variable","logic"]],["next_state",["file:///home/bakr/Thesis/hardware/issuer.sv",[[66,0],[66,22]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[66,12],[66,22]]],["issuer"],["variable","logic"]],["cycle_delay",["file:///home/bakr/Thesis/hardware/issuer.sv",[[67,0],[67,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[67,6],[67,17]]],["issuer"],["variable","logic"]],["next_cmd",["file:///home/bakr/Thesis/hardware/issuer.sv",[[68,0],[68,14]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[68,6],[68,14]]],["issuer"],["variable","cmd_t"]],["next_cmd_info",["file:///home/bakr/Thesis/hardware/issuer.sv",[[69,0],[69,24]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[69,11],[69,24]]],["issuer"],["variable","cmd_info_t"]],["current_cmd_id",["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,0],[70,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,9],[70,23]]],["issuer"],["variable","cmd_id_t"]],["current_dep_id",["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,0],[70,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[70,25],[70,39]]],["issuer"],["variable","current_cmd_id"]],["cmd_source",["file:///home/bakr/Thesis/hardware/issuer.sv",[[71,0],[71,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[71,6],[71,16]]],["issuer"],["variable","logic"]],["finish_bit_pos",["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,0],[252,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,32],[252,46]]],["issuer"],["variable","logic"]],["finished_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,0],[252,61]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[252,48],[252,61]]],["issuer"],["variable","finish_bit_pos"]],["selected_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,0],[253,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,32],[253,45]]],["issuer"],["variable","logic"]],["free_proc",["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,0],[253,56]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[253,47],[253,56]]],["issuer"],["variable","selected_proc"]],["finished_signal_finder",["file:///home/bakr/Thesis/hardware/issuer.sv",[[254,0],[257,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[254,34],[254,56]]],["issuer"],["instance","find_first_set_bit"]],["free_proc_finder",["file:///home/bakr/Thesis/hardware/issuer.sv",[[259,0],[262,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[259,34],[259,50]]],["issuer"],["instance","find_first_set_bit"]],["dep_read",["file:///home/bakr/Thesis/hardware/issuer.sv",[[270,0],[270,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[270,7],[270,15]]],["issuer"],["variable","logic"]],["dep_write",["file:///home/bakr/Thesis/hardware/issuer.sv",[[271,0],[271,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[271,7],[271,16]]],["issuer"],["variable","logic"]],["dep_dout",["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,0],[273,18]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,10],[273,18]]],["issuer"],["variable","dep_cmd_t"]],["dep_din",["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,0],[273,27]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[273,20],[273,27]]],["issuer"],["variable","dep_dout"]],["dep_fifo_full",["file:///home/bakr/Thesis/hardware/issuer.sv",[[274,0],[274,19]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[274,6],[274,19]]],["issuer"],["variable","logic"]],["dep_fifo_empty",["file:///home/bakr/Thesis/hardware/issuer.sv",[[275,0],[275,20]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[275,6],[275,20]]],["issuer"],["variable","logic"]],["dep_counter",["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,0],[276,42]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,31],[276,42]]],["issuer"],["variable","logic"]],["dep_count",["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,0],[276,53]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[276,44],[276,53]]],["issuer"],["variable","dep_counter"]],["FIFO_WIDTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[277,0],[277,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[277,11],[277,21]]],["issuer"],["localparam"]],["FIFO_DEPTH",["file:///home/bakr/Thesis/hardware/issuer.sv",[[278,0],[278,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[278,11],[278,21]]],["issuer"],["localparam"]],["u_fifo",["file:///home/bakr/Thesis/hardware/issuer.sv",[[280,0],[293,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[283,1],[283,7]]],["issuer"],["instance","fifo"]],["cam_counter",["file:///home/bakr/Thesis/hardware/issuer.sv",[[303,0],[303,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[303,30],[303,41]]],["issuer"],["variable","logic"]],["cam_matched_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[304,0],[304,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[304,30],[304,46]]],["issuer"],["variable","logic"]],["cam_matched",["file:///home/bakr/Thesis/hardware/issuer.sv",[[305,0],[305,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[305,6],[305,17]]],["issuer"],["variable","logic"]],["cam_write_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[308,0],[308,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[308,25],[308,39]]],["issuer"],["variable","logic"]],["cam_write_data",["file:///home/bakr/Thesis/hardware/issuer.sv",[[309,0],[309,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[309,25],[309,39]]],["issuer"],["variable","logic"]],["cam_write_delete",["file:///home/bakr/Thesis/hardware/issuer.sv",[[310,0],[310,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[310,7],[310,23]]],["issuer"],["variable","logic"]],["cam_write_enable",["file:///home/bakr/Thesis/hardware/issuer.sv",[[311,0],[311,23]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[311,7],[311,23]]],["issuer"],["variable","logic"]],["cam_compare_data",["file:///home/bakr/Thesis/hardware/issuer.sv",[[312,0],[312,41]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[312,25],[312,41]]],["issuer"],["variable","logic"]],["cam_write_busy",["file:///home/bakr/Thesis/hardware/issuer.sv",[[315,0],[315,21]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[315,7],[315,21]]],["issuer"],["variable","logic"]],["cam_match_many",["file:///home/bakr/Thesis/hardware/issuer.sv",[[316,0],[316,42]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[316,28],[316,42]]],["issuer"],["variable","logic"]],["cam_match_single",["file:///home/bakr/Thesis/hardware/issuer.sv",[[317,0],[317,44]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[317,28],[317,44]]],["issuer"],["variable","logic"]],["cam_match_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[318,0],[318,39]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[318,25],[318,39]]],["issuer"],["variable","logic"]],["cam_match",["file:///home/bakr/Thesis/hardware/issuer.sv",[[319,0],[319,15]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[319,6],[319,15]]],["issuer"],["variable","logic"]],["select_mask",["file:///home/bakr/Thesis/hardware/issuer.sv",[[320,0],[320,24]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[320,13],[320,24]]],["issuer"],["variable","logic"]],["u_enq_cmds",["file:///home/bakr/Thesis/hardware/issuer.sv",[[334,0],[353,1]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[339,1],[339,11]]],["issuer"],["instance","cam"]],["buf_depth",["file:///home/bakr/Thesis/hardware/issuer.sv",[[356,0],[356,37]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[356,11],[356,20]]],["issuer"],["localparam"]],["buf_width",["file:///home/bakr/Thesis/hardware/issuer.sv",[[357,0],[357,43]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[357,11],[357,20]]],["issuer"],["localparam"]],["buf_din",["file:///home/bakr/Thesis/hardware/issuer.sv",[[359,0],[359,31]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[359,24],[359,31]]],["issuer"],["variable","cmd_info_t"]],["buf_wr_en",["file:///home/bakr/Thesis/hardware/issuer.sv",[[360,0],[360,33]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[360,24],[360,33]]],["issuer"],["variable","logic"]],["buf_addr_r",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,34]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,24],[361,34]]],["issuer"],["variable","logic"]],["buf_addr_w",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,46]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,36],[361,46]]],["issuer"],["variable","buf_addr_r"]],["cam_nxt_addr",["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,0],[361,61]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[361,49],[361,61]]],["issuer"],["variable","buf_addr_w"]],["buf_dout",["file:///home/bakr/Thesis/hardware/issuer.sv",[[363,0],[363,32]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[363,24],[363,32]]],["issuer"],["variable","cmd_info_t"]],["buf_mem",["file:///home/bakr/Thesis/hardware/issuer.sv",[[364,0],[364,45]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[364,22],[364,29]]],["issuer"],["variable","logic"]],["buf_clr_en",["file:///home/bakr/Thesis/hardware/issuer.sv",[[365,0],[365,17]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[365,7],[365,17]]],["issuer"],["variable","logic"]],["valid_entries",["file:///home/bakr/Thesis/hardware/issuer.sv",[[380,0],[380,35]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[380,22],[380,35]]],["issuer"],["variable","logic"]],["fill_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,0],[381,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,6],[381,16]]],["issuer"],["variable","logic"]],["del_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,0],[381,28]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[381,19],[381,28]]],["issuer"],["variable","fill_entry"]],["free_entry",["file:///home/bakr/Thesis/hardware/issuer.sv",[[383,0],[383,16]]],["file:///home/bakr/Thesis/hardware/issuer.sv",[[383,6],[383,16]]],["issuer"],["variable","logic"]]]]],[[["#AnonymousStructUnion6",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion6"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion7"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion8"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion9"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion9"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion9"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion10"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion10"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["#AnonymousStructUnion11",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion11"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["array",["file:///home/bakr/Thesis/hardware/array.sv",[[4,0],[9,2]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,7],[4,12]]],[],["module"]],["file:///home/bakr/Thesis/hardware/array.sv",[7,17]]],[[["UNIT_SIZE",["file:///home/bakr/Thesis/hardware/array.sv",[[4,14],[4,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[4,24],[4,33]]],["array"],["parameter-port","parameter"]],["opcode",["file:///home/bakr/Thesis/hardware/array.sv",[[10,7],[10,19]]],["file:///home/bakr/Thesis/hardware/array.sv",[[10,13],[10,19]]],["array"],["port"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[6,0],[6,5]]],["array"],["port","opcode"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[7,0],[7,5]]],["array"],["port","i_in1"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["file:///home/bakr/Thesis/hardware/array.sv",[[8,0],[8,5]]],["array"],["port","i_in2"]],["i_in1",["file:///home/bakr/Thesis/hardware/array.sv",[[11,7],[11,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[11,25],[11,30]]],["array"],["port"]],["i_in2",["file:///home/bakr/Thesis/hardware/array.sv",[[12,7],[12,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[12,25],[12,30]]],["array"],["port"]],["o_res",["file:///home/bakr/Thesis/hardware/array.sv",[[13,7],[13,30]]],["file:///home/bakr/Thesis/hardware/array.sv",[[13,25],[13,30]]],["array"],["port"]],["vec",["file:///home/bakr/Thesis/hardware/array.sv",[[15,0],[15,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[15,29],[15,32]]],["array"],["variable","signed"]],["mat",["file:///home/bakr/Thesis/hardware/array.sv",[[16,0],[16,43]]],["file:///home/bakr/Thesis/hardware/array.sv",[[16,34],[16,37]]],["array"],["variable","signed"]],["adder",["file:///home/bakr/Thesis/hardware/array.sv",[[17,0],[17,37]]],["file:///home/bakr/Thesis/hardware/array.sv",[[17,29],[17,34]]],["array"],["variable","signed"]],["mul_int",["file:///home/bakr/Thesis/hardware/array.sv",[[56,0],[56,45]]],["file:///home/bakr/Thesis/hardware/array.sv",[[56,34],[56,41]]],["array"],["variable","signed"]]]]],[[["#AnonymousStructUnion12",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion12"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion13"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion14"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["#AnonymousStructUnion15",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion15"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion15"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion15"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion15"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion15"],["struct_union_member"]]]]],[[["#AnonymousStructUnion16",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion16"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion16"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion16"],["struct_union_member"]]]]],[[["#AnonymousStructUnion17",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion17"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion17"],["struct_union_member"]]]]],[[["proc",["file:///home/bakr/Thesis/hardware/proc.sv",[[17,0],[34,2]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[17,7],[17,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/proc.sv",[1,19]]],[[["i_clk",["file:///home/bakr/Thesis/hardware/proc.sv",[[49,10],[49,15]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[49,10],[49,15]]],["proc"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/proc.sv",[[19,4],[19,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[19,4],[19,10]]],["proc"],["port","i_clk"]],["i_en",["file:///home/bakr/Thesis/hardware/proc.sv",[[20,4],[20,8]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[20,4],[20,8]]],["proc"],["port","i_rstn"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[21,4],[21,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[21,4],[21,14]]],["proc"],["port","i_en"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[22,4],[22,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[22,4],[22,14]]],["proc"],["port","i_grant_rd"]],["i_valid",["file:///home/bakr/Thesis/hardware/proc.sv",[[23,4],[23,11]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[23,4],[23,11]]],["proc"],["port","i_grant_wr"]],["i_instr",["file:///home/bakr/Thesis/hardware/proc.sv",[[24,4],[24,11]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[24,4],[24,11]]],["proc"],["port","i_valid"]],["i_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[25,4],[25,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[25,4],[25,10]]],["proc"],["port","i_instr"]],["o_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[26,4],[26,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[26,4],[26,10]]],["proc"],["port","i_data"]],["o_finish",["file:///home/bakr/Thesis/hardware/proc.sv",[[27,4],[27,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[27,4],[27,12]]],["proc"],["port","o_addr"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[28,4],[28,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[28,4],[28,12]]],["proc"],["port","o_finish"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[29,4],[29,12]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[29,4],[29,12]]],["proc"],["port","o_req_rd"]],["o_ack",["file:///home/bakr/Thesis/hardware/proc.sv",[[30,4],[30,9]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[30,4],[30,9]]],["proc"],["port","o_req_wr"]],["o_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[31,4],[31,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[31,4],[31,10]]],["proc"],["port","o_ack"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/proc.sv",[[32,4],[32,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[32,4],[32,13]]],["proc"],["port","o_data"]],["o_busy",["file:///home/bakr/Thesis/hardware/proc.sv",[[33,4],[33,10]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[33,4],[33,10]]],["proc"],["port","o_wr_size"]],["IDLE",["file:///home/bakr/Thesis/hardware/proc.sv",[[37,4],[37,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[37,15],[37,19]]],["proc"],["localparam"]],["LD1",["file:///home/bakr/Thesis/hardware/proc.sv",[[38,4],[38,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[38,15],[38,18]]],["proc"],["localparam"]],["LD2",["file:///home/bakr/Thesis/hardware/proc.sv",[[39,4],[39,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[39,15],[39,18]]],["proc"],["localparam"]],["SET_INFO",["file:///home/bakr/Thesis/hardware/proc.sv",[[40,4],[40,33]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[40,15],[40,23]]],["proc"],["localparam"]],["STORE",["file:///home/bakr/Thesis/hardware/proc.sv",[[42,4],[42,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[42,15],[42,20]]],["proc"],["localparam"]],["FETCH1",["file:///home/bakr/Thesis/hardware/proc.sv",[[43,4],[43,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[43,15],[43,21]]],["proc"],["localparam"]],["FETCH2",["file:///home/bakr/Thesis/hardware/proc.sv",[[44,4],[44,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[44,15],[44,21]]],["proc"],["localparam"]],["WRITE",["file:///home/bakr/Thesis/hardware/proc.sv",[[45,4],[45,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[45,15],[45,20]]],["proc"],["localparam"]],["FINISHED",["file:///home/bakr/Thesis/hardware/proc.sv",[[46,4],[46,32]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[46,15],[46,23]]],["proc"],["localparam"]],["i_instr",["file:///home/bakr/Thesis/hardware/proc.sv",[[48,11],[48,26]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[48,19],[48,26]]],["proc"],["port","instr_t"]],["i_rstn",["file:///home/bakr/Thesis/hardware/proc.sv",[[50,10],[50,16]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[50,10],[50,16]]],["proc"],["port"]],["i_en",["file:///home/bakr/Thesis/hardware/proc.sv",[[51,10],[51,14]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[51,10],[51,14]]],["proc"],["port"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[52,10],[52,20]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[52,10],[52,20]]],["proc"],["port"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[53,10],[53,20]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[53,10],[53,20]]],["proc"],["port"]],["i_valid",["file:///home/bakr/Thesis/hardware/proc.sv",[[54,10],[54,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[54,10],[54,17]]],["proc"],["port"]],["o_finish",["file:///home/bakr/Thesis/hardware/proc.sv",[[55,11],[55,19]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[55,11],[55,19]]],["proc"],["port"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/proc.sv",[[56,11],[56,25]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[56,17],[56,25]]],["proc"],["port","logic"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/proc.sv",[[57,11],[57,25]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[57,17],[57,25]]],["proc"],["port","logic"]],["o_busy",["file:///home/bakr/Thesis/hardware/proc.sv",[[58,11],[58,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[58,11],[58,17]]],["proc"],["port"]],["o_ack",["file:///home/bakr/Thesis/hardware/proc.sv",[[59,11],[59,22]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[59,17],[59,22]]],["proc"],["port","logic"]],["o_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[60,11],[60,24]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[60,18],[60,24]]],["proc"],["port","addr_t"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/proc.sv",[[61,11],[61,31]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[61,22],[61,31]]],["proc"],["port","logic"]],["i_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[62,10],[62,36]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[62,30],[62,36]]],["proc"],["port","logic"]],["o_data",["file:///home/bakr/Thesis/hardware/proc.sv",[[63,11],[63,37]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[63,31],[63,37]]],["proc"],["port","logic"]],["state",["file:///home/bakr/Thesis/hardware/proc.sv",[[68,0],[68,17]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[68,12],[68,17]]],["proc"],["variable","logic"]],["addr_0",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,7],[69,13]]],["proc"],["variable","addr_t"]],["addr_1",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,22]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,16],[69,22]]],["proc"],["variable","addr_0"]],["next_addr_0",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,36]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,25],[69,36]]],["proc"],["variable","addr_1"]],["next_addr_1",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,49]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,38],[69,49]]],["proc"],["variable","next_addr_0"]],["wr_addr",["file:///home/bakr/Thesis/hardware/proc.sv",[[69,0],[69,60]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[69,53],[69,60]]],["proc"],["variable","next_addr_1"]],["r_id",["file:///home/bakr/Thesis/hardware/proc.sv",[[70,0],[70,13]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[70,9],[70,13]]],["proc"],["variable","cmd_id_t"]],["simd_opcode",["file:///home/bakr/Thesis/hardware/proc.sv",[[71,0],[71,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[71,12],[71,23]]],["proc"],["variable","logic"]],["reg0",["file:///home/bakr/Thesis/hardware/proc.sv",[[73,0],[73,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[73,19],[73,23]]],["proc"],["variable","logic"]],["reg1",["file:///home/bakr/Thesis/hardware/proc.sv",[[73,0],[73,30]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[73,26],[73,30]]],["proc"],["variable","reg0"]],["instr_info",["file:///home/bakr/Thesis/hardware/proc.sv",[[75,0],[75,23]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[75,13],[75,23]]],["proc"],["variable","instr_info_t"]],["u_simd_arr",["file:///home/bakr/Thesis/hardware/proc.sv",[[78,0],[83,1]]],["file:///home/bakr/Thesis/hardware/proc.sv",[[78,6],[78,16]]],["proc"],["instance","array"]]]]],[[["pool",["file:///home/bakr/Thesis/hardware/pool.sv",[[2,0],[19,2]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[2,7],[2,11]]],[],["module"]],["file:///home/bakr/Thesis/hardware/pool.sv",[4,14]]],[[["i_instr",["file:///home/bakr/Thesis/hardware/pool.sv",[[3,4],[3,11]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[3,4],[3,11]]],["pool"],["port"]],["i_clk",["file:///home/bakr/Thesis/hardware/pool.sv",[[4,4],[4,9]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[4,4],[4,9]]],["pool"],["port","i_instr"]],["i_rstn",["file:///home/bakr/Thesis/hardware/pool.sv",[[5,4],[5,10]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[5,4],[5,10]]],["pool"],["port","i_clk"]],["i_en",["file:///home/bakr/Thesis/hardware/pool.sv",[[6,4],[6,8]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[6,4],[6,8]]],["pool"],["port","i_rstn"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/pool.sv",[[7,4],[7,14]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[7,4],[7,14]]],["pool"],["port","i_en"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/pool.sv",[[8,4],[8,14]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[8,4],[8,14]]],["pool"],["port","i_grant_rd"]],["i_valid",["file:///home/bakr/Thesis/hardware/pool.sv",[[9,4],[9,11]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[9,4],[9,11]]],["pool"],["port","i_grant_wr"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/pool.sv",[[10,4],[10,12]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[10,4],[10,12]]],["pool"],["port","i_valid"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/pool.sv",[[11,4],[11,12]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[11,4],[11,12]]],["pool"],["port","o_req_rd"]],["o_finish",["file:///home/bakr/Thesis/hardware/pool.sv",[[12,4],[12,12]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[12,4],[12,12]]],["pool"],["port","o_req_wr"]],["o_busy",["file:///home/bakr/Thesis/hardware/pool.sv",[[13,4],[13,10]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[13,4],[13,10]]],["pool"],["port","o_finish"]],["o_ack",["file:///home/bakr/Thesis/hardware/pool.sv",[[14,4],[14,9]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[14,4],[14,9]]],["pool"],["port","o_busy"]],["i_data",["file:///home/bakr/Thesis/hardware/pool.sv",[[15,4],[15,10]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[15,4],[15,10]]],["pool"],["port","o_ack"]],["o_addr",["file:///home/bakr/Thesis/hardware/pool.sv",[[16,4],[16,10]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[16,4],[16,10]]],["pool"],["port","i_data"]],["o_data",["file:///home/bakr/Thesis/hardware/pool.sv",[[17,4],[17,10]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[17,4],[17,10]]],["pool"],["port","o_addr"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/pool.sv",[[18,4],[18,13]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[18,4],[18,13]]],["pool"],["port","o_data"]],["i_instr",["file:///home/bakr/Thesis/hardware/pool.sv",[[21,6],[21,21]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[21,14],[21,21]]],["pool"],["port","instr_t"]],["i_clk",["file:///home/bakr/Thesis/hardware/pool.sv",[[22,6],[22,11]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[22,6],[22,11]]],["pool"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/pool.sv",[[23,6],[23,12]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[23,6],[23,12]]],["pool"],["port"]],["i_data",["file:///home/bakr/Thesis/hardware/pool.sv",[[24,6],[24,26]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[24,20],[24,26]]],["pool"],["port"]],["i_en",["file:///home/bakr/Thesis/hardware/pool.sv",[[26,6],[26,29]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[26,25],[26,29]]],["pool"],["port"]],["i_grant_rd",["file:///home/bakr/Thesis/hardware/pool.sv",[[27,6],[27,35]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[27,25],[27,35]]],["pool"],["port"]],["i_grant_wr",["file:///home/bakr/Thesis/hardware/pool.sv",[[28,6],[28,35]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[28,25],[28,35]]],["pool"],["port"]],["i_valid",["file:///home/bakr/Thesis/hardware/pool.sv",[[29,6],[29,32]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[29,25],[29,32]]],["pool"],["port"]],["o_req_rd",["file:///home/bakr/Thesis/hardware/pool.sv",[[30,7],[30,33]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[30,25],[30,33]]],["pool"],["port"]],["o_req_wr",["file:///home/bakr/Thesis/hardware/pool.sv",[[31,7],[31,33]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[31,25],[31,33]]],["pool"],["port"]],["o_finish",["file:///home/bakr/Thesis/hardware/pool.sv",[[32,7],[32,33]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[32,25],[32,33]]],["pool"],["port"]],["o_busy",["file:///home/bakr/Thesis/hardware/pool.sv",[[33,7],[33,31]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[33,25],[33,31]]],["pool"],["port"]],["o_ack",["file:///home/bakr/Thesis/hardware/pool.sv",[[34,7],[34,30]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[34,25],[34,30]]],["pool"],["port"]],["o_data",["file:///home/bakr/Thesis/hardware/pool.sv",[[35,7],[35,50]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[35,26],[35,32]]],["pool"],["port","logic"]],["o_addr",["file:///home/bakr/Thesis/hardware/pool.sv",[[36,7],[36,38]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[36,14],[36,20]]],["pool"],["port","addr_t"]],["o_wr_size",["file:///home/bakr/Thesis/hardware/pool.sv",[[37,7],[37,46]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[37,19],[37,28]]],["pool"],["port","logic"]],["i",["file:///home/bakr/Thesis/hardware/pool.sv",[[38,0],[38,8]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[38,7],[38,8]]],["pool"],["variable","genvar"]],["u_proc",["file:///home/bakr/Thesis/hardware/pool.sv",[[41,8],[58,1]]],["file:///home/bakr/Thesis/hardware/pool.sv",[[41,14],[41,20]]],["pool"],["instance","proc"]]]]],[[["arbitration_algorithm",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[1,0],[6,2]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[1,7],[1,28]]],[],["module"]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[0,38]]],[[["N_REQ",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[2,3],[2,22]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[2,13],[2,18]]],["arbitration_algorithm"],["parameter-port","parameter"]],["next_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[4,4],[4,33]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[4,23],[4,33]]],["arbitration_algorithm"],["port","output"]],["input_valid",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,4],[5,34]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,23],[5,34]]],["arbitration_algorithm"],["port","input"]],["last_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,36],[5,46]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,36],[5,46]]],["arbitration_algorithm"],["port","input_valid"]],["current_ready",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,48],[5,61]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[5,48],[5,61]]],["arbitration_algorithm"],["port","last_ready"]],["mask_higher_pri_valids",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[9,4],[9,44]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[9,22],[9,44]]],["arbitration_algorithm"],["variable","logic"]],["masked_valid",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[14,4],[14,34]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[14,22],[14,34]]],["arbitration_algorithm"],["variable","logic"]],["priority_encoder_upper_grant",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[17,4],[17,50]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[17,22],[17,50]]],["arbitration_algorithm"],["variable","logic"]],["priority_encoder_lower_grant",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[18,4],[18,50]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[18,22],[18,50]]],["arbitration_algorithm"],["variable","logic"]],["i",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[25,4],[25,12]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[25,11],[25,12]]],["arbitration_algorithm"],["variable","genvar"]],["upper_grant_eqz",["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[34,4],[34,25]]],["file:///home/bakr/Thesis/hardware/arbitration_algorithm.sv",[[34,10],[34,25]]],["arbitration_algorithm"],["variable","logic"]]]]],[[["arbiter",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[2,0],[10,2]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[2,7],[2,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[0,33]]],[[["N_REQ",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[3,3],[3,22]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[3,13],[3,18]]],["arbiter"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[5,4],[5,34]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[5,29],[5,34]]],["arbiter"],["port","logic"]],["i_rst_n",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[6,4],[6,36]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[6,29],[6,36]]],["arbiter"],["port","logic"]],["i_req",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[8,4],[8,34]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[8,29],[8,34]]],["arbiter"],["port","logic"]],["o_grant",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[9,4],[9,36]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[9,29],[9,36]]],["arbiter"],["port","logic"]],["last_ready",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[12,4],[12,32]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[12,22],[12,32]]],["arbiter"],["variable","logic"]],["next_ready",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[13,4],[13,32]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[13,22],[13,32]]],["arbiter"],["variable","logic"]],["ar_ag_inst",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[15,4],[20,5]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[15,35],[15,45]]],["arbiter"],["instance","arbitration_algorithm"]],["should_service_next",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[22,4],[22,29]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[22,10],[22,29]]],["arbiter"],["variable","logic"]],["mask",["file:///home/bakr/Thesis/hardware/arbiter.sv",[[26,4],[26,26]]],["file:///home/bakr/Thesis/hardware/arbiter.sv",[[26,22],[26,26]]],["arbiter"],["variable","logic"]]]]],[[["encoder",["file:///home/bakr/Thesis/hardware/encoder.sv",[[0,0],[5,4]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[0,7],[0,14]]],[],["module"]],["file:///home/bakr/Thesis/hardware/encoder.sv",[11,10]]],[[["WIDTH",["file:///home/bakr/Thesis/hardware/encoder.sv",[[1,4],[1,23]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[1,14],[1,19]]],["encoder"],["parameter-port","parameter"]],["i_in",["file:///home/bakr/Thesis/hardware/encoder.sv",[[3,4],[3,8]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[3,4],[3,8]]],["encoder"],["port"]],["o_enc",["file:///home/bakr/Thesis/hardware/encoder.sv",[[4,4],[4,9]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[4,4],[4,9]]],["encoder"],["port","i_in"]],["i_in",["file:///home/bakr/Thesis/hardware/encoder.sv",[[6,11],[6,33]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[6,29],[6,33]]],["encoder"],["port","logic"]],["o_enc",["file:///home/bakr/Thesis/hardware/encoder.sv",[[7,11],[7,43]]],["file:///home/bakr/Thesis/hardware/encoder.sv",[[7,38],[7,43]]],["encoder"],["port","logic"]]]]],[[["#AnonymousStructUnion18",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[17,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[14,8],[14,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[17,0]]],[[["cmd_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[15,8],[15,31]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[15,25],[15,31]]],["#AnonymousStructUnion18"],["struct_union_member"]],["proc_id",["file:///home/bakr/Thesis/hardware/defines.sv",[[16,8],[16,57]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[16,50],[16,57]]],["#AnonymousStructUnion18"],["struct_union_member"]]]]],[[["#AnonymousStructUnion19",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[28,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[25,8],[25,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[28,0]]],[[["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[26,8],[26,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[26,56],[26,61]]],["#AnonymousStructUnion19"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[27,8],[27,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[27,20],[27,22]]],["#AnonymousStructUnion19"],["struct_union_member"]]]]],[[["#AnonymousStructUnion20",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[34,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[31,8],[31,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[34,0]]],[[["opcode",["file:///home/bakr/Thesis/hardware/defines.sv",[[32,8],[32,24]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[32,18],[32,24]]],["#AnonymousStructUnion20"],["struct_union_member"]],["payload",["file:///home/bakr/Thesis/hardware/defines.sv",[[33,8],[33,25]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[33,18],[33,25]]],["#AnonymousStructUnion20"],["struct_union_member"]]]]],[[["#AnonymousStructUnion21",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[43,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[37,8],[37,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[43,0]]],[[["addr_0",["file:///home/bakr/Thesis/hardware/defines.sv",[[38,8],[38,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[38,15],[38,21]]],["#AnonymousStructUnion21"],["struct_union_member"]],["addr_1",["file:///home/bakr/Thesis/hardware/defines.sv",[[39,8],[39,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[39,15],[39,21]]],["#AnonymousStructUnion21"],["struct_union_member"]],["count",["file:///home/bakr/Thesis/hardware/defines.sv",[[40,8],[40,61]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[40,56],[40,61]]],["#AnonymousStructUnion21"],["struct_union_member"]],["op",["file:///home/bakr/Thesis/hardware/defines.sv",[[41,8],[41,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[41,21],[41,23]]],["#AnonymousStructUnion21"],["struct_union_member"]],["wr_addr",["file:///home/bakr/Thesis/hardware/defines.sv",[[42,8],[42,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[42,15],[42,22]]],["#AnonymousStructUnion21"],["struct_union_member"]]]]],[[["#AnonymousStructUnion22",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[48,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[44,8],[44,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[48,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[45,8],[45,21]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[45,19],[45,21]]],["#AnonymousStructUnion22"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[46,8],[46,22]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[46,19],[46,22]]],["#AnonymousStructUnion22"],["struct_union_member"]],["info",["file:///home/bakr/Thesis/hardware/defines.sv",[[47,8],[47,23]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[47,19],[47,23]]],["#AnonymousStructUnion22"],["struct_union_member"]]]]],[[["#AnonymousStructUnion23",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[55,1]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[52,8],[52,14]]],[],["struct"]],["file:///home/bakr/Thesis/hardware/defines.sv",[55,0]]],[[["id",["file:///home/bakr/Thesis/hardware/defines.sv",[[53,6],[53,17]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[53,15],[53,17]]],["#AnonymousStructUnion23"],["struct_union_member"]],["dep",["file:///home/bakr/Thesis/hardware/defines.sv",[[54,6],[54,18]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[54,15],[54,18]]],["#AnonymousStructUnion23"],["struct_union_member"]]]]],[[["shared_mem",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,0],[18,3]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[4,13]]],[[["PORT_COUNT",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,20],[5,44]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[5,30],[5,40]]],["shared_mem"],["parameter-port","parameter"]],["BUS_SIZE",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[6,20],[6,44]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[6,30],[6,38]]],["shared_mem"],["parameter-port","parameter"]],["MEM_SIZE",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[7,20],[7,45]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[7,30],[7,38]]],["shared_mem"],["parameter-port","parameter"]],["i_clk",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[20,10],[20,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[20,10],[20,15]]],["shared_mem"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[9,4],[9,10]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[9,4],[9,10]]],["shared_mem"],["port","i_clk"]],["i_proc_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[10,4],[10,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[10,4],[10,15]]],["shared_mem"],["port","i_rstn"]],["o_proc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[11,4],[11,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[11,4],[11,13]]],["shared_mem"],["port","i_proc_addr"]],["i_proc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[12,4],[12,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[12,4],[12,13]]],["shared_mem"],["port","o_proc_rd"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[13,4],[13,13]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[13,4],[13,13]]],["shared_mem"],["port","i_proc_wr"]],["i_req_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[14,4],[14,12]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[14,4],[14,12]]],["shared_mem"],["port","i_wr_size"]],["i_req_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,36],[23,46]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,38],[23,46]]],["shared_mem"],["port","i_req_rd"]],["o_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[16,4],[16,14]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[16,4],[16,14]]],["shared_mem"],["port","i_req_wr"]],["o_grant_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,38],[24,50]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,40],[24,50]]],["shared_mem"],["port","o_grant_rd"]],["i_rstn",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[21,10],[21,16]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[21,10],[21,16]]],["shared_mem"],["port"]],["i_req_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,10],[23,35]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[23,27],[23,35]]],["shared_mem"],["port"]],["o_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,11],[24,38]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[24,28],[24,38]]],["shared_mem"],["port"]],["o_proc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[26,11],[26,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[26,32],[26,41]]],["shared_mem"],["port","logic"]],["i_proc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[27,10],[27,57]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[27,31],[27,40]]],["shared_mem"],["port","logic"]],["i_wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[28,10],[28,48]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[28,22],[28,31]]],["shared_mem"],["port","logic"]],["i_proc_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[29,10],[29,45]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[29,17],[29,28]]],["shared_mem"],["port","addr_t"]],["rd_data",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[30,4],[30,32]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[30,25],[30,32]]],["shared_mem"],["variable","logic"]],["wr_data",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[31,4],[31,32]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[31,25],[31,32]]],["shared_mem"],["variable","logic"]],["wr_size",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[32,4],[32,23]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[32,16],[32,23]]],["shared_mem"],["variable","logic"]],["wr_en",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[33,4],[33,15]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[33,10],[33,15]]],["shared_mem"],["variable","logic"]],["wr_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[34,4],[34,18]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[34,11],[34,18]]],["shared_mem"],["variable","addr_t"]],["rd_addr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[35,4],[35,18]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[35,11],[35,18]]],["shared_mem"],["variable","addr_t"]],["rd_arbiter",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[37,4],[42,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[37,26],[37,36]]],["shared_mem"],["instance","arbiter"]],["wr_arbiter",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[43,4],[48,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[43,26],[43,36]]],["shared_mem"],["instance","arbiter"]],["u_mem",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[53,4],[61,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[53,76],[53,81]]],["shared_mem"],["instance","mem_mod"]],["enc_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[62,4],[62,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[62,35],[62,41]]],["shared_mem"],["variable","logic"]],["u_grant_wr",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[63,4],[67,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[64,5],[64,15]]],["shared_mem"],["instance","encoder"]],["enc_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[68,4],[68,41]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[68,35],[68,41]]],["shared_mem"],["variable","logic"]],["u_grant_rd",["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[69,4],[73,5]]],["file:///home/bakr/Thesis/hardware/shared_mem.sv",[[70,5],[70,15]]],["shared_mem"],["instance","encoder"]]]]],[[["top",["file:///home/bakr/Thesis/hardware/top.sv",[[5,0],[12,3]]],["file:///home/bakr/Thesis/hardware/top.sv",[[5,7],[5,10]]],[],["module"]],["file:///home/bakr/Thesis/hardware/top.sv",[2,15]]],[[["i_clk",["file:///home/bakr/Thesis/hardware/top.sv",[[13,6],[13,11]]],["file:///home/bakr/Thesis/hardware/top.sv",[[13,6],[13,11]]],["top"],["port"]],["i_rstn",["file:///home/bakr/Thesis/hardware/top.sv",[[7,4],[7,10]]],["file:///home/bakr/Thesis/hardware/top.sv",[[7,4],[7,10]]],["top"],["port","i_clk"]],["queue_cmd",["file:///home/bakr/Thesis/hardware/top.sv",[[8,4],[8,13]]],["file:///home/bakr/Thesis/hardware/top.sv",[[8,4],[8,13]]],["top"],["port","i_rstn"]],["issuer_rd_queue",["file:///home/bakr/Thesis/hardware/top.sv",[[9,4],[9,19]]],["file:///home/bakr/Thesis/hardware/top.sv",[[9,4],[9,19]]],["top"],["port","queue_cmd"]],["queue_empty",["file:///home/bakr/Thesis/hardware/top.sv",[[10,4],[10,15]]],["file:///home/bakr/Thesis/hardware/top.sv",[[10,4],[10,15]]],["top"],["port","issuer_rd_queue"]],["finished_task",["file:///home/bakr/Thesis/hardware/top.sv",[[11,4],[11,17]]],["file:///home/bakr/Thesis/hardware/top.sv",[[11,4],[11,17]]],["top"],["port","queue_empty"]],["i_rstn",["file:///home/bakr/Thesis/hardware/top.sv",[[14,6],[14,12]]],["file:///home/bakr/Thesis/hardware/top.sv",[[14,6],[14,12]]],["top"],["port"]],["queue_cmd",["file:///home/bakr/Thesis/hardware/top.sv",[[15,6],[15,21]]],["file:///home/bakr/Thesis/hardware/top.sv",[[15,12],[15,21]]],["top"],["port","cmd_t"]],["queue_empty",["file:///home/bakr/Thesis/hardware/top.sv",[[16,6],[16,23]]],["file:///home/bakr/Thesis/hardware/top.sv",[[16,12],[16,23]]],["top"],["port","logic"]],["finished_task",["file:///home/bakr/Thesis/hardware/top.sv",[[17,7],[17,20]]],["file:///home/bakr/Thesis/hardware/top.sv",[[17,7],[17,20]]],["top"],["port"]],["issuer_en_proc",["file:///home/bakr/Thesis/hardware/top.sv",[[19,0],[19,38]]],["file:///home/bakr/Thesis/hardware/top.sv",[[19,24],[19,38]]],["top"],["variable","logic"]],["issuer_ack_proc",["file:///home/bakr/Thesis/hardware/top.sv",[[20,0],[20,39]]],["file:///home/bakr/Thesis/hardware/top.sv",[[20,24],[20,39]]],["top"],["variable","logic"]],["issuer_instr",["file:///home/bakr/Thesis/hardware/top.sv",[[21,0],[21,20]]],["file:///home/bakr/Thesis/hardware/top.sv",[[21,8],[21,20]]],["top"],["variable","instr_t"]],["issuer_rd_queue",["file:///home/bakr/Thesis/hardware/top.sv",[[22,7],[22,30]]],["file:///home/bakr/Thesis/hardware/top.sv",[[22,15],[22,30]]],["top"],["port","logic"]],["u_issuer",["file:///home/bakr/Thesis/hardware/top.sv",[[23,0],[36,1]]],["file:///home/bakr/Thesis/hardware/top.sv",[[23,8],[23,16]]],["top"],["instance","issuer"]],["BUS_SIZE",["file:///home/bakr/Thesis/hardware/top.sv",[[37,0],[37,29]]],["file:///home/bakr/Thesis/hardware/top.sv",[[37,11],[37,19]]],["top"],["localparam"]],["pool_req_rd",["file:///home/bakr/Thesis/hardware/top.sv",[[39,0],[39,35]]],["file:///home/bakr/Thesis/hardware/top.sv",[[39,24],[39,35]]],["top"],["variable","logic"]],["pool_req_wr",["file:///home/bakr/Thesis/hardware/top.sv",[[40,0],[40,35]]],["file:///home/bakr/Thesis/hardware/top.sv",[[40,24],[40,35]]],["top"],["variable","logic"]],["pool_finish",["file:///home/bakr/Thesis/hardware/top.sv",[[41,0],[41,35]]],["file:///home/bakr/Thesis/hardware/top.sv",[[41,24],[41,35]]],["top"],["variable","logic"]],["pool_busy",["file:///home/bakr/Thesis/hardware/top.sv",[[42,0],[42,33]]],["file:///home/bakr/Thesis/hardware/top.sv",[[42,24],[42,33]]],["top"],["variable","logic"]],["pool_ack",["file:///home/bakr/Thesis/hardware/top.sv",[[43,0],[43,32]]],["file:///home/bakr/Thesis/hardware/top.sv",[[43,24],[43,32]]],["top"],["variable","logic"]],["pool_data",["file:///home/bakr/Thesis/hardware/top.sv",[[44,0],[44,48]]],["file:///home/bakr/Thesis/hardware/top.sv",[[44,21],[44,30]]],["top"],["variable","logic"]],["pool_addr",["file:///home/bakr/Thesis/hardware/top.sv",[[45,0],[45,34]]],["file:///home/bakr/Thesis/hardware/top.sv",[[45,7],[45,16]]],["top"],["variable","addr_t"]],["pool_wr_size",["file:///home/bakr/Thesis/hardware/top.sv",[[46,0],[46,42]]],["file:///home/bakr/Thesis/hardware/top.sv",[[46,12],[46,24]]],["top"],["variable","logic"]],["u_pool",["file:///home/bakr/Thesis/hardware/top.sv",[[47,0],[65,1]]],["file:///home/bakr/Thesis/hardware/top.sv",[[47,6],[47,12]]],["top"],["instance","pool"]],["mem_grant_rd",["file:///home/bakr/Thesis/hardware/top.sv",[[68,0],[68,39]]],["file:///home/bakr/Thesis/hardware/top.sv",[[68,27],[68,39]]],["top"],["variable","logic"]],["mem_grant_wr",["file:///home/bakr/Thesis/hardware/top.sv",[[69,0],[69,39]]],["file:///home/bakr/Thesis/hardware/top.sv",[[69,27],[69,39]]],["top"],["variable","logic"]],["mem_proc_rd",["file:///home/bakr/Thesis/hardware/top.sv",[[70,0],[70,32]]],["file:///home/bakr/Thesis/hardware/top.sv",[[70,21],[70,32]]],["top"],["variable","logic"]],["u_shared_mem",["file:///home/bakr/Thesis/hardware/top.sv",[[72,0],[86,1]]],["file:///home/bakr/Thesis/hardware/top.sv",[[75,4],[75,16]]],["top"],["instance","shared_mem"]]]]],[[["tb_top",[[5,0],[5,17]],[[5,7],[5,13]],[],["module"]],[74,0]],[[["T",[[6,0],[6,18]],[[6,10],[6,11]],["tb_top"],["parameter"]],["i_clk",[[8,0],[8,11]],[[8,6],[8,11]],["tb_top"],["variable","logic"]],["i_rstn",[[9,0],[9,12]],[[9,6],[9,12]],["tb_top"],["variable","logic"]],["nxt_cmd",[[10,0],[10,13]],[[10,6],[10,13]],["tb_top"],["variable","cmd_t"]],["queue_empty",[[11,0],[11,17]],[[11,6],[11,17]],["tb_top"],["variable","logic"]],["issuer_rd_queue",[[13,0],[13,23]],[[13,8],[13,23]],["tb_top"],["variable","logic"]],["finished_task",[[15,0],[15,19]],[[15,6],[15,19]],["tb_top"],["variable","logic"]],["u_top",[[17,0],[24,1]],[[17,5],[17,10]],["tb_top"],["instance","top"]],["cmd_queue",[[39,0],[39,31]],[[39,6],[39,15]],["tb_top"],["variable","cmd_t"]],["result_mem",[[40,0],[40,37]],[[40,11],[40,21]],["tb_top"],["variable","reg"]],["mem_file",[[42,0],[42,12]],[[42,4],[42,12]],["tb_top"],["variable","int"]]]]]],["/home/bakr/Thesis/hardware/top.sv"],null,null,[["CMD_SIZE",[[3,0],[4,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]],["addr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[11,0],[11,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[11,20],[11,26]]],[],["typedef","logic"]],["cmd_id_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[12,0],[12,28]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[12,19],[12,27]]],[],["typedef","logic"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion0"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum0"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum0"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion1"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion2"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion3"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion4"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion5"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion6"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum1"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum1"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum1"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion7"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion8"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion9"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion10"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion11"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion12"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum2"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum2"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum2"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum2"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion13"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion14"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion15"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion16"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion17"]],["entry_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[14,0],[17,11]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[17,2],[17,9]]],[],["typedef","#AnonymousStructUnion18"]],["INSTR_LD",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,26],[22,34]]],[],["enum_member","#AnonymousEnum3"]],["INSTR_INFO",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,36],[22,46]]],[],["enum_member","#AnonymousEnum3"]],["INSTR_STORE",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,48],[22,59]]],[],["enum_member","#AnonymousEnum3"]],["opcode_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[22,0],[22,70]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[22,61],[22,69]]],[],["typedef","#AnonymousEnum3"]],["instr_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[25,0],[28,16]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[28,2],[28,14]]],[],["typedef","#AnonymousStructUnion19"]],["instr_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[31,0],[34,9]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[34,1],[34,8]]],[],["typedef","#AnonymousStructUnion20"]],["cmd_info_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[37,0],[43,14]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[43,2],[43,12]]],[],["typedef","#AnonymousStructUnion21"]],["cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[44,0],[48,8]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[48,2],[48,7]]],[],["typedef","#AnonymousStructUnion22"]],["dep_cmd_t",["file:///home/bakr/Thesis/hardware/defines.sv",[[52,0],[55,13]]],["file:///home/bakr/Thesis/hardware/defines.sv",[[55,2],[55,11]]],[],["typedef","#AnonymousStructUnion23"]]]],null,0]],["/home/bakr/Thesis/hardware/top.sv",[[null,["/home/bakr/Thesis/hardware/array.sv","/home/bakr/Thesis/hardware/defines.sv"],null,null,[["/home/bakr/Thesis/hardware/proc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]]]}