Warning (10268): Verilog HDL information at logic_Module.sv(87): always construct contains both blocking and non-blocking assignments File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv Line: 87
