/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-38.10" *)
(* top =  1  *)
module enum_simple(clk, reset, state_out);
  (* src = "dut.sv:2.16-2.19" *)
  input clk;
  wire clk;
  (* src = "dut.sv:3.16-3.21" *)
  input reset;
  wire reset;
  (* src = "dut.sv:4.22-4.31" *)
  output [1:0] state_out;
  wire [1:0] state_out;
  wire _0_;
  wire _1_;
  (* enum_type = "$enum0" *)
  (* enum_value_00 = "\\IDLE" *)
  (* enum_value_01 = "\\ACTIVE" *)
  (* enum_value_10 = "\\WAIT" *)
  (* enum_value_11 = "\\DONE" *)
  (* src = "dut.sv:14.13-14.26" *)
  (* wiretype = "\\state_t" *)
  wire [1:0] current_state;
  (* enum_type = "$enum0" *)
  (* enum_value_00 = "\\IDLE" *)
  (* enum_value_01 = "\\ACTIVE" *)
  (* enum_value_10 = "\\WAIT" *)
  (* enum_value_11 = "\\DONE" *)
  (* src = "dut.sv:14.28-14.38" *)
  (* wiretype = "\\state_t" *)
  wire [1:0] next_state;
  \$_ANDNOT_  _2_ (
    .A(current_state[1]),
    .B(current_state[0]),
    .Y(_0_)
  );
  \$_NOR_  _3_ (
    .A(current_state[0]),
    .B(current_state[1]),
    .Y(_1_)
  );
  \$_OR_  _4_ (
    .A(_1_),
    .B(_0_),
    .Y(next_state[0])
  );
  \$_XOR_  _5_ (
    .A(current_state[0]),
    .B(current_state[1]),
    .Y(next_state[1])
  );
  (* \"has_async_reset"  = 32'd1 *)
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:17.5-22.8" *)
  \$_DFF_PP0_  \current_state_reg[0]  /* _6_ */ (
    .C(clk),
    .D(next_state[0]),
    .Q(current_state[0]),
    .R(reset)
  );
  (* \"has_async_reset"  = 32'd1 *)
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:17.5-22.8" *)
  \$_DFF_PP0_  \current_state_reg[1]  /* _7_ */ (
    .C(clk),
    .D(next_state[1]),
    .Q(current_state[1]),
    .R(reset)
  );
  assign state_out = current_state;
endmodule
