OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1552.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0021]  Distance between buffers: 1 units (100 um).
[INFO CTS-0019]  Total number of sinks after clustering: 77.
[INFO CTS-0024]  Normalized sink region: [(0.903755, 2.52532), (25.8629, 44.0503)].
[INFO CTS-0025]     Width:  24.9592.
[INFO CTS-0026]     Height: 41.5250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 39
    Sub-region size: 24.9592 X 20.7625
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 0 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 5
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Out of 77 sinks, 3 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 20
    Sub-region size: 12.4796 X 20.7625
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 3
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 12.4796 X 10.3812
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 77.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0021]  Distance between buffers: 1 units (100 um).
[INFO CTS-0019]  Total number of sinks after clustering: 125.
[INFO CTS-0024]  Normalized sink region: [(5.13095, 11.1797), (46.7331, 46.6583)].
[INFO CTS-0025]     Width:  41.6021.
[INFO CTS-0026]     Height: 35.4786.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 63
    Sub-region size: 20.8011 X 35.4786
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 0 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 5
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 2
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 20.8011 X 17.7393
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Out of 58 sinks, 10 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 10.4005 X 17.7393
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 4
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.4005 X 8.8696
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 24 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 5
      location: 0.5 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Out of 11 sinks, 2 sinks closer to other cluster.
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 125.
[INFO CTS-0093] Fixing tree levels for max depth 14
Fixing from level 6 (parent=0 + current=6) to max 14 for driver clk_i
[INFO CTS-0018]     Created 710 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 14.
[INFO CTS-0015]     Created 710 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:1, 6:3, 7:2, 8:7, 9:5, 10:6, 11:4, 12:11, 13:9, 14:9, 15:10, 16:7, 17:9, 20:1, 22:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 155 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 155 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 3:8, 4:7, 5:13, 6:15, 7:13, 8:32, 9:12, 10:13, 11:11, 12:6, 13:3, 14:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 77
[INFO CTS-0101]  Average sink wire length 1707.62 um
[INFO CTS-0102]  Path depth 6 - 14
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 122
[INFO CTS-0101]  Average sink wire length 1561.07 um
[INFO CTS-0102]  Path depth 6 - 7

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_24748_/CLK ^
   6.28
_24863_/E v
   1.67      0.00       4.60


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.30    2.01 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    2.01 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  2.01   data arrival time

                          7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock source latency
     1    0.03    0.00    0.00    7.50 v clk_i (in)
                                         clk_i (net)
                  0.01    0.01    7.51 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.11    7.62 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.06    0.00    7.62 v clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    7.73 v clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    7.73 v clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.12    7.86 v clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.06    0.00    7.86 v clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.13    7.98 v clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.06    0.00    7.98 v clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    8.16 v clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.14    0.01    8.17 v clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.05    0.14    8.30 v clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.05    0.00    8.30 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    8.30   clock reconvergence pessimism
                          0.00    8.30   clock gating hold time
                                  8.30   data required time
-----------------------------------------------------------------------------
                                  8.30   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 -6.29   slack (VIOLATED)


Startpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    0.99 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.13 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    2.36 v _24878_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[7] (net)
                  0.07    0.00    2.36 v _17554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.42 ^ _17554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05525_ (net)
                  0.07    0.00    2.42 ^ _17559_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    2.48 v _17559_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01790_ (net)
                  0.07    0.00    2.48 v _24878_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    0.99 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.13 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.98   clock reconvergence pessimism
                          0.08    2.06   library hold time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    5.41 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.41   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    5.41 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.41   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.34215477108955383

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1222

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.07497236132621765

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.5406000018119812

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1387

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
5.0092

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.96e-01   5.54e-02   5.81e-07   3.51e-01  15.5%
Combinational          1.30e+00   6.12e-01   3.28e-06   1.91e+00  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.59e+00   6.67e-01   3.86e-06   2.26e+00 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 725357 u^2 51% utilization.

[INFO RSZ-0058] Using max wire length 15009um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_24748_/CLK ^
   6.28
_24863_/E v
   1.67      0.00       4.60


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.30    2.01 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    2.01 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  2.01   data arrival time

                          7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock source latency
     1    0.03    0.00    0.00    7.50 v clk_i (in)
                                         clk_i (net)
                  0.01    0.01    7.51 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.11    7.62 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.06    0.00    7.62 v clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    7.73 v clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    7.73 v clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.12    7.86 v clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.06    0.00    7.86 v clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.13    7.98 v clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.06    0.00    7.98 v clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    8.16 v clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.14    0.01    8.17 v clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.05    0.14    8.30 v clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.05    0.00    8.30 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    8.30   clock reconvergence pessimism
                          0.00    8.30   clock gating hold time
                                  8.30   data required time
-----------------------------------------------------------------------------
                                  8.30   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 -6.29   slack (VIOLATED)


Startpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    0.99 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.13 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    2.36 v _24878_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[7] (net)
                  0.07    0.00    2.36 v _17554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.42 ^ _17554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05525_ (net)
                  0.07    0.00    2.42 ^ _17559_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    2.48 v _17559_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01790_ (net)
                  0.07    0.00    2.48 v _24878_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    0.99 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.13 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.98   clock reconvergence pessimism
                          0.08    2.06   library hold time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    5.41 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.41   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    5.41 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.41   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.81 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.81 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.37 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.37 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.34215477108955383

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1222

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.07497236132621765

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.5406000018119812

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1387

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
5.0092

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.96e-01   5.54e-02   5.81e-07   3.51e-01  15.5%
Combinational          1.30e+00   6.12e-01   3.28e-06   1.91e+00  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.59e+00   6.67e-01   3.86e-06   2.26e+00 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 725357 u^2 51% utilization.

Placement Analysis
---------------------------------
total displacement      21274.4 u
average displacement        1.4 u
max displacement           39.1 u
original HPWL          962013.7 u
legalized HPWL         997470.6 u
delta HPWL                    4 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0046] Found 1 endpoints with hold violations.
[INFO RSZ-0032] Inserted 8 hold buffers.
Placement Analysis
---------------------------------
total displacement       1047.4 u
average displacement        0.1 u
max displacement           32.5 u
original HPWL          997549.4 u
legalized HPWL         999080.4 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_24748_/CLK ^
  13.38
_24863_/E v
   1.68      0.00      11.71


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.29    2.00 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    2.00 ^ hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.88    2.88 ^ hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.08    0.00    2.88 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.77 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.08    0.00    3.77 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    4.65 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.08    0.00    4.65 ^ hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    5.54 ^ hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.08    0.00    5.54 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    6.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.08    0.00    6.43 ^ hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    7.31 ^ hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.08    0.00    7.31 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    8.20 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.08    0.00    8.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    9.10 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.09    0.00    9.10 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.10   data arrival time

                          7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock source latency
     1    0.03    0.00    0.00    7.50 v clk_i (in)
                                         clk_i (net)
                  0.01    0.01    7.51 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.11    7.62 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.06    0.00    7.62 v clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    7.73 v clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    7.73 v clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.12    7.86 v clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.06    0.00    7.86 v clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.13    7.98 v clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.06    0.00    7.99 v clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    8.16 v clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.14    0.01    8.17 v clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.05    0.14    8.31 v clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.05    0.00    8.31 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    8.31   clock reconvergence pessimism
                          0.00    8.31   clock gating hold time
                                  8.31   data required time
-----------------------------------------------------------------------------
                                  8.31   data required time
                                 -9.10   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    1.00 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.14 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    2.36 v _24878_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[7] (net)
                  0.07    0.00    2.36 v _17554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.42 ^ _17554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05525_ (net)
                  0.07    0.00    2.42 ^ _17559_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    2.48 v _17559_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01790_ (net)
                  0.07    0.00    2.48 v _24878_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    1.00 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.13 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.14 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.25 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.25 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.64 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.83 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.84 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.98 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.98 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.98   clock reconvergence pessimism
                          0.08    2.06   library hold time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.04    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    5.41 v hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.01    6.42 v hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.15    0.00    6.42 v hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04    7.46 v hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.15    0.00    7.46 v hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.14    1.04    8.51 v hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.14    0.00    8.51 v hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04    9.55 v hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.15    0.00    9.55 v hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.14    1.04   10.60 v hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.14    0.00   10.60 v hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04   11.64 v hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.15    0.00   11.64 v hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04   12.69 v hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.15    0.00   12.69 v hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06   13.75 v hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.16    0.00   13.75 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                 13.75   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.01   time given to startpoint
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.04    0.40    5.41 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    5.41 v hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.01    6.42 v hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.15    0.00    6.42 v hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04    7.46 v hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.15    0.00    7.46 v hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.14    1.04    8.51 v hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.14    0.00    8.51 v hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04    9.55 v hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.15    0.00    9.55 v hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.14    1.04   10.60 v hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.14    0.00   10.60 v hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04   11.64 v hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.15    0.00   11.64 v hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.04   12.69 v hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.15    0.00   12.69 v hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06   13.75 v hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.16    0.00   13.75 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                 13.75   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14   15.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.71 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.31    0.25    4.97 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.31    0.00    4.97 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.01 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.01 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.49 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.15    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.14    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.04 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.15 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.15 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.26 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.26 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.60 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.71 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.71 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.71   clock reconvergence pessimism
                          3.30    5.01   time borrowed from endpoint
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.33741986751556396

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1205

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.07467496395111084

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5406000018119812

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1381

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.0099

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.96e-01   5.55e-02   5.81e-07   3.51e-01  15.5%
Combinational          1.30e+00   6.13e-01   3.28e-06   1.91e+00  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.59e+00   6.68e-01   3.86e-06   2.26e+00 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 725854 u^2 51% utilization.

Elapsed time: 0:37.48[h:]min:sec. CPU time: user 37.43 sys 0.03 (99%). Peak memory: 238548KB.
