Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/fcache/fcache_tb_0_isim_beh.exe -prj /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/fcache/fcache_tb_0_beh.prj work.fcache_tb_0 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/fcache/fcache.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/fcache/fcache_tb_0.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82940 KB
Fuse CPU Usage: 990 ms
Compiling module fcache
Compiling module fcache_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/fcache/fcache_tb_0_isim_beh.exe
Fuse Memory Usage: 1167420 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 220 ms
