<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
time_elapsed: 0.004s
ram usage: 10008 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e sctag_slow_rptr <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
entity @sctag_slow_rptr (i1$ %areset_l_0, i1$ %areset_l_1, i1$ %greset_l_0, i1$ %greset_l_1, i1$ %scan_enable_0, i1$ %scan_enable_1, i1$ %sehold_0, i1$ %sehold_1, i1$ %mux_drive_disable_0, i1$ %mux_drive_disable_1, i1$ %mem_write_disable_0, i1$ %mem_write_disable_1, i1$ %sig0, i1$ %sig1, i1$ %sig2, i1$ %sig3) -&gt; (i1$ %areset_l_0_buf, i1$ %areset_l_1_buf, i1$ %greset_l_0_buf, i1$ %greset_l_1_buf, i1$ %scan_enable_0_buf, i1$ %scan_enable_1_buf, i1$ %sehold_0_buf, i1$ %sehold_1_buf, i1$ %mux_drive_disable_0_buf, i1$ %mux_drive_disable_1_buf, i1$ %mem_write_disable_0_buf, i1$ %mem_write_disable_1_buf, i1$ %sig0_buf, i1$ %sig1_buf, i1$ %sig2_buf, i1$ %sig3_buf) {
    %areset_l_01 = prb i1$ %areset_l_0
    %0 = const time 0s 1e
    drv i1$ %areset_l_0_buf, %areset_l_01, %0
    %areset_l_11 = prb i1$ %areset_l_1
    drv i1$ %areset_l_1_buf, %areset_l_11, %0
    %greset_l_01 = prb i1$ %greset_l_0
    drv i1$ %greset_l_0_buf, %greset_l_01, %0
    %greset_l_11 = prb i1$ %greset_l_1
    drv i1$ %greset_l_1_buf, %greset_l_11, %0
    %scan_enable_01 = prb i1$ %scan_enable_0
    drv i1$ %scan_enable_0_buf, %scan_enable_01, %0
    %scan_enable_11 = prb i1$ %scan_enable_1
    drv i1$ %scan_enable_1_buf, %scan_enable_11, %0
    %sehold_01 = prb i1$ %sehold_0
    drv i1$ %sehold_0_buf, %sehold_01, %0
    %sehold_11 = prb i1$ %sehold_1
    drv i1$ %sehold_1_buf, %sehold_11, %0
    %mux_drive_disable_01 = prb i1$ %mux_drive_disable_0
    drv i1$ %mux_drive_disable_0_buf, %mux_drive_disable_01, %0
    %mux_drive_disable_11 = prb i1$ %mux_drive_disable_1
    drv i1$ %mux_drive_disable_1_buf, %mux_drive_disable_11, %0
    %mem_write_disable_01 = prb i1$ %mem_write_disable_0
    drv i1$ %mem_write_disable_0_buf, %mem_write_disable_01, %0
    %mem_write_disable_11 = prb i1$ %mem_write_disable_1
    drv i1$ %mem_write_disable_1_buf, %mem_write_disable_11, %0
    %sig01 = prb i1$ %sig0
    drv i1$ %sig0_buf, %sig01, %0
    %sig11 = prb i1$ %sig1
    drv i1$ %sig1_buf, %sig11, %0
    %sig21 = prb i1$ %sig2
    drv i1$ %sig2_buf, %sig21, %0
    %sig31 = prb i1$ %sig3
    drv i1$ %sig3_buf, %sig31, %0
    halt
}

</pre>
</body>