============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:47:46 pm
  Module:                 ms_es_naive_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs41/A                                           +0     115   
      drc_bufs41/Y          BUFX2             3  9.1   11   +40     155 F 
    ctr/countval[2] 
    g202/A                                                   +0     155   
    g202/Y                  INVX1             2  4.8    0   +10     164 R 
    g200/A                                                   +0     164   
    g200/Y                  OR2X1             2  5.0   36   +47     212 R 
    g199/A                                                   +0     212   
    g199/Y                  AND2X1            2  5.2   46   +40     251 R 
    g198/A                                                   +0     251   
    g198/Y                  OR2X1             5 11.6   64   +68     319 R 
    g195/C                                                   +0     319   
    g195/Y                  AOI21X1           1  1.5   15   +26     345 F 
    drc_bufs/A                                               +0     345   
    drc_bufs/Y              BUFX2             1  1.5    2   +33     378 F 
    g194/A                                                   +0     378   
    g194/Y                  INVX1             4  9.2   10   +21     399 R 
  genblk1[0].genblk1.sng/sn_out[0] 
  g156/A                                                     +0     399   
  g156/Y                    AND2X1            1 12.7   74   +63     462 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                             +0     462   
            g2/YS           FAX1              1  3.4   12   +93     555 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     555   
            g17/YS          HAX1              1  4.0   19   +59     613 F 
          ha0/s 
        p1/y[0] 
        g168/A                                               +0     613   
        g168/YC             HAX1              1  8.8   35   +65     678 F 
        g167/B                                               +0     678   
        g167/YC             FAX1              1  7.1   29   +89     767 F 
        g166/C                                               +0     767   
        g166/YS             FAX1              1 10.3   56   +95     862 R 
      p1/y[2] 
      g236/B                                                 +0     862   
      g236/YS               FAX1              2 11.1   34  +106     968 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g363/B                                                 +0     968   
      g363/YC               FAX1              1  7.1   29   +88    1056 F 
      g359/C                                                 +0    1056   
      g359/YC               FAX1              1  7.1   29   +82    1138 F 
      g355/C                                                 +0    1138   
      g355/YC               FAX1              1 10.9   40   +89    1227 F 
      g2/A                                                   +0    1227   
      g2/YS                 FAX1              1  2.8   21   +84    1311 R 
      g349/A                                                 +0    1311   
      g349/Y                MUX2X1            1  1.5   14   +23    1334 F 
      g348/A                                                 +0    1334   
      g348/Y                INVX1             1  2.0    0    +2    1336 R 
      countval_reg[5]/D     DFFSR                            +0    1336   
      countval_reg[5]/CLK   setup                       0   +70    1406 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3544ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
