<stg><name>PE_wrapper_3_0_x0</name>


<trans_list>

<trans id="328" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0_x0167, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0_x096, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0_x095, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1_x048, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x047, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0_x0167, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0_x096, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0_x095, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1_x048, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x047, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:10 %local_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln6238 = specmemcore void @_ssdm_op_SpecMemCore, i16 %local_C, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln6238"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln6242 = br void

]]></Node>
<StgValue><ssdm name="br_ln6242"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten73 = phi i20 0, void, i20 %add_ln890_240, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten73"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:7 %add_ln890_240 = add i20 %indvar_flatten73, i20 1

]]></Node>
<StgValue><ssdm name="add_ln890_240"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:8 %icmp_ln890 = icmp_eq  i20 %indvar_flatten73, i20 524288

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln890 = br i1 %icmp_ln890, void %.split201, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split201:49 %p_Result_80 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="512">
<![CDATA[
.split201:50 %v2_V_9650 = trunc i512 %p_Result_80

]]></Node>
<StgValue><ssdm name="v2_V_9650"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:51 %v2_V_9651 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="v2_V_9651"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:52 %v2_V_9652 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="v2_V_9652"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:53 %v2_V_9653 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="v2_V_9653"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:54 %v2_V_9654 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="v2_V_9654"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:55 %v2_V_9655 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="v2_V_9655"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:56 %v2_V_9656 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="v2_V_9656"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:57 %v2_V_9657 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="v2_V_9657"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:58 %v2_V_9658 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="v2_V_9658"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:59 %v2_V_9659 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="v2_V_9659"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:60 %v2_V_9660 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="v2_V_9660"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:61 %v2_V_9661 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="v2_V_9661"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:62 %v2_V_9662 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="v2_V_9662"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:63 %v2_V_9663 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="v2_V_9663"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:64 %v2_V_9664 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="v2_V_9664"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:65 %v2_V_9665 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="v2_V_9665"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:66 %v2_V_9666 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="v2_V_9666"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:67 %v2_V_9667 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="v2_V_9667"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:68 %v2_V_9668 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="v2_V_9668"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:69 %v2_V_9669 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="v2_V_9669"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:70 %v2_V_9670 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="v2_V_9670"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:71 %v2_V_9671 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="v2_V_9671"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:72 %v2_V_9672 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="v2_V_9672"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:73 %v2_V_9673 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="v2_V_9673"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:74 %v2_V_9674 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="v2_V_9674"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:75 %v2_V_9675 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="v2_V_9675"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:76 %v2_V_9676 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="v2_V_9676"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:77 %v2_V_9677 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="v2_V_9677"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:78 %v2_V_9678 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="v2_V_9678"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:79 %v2_V_9679 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="v2_V_9679"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:80 %v2_V_9680 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="v2_V_9680"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:81 %v1_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_80, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="v1_V_80"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split201:82 %p_Result_s = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_3_0_x095

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="512">
<![CDATA[
.split201:83 %v2_V = trunc i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:84 %v2_V_9620 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="v2_V_9620"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:85 %v2_V_9621 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="v2_V_9621"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:86 %v2_V_9622 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="v2_V_9622"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:87 %v2_V_9623 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="v2_V_9623"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:88 %v2_V_9624 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="v2_V_9624"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:89 %v2_V_9625 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="v2_V_9625"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:90 %v2_V_9626 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="v2_V_9626"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:91 %v2_V_9627 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="v2_V_9627"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:92 %v2_V_9628 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="v2_V_9628"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:93 %v2_V_9629 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="v2_V_9629"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:94 %v2_V_9630 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="v2_V_9630"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:95 %v2_V_9631 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="v2_V_9631"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:96 %v2_V_9632 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="v2_V_9632"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:97 %v2_V_9633 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="v2_V_9633"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:98 %v2_V_9634 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="v2_V_9634"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:99 %v2_V_9635 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="v2_V_9635"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:100 %v2_V_9636 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="v2_V_9636"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:101 %v2_V_9637 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="v2_V_9637"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:102 %v2_V_9638 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="v2_V_9638"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:103 %v2_V_9639 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="v2_V_9639"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:104 %v2_V_9640 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="v2_V_9640"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:105 %v2_V_9641 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="v2_V_9641"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:106 %v2_V_9642 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="v2_V_9642"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:107 %v2_V_9643 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="v2_V_9643"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:108 %v2_V_9644 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="v2_V_9644"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:109 %v2_V_9645 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="v2_V_9645"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:110 %v2_V_9646 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="v2_V_9646"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:111 %v2_V_9647 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="v2_V_9647"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:112 %v2_V_9648 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="v2_V_9648"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:113 %v2_V_9649 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="v2_V_9649"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split201:114 %v1_V = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %p_Result_s, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:119 %mul_ln6285_2 = mul i16 %v2_V_9621, i16 %v2_V_9652

]]></Node>
<StgValue><ssdm name="mul_ln6285_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:121 %mul_ln6285_4 = mul i16 %v2_V_9623, i16 %v2_V_9654

]]></Node>
<StgValue><ssdm name="mul_ln6285_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:123 %mul_ln6285_6 = mul i16 %v2_V_9625, i16 %v2_V_9656

]]></Node>
<StgValue><ssdm name="mul_ln6285_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:125 %mul_ln6285_8 = mul i16 %v2_V_9627, i16 %v2_V_9658

]]></Node>
<StgValue><ssdm name="mul_ln6285_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:127 %mul_ln6285_10 = mul i16 %v2_V_9629, i16 %v2_V_9660

]]></Node>
<StgValue><ssdm name="mul_ln6285_10"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:129 %mul_ln6285_12 = mul i16 %v2_V_9631, i16 %v2_V_9662

]]></Node>
<StgValue><ssdm name="mul_ln6285_12"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:130 %mul_ln6285_13 = mul i16 %v2_V_9632, i16 %v2_V_9663

]]></Node>
<StgValue><ssdm name="mul_ln6285_13"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:133 %mul_ln6285_16 = mul i16 %v2_V_9635, i16 %v2_V_9666

]]></Node>
<StgValue><ssdm name="mul_ln6285_16"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:135 %mul_ln6285_18 = mul i16 %v2_V_9637, i16 %v2_V_9668

]]></Node>
<StgValue><ssdm name="mul_ln6285_18"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:137 %mul_ln6285_20 = mul i16 %v2_V_9639, i16 %v2_V_9670

]]></Node>
<StgValue><ssdm name="mul_ln6285_20"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:139 %mul_ln6285_22 = mul i16 %v2_V_9641, i16 %v2_V_9672

]]></Node>
<StgValue><ssdm name="mul_ln6285_22"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:141 %mul_ln6285_24 = mul i16 %v2_V_9643, i16 %v2_V_9674

]]></Node>
<StgValue><ssdm name="mul_ln6285_24"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:143 %mul_ln6285_26 = mul i16 %v2_V_9645, i16 %v2_V_9676

]]></Node>
<StgValue><ssdm name="mul_ln6285_26"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:145 %mul_ln6285_28 = mul i16 %v2_V_9647, i16 %v2_V_9678

]]></Node>
<StgValue><ssdm name="mul_ln6285_28"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:146 %mul_ln6285_29 = mul i16 %v2_V_9648, i16 %v2_V_9679

]]></Node>
<StgValue><ssdm name="mul_ln6285_29"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_4_0_x096, i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_1_x048, i512 %p_Result_80

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:118 %mul_ln6285_1 = mul i16 %v2_V_9620, i16 %v2_V_9651

]]></Node>
<StgValue><ssdm name="mul_ln6285_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:119 %mul_ln6285_2 = mul i16 %v2_V_9621, i16 %v2_V_9652

]]></Node>
<StgValue><ssdm name="mul_ln6285_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:120 %mul_ln6285_3 = mul i16 %v2_V_9622, i16 %v2_V_9653

]]></Node>
<StgValue><ssdm name="mul_ln6285_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:121 %mul_ln6285_4 = mul i16 %v2_V_9623, i16 %v2_V_9654

]]></Node>
<StgValue><ssdm name="mul_ln6285_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:122 %mul_ln6285_5 = mul i16 %v2_V_9624, i16 %v2_V_9655

]]></Node>
<StgValue><ssdm name="mul_ln6285_5"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:123 %mul_ln6285_6 = mul i16 %v2_V_9625, i16 %v2_V_9656

]]></Node>
<StgValue><ssdm name="mul_ln6285_6"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:124 %mul_ln6285_7 = mul i16 %v2_V_9626, i16 %v2_V_9657

]]></Node>
<StgValue><ssdm name="mul_ln6285_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:125 %mul_ln6285_8 = mul i16 %v2_V_9627, i16 %v2_V_9658

]]></Node>
<StgValue><ssdm name="mul_ln6285_8"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:126 %mul_ln6285_9 = mul i16 %v2_V_9628, i16 %v2_V_9659

]]></Node>
<StgValue><ssdm name="mul_ln6285_9"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:127 %mul_ln6285_10 = mul i16 %v2_V_9629, i16 %v2_V_9660

]]></Node>
<StgValue><ssdm name="mul_ln6285_10"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:128 %mul_ln6285_11 = mul i16 %v2_V_9630, i16 %v2_V_9661

]]></Node>
<StgValue><ssdm name="mul_ln6285_11"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:129 %mul_ln6285_12 = mul i16 %v2_V_9631, i16 %v2_V_9662

]]></Node>
<StgValue><ssdm name="mul_ln6285_12"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:130 %mul_ln6285_13 = mul i16 %v2_V_9632, i16 %v2_V_9663

]]></Node>
<StgValue><ssdm name="mul_ln6285_13"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:132 %mul_ln6285_15 = mul i16 %v2_V_9634, i16 %v2_V_9665

]]></Node>
<StgValue><ssdm name="mul_ln6285_15"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:133 %mul_ln6285_16 = mul i16 %v2_V_9635, i16 %v2_V_9666

]]></Node>
<StgValue><ssdm name="mul_ln6285_16"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:134 %mul_ln6285_17 = mul i16 %v2_V_9636, i16 %v2_V_9667

]]></Node>
<StgValue><ssdm name="mul_ln6285_17"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:135 %mul_ln6285_18 = mul i16 %v2_V_9637, i16 %v2_V_9668

]]></Node>
<StgValue><ssdm name="mul_ln6285_18"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:136 %mul_ln6285_19 = mul i16 %v2_V_9638, i16 %v2_V_9669

]]></Node>
<StgValue><ssdm name="mul_ln6285_19"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:137 %mul_ln6285_20 = mul i16 %v2_V_9639, i16 %v2_V_9670

]]></Node>
<StgValue><ssdm name="mul_ln6285_20"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:138 %mul_ln6285_21 = mul i16 %v2_V_9640, i16 %v2_V_9671

]]></Node>
<StgValue><ssdm name="mul_ln6285_21"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:139 %mul_ln6285_22 = mul i16 %v2_V_9641, i16 %v2_V_9672

]]></Node>
<StgValue><ssdm name="mul_ln6285_22"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:140 %mul_ln6285_23 = mul i16 %v2_V_9642, i16 %v2_V_9673

]]></Node>
<StgValue><ssdm name="mul_ln6285_23"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:141 %mul_ln6285_24 = mul i16 %v2_V_9643, i16 %v2_V_9674

]]></Node>
<StgValue><ssdm name="mul_ln6285_24"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:142 %mul_ln6285_25 = mul i16 %v2_V_9644, i16 %v2_V_9675

]]></Node>
<StgValue><ssdm name="mul_ln6285_25"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:143 %mul_ln6285_26 = mul i16 %v2_V_9645, i16 %v2_V_9676

]]></Node>
<StgValue><ssdm name="mul_ln6285_26"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:144 %mul_ln6285_27 = mul i16 %v2_V_9646, i16 %v2_V_9677

]]></Node>
<StgValue><ssdm name="mul_ln6285_27"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:145 %mul_ln6285_28 = mul i16 %v2_V_9647, i16 %v2_V_9678

]]></Node>
<StgValue><ssdm name="mul_ln6285_28"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:146 %mul_ln6285_29 = mul i16 %v2_V_9648, i16 %v2_V_9679

]]></Node>
<StgValue><ssdm name="mul_ln6285_29"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:147 %mul_ln6285_30 = mul i16 %v2_V_9649, i16 %v2_V_9680

]]></Node>
<StgValue><ssdm name="mul_ln6285_30"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:148 %mul_ln6285_31 = mul i16 %v1_V, i16 %v1_V_80

]]></Node>
<StgValue><ssdm name="mul_ln6285_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten39 = phi i17 0, void, i17 %select_ln890_400, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split201:2 %icmp_ln890_279 = icmp_eq  i17 %indvar_flatten39, i17 32768

]]></Node>
<StgValue><ssdm name="icmp_ln890_279"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:118 %mul_ln6285_1 = mul i16 %v2_V_9620, i16 %v2_V_9651

]]></Node>
<StgValue><ssdm name="mul_ln6285_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:119 %mul_ln6285_2 = mul i16 %v2_V_9621, i16 %v2_V_9652

]]></Node>
<StgValue><ssdm name="mul_ln6285_2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:120 %mul_ln6285_3 = mul i16 %v2_V_9622, i16 %v2_V_9653

]]></Node>
<StgValue><ssdm name="mul_ln6285_3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:121 %mul_ln6285_4 = mul i16 %v2_V_9623, i16 %v2_V_9654

]]></Node>
<StgValue><ssdm name="mul_ln6285_4"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:122 %mul_ln6285_5 = mul i16 %v2_V_9624, i16 %v2_V_9655

]]></Node>
<StgValue><ssdm name="mul_ln6285_5"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:123 %mul_ln6285_6 = mul i16 %v2_V_9625, i16 %v2_V_9656

]]></Node>
<StgValue><ssdm name="mul_ln6285_6"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:124 %mul_ln6285_7 = mul i16 %v2_V_9626, i16 %v2_V_9657

]]></Node>
<StgValue><ssdm name="mul_ln6285_7"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:125 %mul_ln6285_8 = mul i16 %v2_V_9627, i16 %v2_V_9658

]]></Node>
<StgValue><ssdm name="mul_ln6285_8"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:126 %mul_ln6285_9 = mul i16 %v2_V_9628, i16 %v2_V_9659

]]></Node>
<StgValue><ssdm name="mul_ln6285_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:127 %mul_ln6285_10 = mul i16 %v2_V_9629, i16 %v2_V_9660

]]></Node>
<StgValue><ssdm name="mul_ln6285_10"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:128 %mul_ln6285_11 = mul i16 %v2_V_9630, i16 %v2_V_9661

]]></Node>
<StgValue><ssdm name="mul_ln6285_11"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:129 %mul_ln6285_12 = mul i16 %v2_V_9631, i16 %v2_V_9662

]]></Node>
<StgValue><ssdm name="mul_ln6285_12"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:130 %mul_ln6285_13 = mul i16 %v2_V_9632, i16 %v2_V_9663

]]></Node>
<StgValue><ssdm name="mul_ln6285_13"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:131 %mul_ln6285_14 = mul i16 %v2_V_9633, i16 %v2_V_9664

]]></Node>
<StgValue><ssdm name="mul_ln6285_14"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:132 %mul_ln6285_15 = mul i16 %v2_V_9634, i16 %v2_V_9665

]]></Node>
<StgValue><ssdm name="mul_ln6285_15"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:133 %mul_ln6285_16 = mul i16 %v2_V_9635, i16 %v2_V_9666

]]></Node>
<StgValue><ssdm name="mul_ln6285_16"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:134 %mul_ln6285_17 = mul i16 %v2_V_9636, i16 %v2_V_9667

]]></Node>
<StgValue><ssdm name="mul_ln6285_17"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:135 %mul_ln6285_18 = mul i16 %v2_V_9637, i16 %v2_V_9668

]]></Node>
<StgValue><ssdm name="mul_ln6285_18"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:136 %mul_ln6285_19 = mul i16 %v2_V_9638, i16 %v2_V_9669

]]></Node>
<StgValue><ssdm name="mul_ln6285_19"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:137 %mul_ln6285_20 = mul i16 %v2_V_9639, i16 %v2_V_9670

]]></Node>
<StgValue><ssdm name="mul_ln6285_20"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:138 %mul_ln6285_21 = mul i16 %v2_V_9640, i16 %v2_V_9671

]]></Node>
<StgValue><ssdm name="mul_ln6285_21"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:139 %mul_ln6285_22 = mul i16 %v2_V_9641, i16 %v2_V_9672

]]></Node>
<StgValue><ssdm name="mul_ln6285_22"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:140 %mul_ln6285_23 = mul i16 %v2_V_9642, i16 %v2_V_9673

]]></Node>
<StgValue><ssdm name="mul_ln6285_23"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:141 %mul_ln6285_24 = mul i16 %v2_V_9643, i16 %v2_V_9674

]]></Node>
<StgValue><ssdm name="mul_ln6285_24"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:142 %mul_ln6285_25 = mul i16 %v2_V_9644, i16 %v2_V_9675

]]></Node>
<StgValue><ssdm name="mul_ln6285_25"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:143 %mul_ln6285_26 = mul i16 %v2_V_9645, i16 %v2_V_9676

]]></Node>
<StgValue><ssdm name="mul_ln6285_26"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:144 %mul_ln6285_27 = mul i16 %v2_V_9646, i16 %v2_V_9677

]]></Node>
<StgValue><ssdm name="mul_ln6285_27"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:145 %mul_ln6285_28 = mul i16 %v2_V_9647, i16 %v2_V_9678

]]></Node>
<StgValue><ssdm name="mul_ln6285_28"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:146 %mul_ln6285_29 = mul i16 %v2_V_9648, i16 %v2_V_9679

]]></Node>
<StgValue><ssdm name="mul_ln6285_29"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:147 %mul_ln6285_30 = mul i16 %v2_V_9649, i16 %v2_V_9680

]]></Node>
<StgValue><ssdm name="mul_ln6285_30"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:148 %mul_ln6285_31 = mul i16 %v1_V, i16 %v1_V_80

]]></Node>
<StgValue><ssdm name="mul_ln6285_31"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1:7 %add_ln890_239 = add i17 %indvar_flatten39, i17 1

]]></Node>
<StgValue><ssdm name="add_ln890_239"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1:8 %select_ln890_400 = select i1 %icmp_ln890_279, i17 1, i17 %add_ln890_239

]]></Node>
<StgValue><ssdm name="select_ln890_400"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten13 = phi i13 0, void, i13 %select_ln890_399, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i8 0, void, i8 %select_ln890_398, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:5 %c6_V = phi i4 0, void, i4 %select_ln890_397, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:6 %c7_V = phi i4 0, void, i4 %add_ln691_311, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:5 %xor_ln6242 = xor i1 %icmp_ln890_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln6242"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split201:8 %icmp_ln890101 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890101"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:9 %and_ln6242_1 = and i1 %icmp_ln890101, i1 %xor_ln6242

]]></Node>
<StgValue><ssdm name="and_ln6242_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split201:10 %icmp_ln890_280 = icmp_eq  i8 %indvar_flatten, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_280"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:11 %and_ln6242_2 = and i1 %icmp_ln890_280, i1 %xor_ln6242

]]></Node>
<StgValue><ssdm name="and_ln6242_2"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split201:12 %icmp_ln890_281 = icmp_eq  i13 %indvar_flatten13, i13 2048

]]></Node>
<StgValue><ssdm name="icmp_ln890_281"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:13 %and_ln6242_3 = and i1 %icmp_ln890_281, i1 %xor_ln6242

]]></Node>
<StgValue><ssdm name="and_ln6242_3"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:15 %or_ln6243 = or i1 %and_ln6242_3, i1 %icmp_ln890_279

]]></Node>
<StgValue><ssdm name="or_ln6243"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:18 %xor_ln6243 = xor i1 %icmp_ln890_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln6243"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:19 %or_ln6243_2 = or i1 %icmp_ln890_279, i1 %xor_ln6243

]]></Node>
<StgValue><ssdm name="or_ln6243_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:21 %and_ln6243_1 = and i1 %and_ln6242_1, i1 %or_ln6243_2

]]></Node>
<StgValue><ssdm name="and_ln6243_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:22 %and_ln6243_2 = and i1 %and_ln6242_2, i1 %or_ln6243_2

]]></Node>
<StgValue><ssdm name="and_ln6243_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:25 %or_ln6244 = or i1 %and_ln6243_2, i1 %and_ln6242_3

]]></Node>
<StgValue><ssdm name="or_ln6244"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:26 %or_ln6244_1 = or i1 %or_ln6244, i1 %icmp_ln890_279

]]></Node>
<StgValue><ssdm name="or_ln6244_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:27 %select_ln6244 = select i1 %or_ln6244_1, i4 0, i4 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln6244"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:32 %xor_ln6244 = xor i1 %and_ln6243_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln6244"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:33 %and_ln6244 = and i1 %and_ln6243_1, i1 %xor_ln6244

]]></Node>
<StgValue><ssdm name="and_ln6244"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split201:35 %add_ln691_310 = add i4 %select_ln6244, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_310"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:37 %or_ln890 = or i1 %and_ln6244, i1 %and_ln6243_2

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:38 %or_ln890_80 = or i1 %or_ln890, i1 %or_ln6243

]]></Node>
<StgValue><ssdm name="or_ln890_80"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:39 %select_ln890_396 = select i1 %or_ln890_80, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln890_396"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:40 %select_ln890_397 = select i1 %and_ln6244, i4 %add_ln691_310, i4 %select_ln6244

]]></Node>
<StgValue><ssdm name="select_ln890_397"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
.split201:42 %empty = trunc i4 %select_ln890_396

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:117 %mul_ln6285 = mul i16 %v2_V, i16 %v2_V_9650

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:118 %mul_ln6285_1 = mul i16 %v2_V_9620, i16 %v2_V_9651

]]></Node>
<StgValue><ssdm name="mul_ln6285_1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:119 %mul_ln6285_2 = mul i16 %v2_V_9621, i16 %v2_V_9652

]]></Node>
<StgValue><ssdm name="mul_ln6285_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:120 %mul_ln6285_3 = mul i16 %v2_V_9622, i16 %v2_V_9653

]]></Node>
<StgValue><ssdm name="mul_ln6285_3"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:121 %mul_ln6285_4 = mul i16 %v2_V_9623, i16 %v2_V_9654

]]></Node>
<StgValue><ssdm name="mul_ln6285_4"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:122 %mul_ln6285_5 = mul i16 %v2_V_9624, i16 %v2_V_9655

]]></Node>
<StgValue><ssdm name="mul_ln6285_5"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:123 %mul_ln6285_6 = mul i16 %v2_V_9625, i16 %v2_V_9656

]]></Node>
<StgValue><ssdm name="mul_ln6285_6"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:124 %mul_ln6285_7 = mul i16 %v2_V_9626, i16 %v2_V_9657

]]></Node>
<StgValue><ssdm name="mul_ln6285_7"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:125 %mul_ln6285_8 = mul i16 %v2_V_9627, i16 %v2_V_9658

]]></Node>
<StgValue><ssdm name="mul_ln6285_8"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:126 %mul_ln6285_9 = mul i16 %v2_V_9628, i16 %v2_V_9659

]]></Node>
<StgValue><ssdm name="mul_ln6285_9"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:127 %mul_ln6285_10 = mul i16 %v2_V_9629, i16 %v2_V_9660

]]></Node>
<StgValue><ssdm name="mul_ln6285_10"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:128 %mul_ln6285_11 = mul i16 %v2_V_9630, i16 %v2_V_9661

]]></Node>
<StgValue><ssdm name="mul_ln6285_11"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:129 %mul_ln6285_12 = mul i16 %v2_V_9631, i16 %v2_V_9662

]]></Node>
<StgValue><ssdm name="mul_ln6285_12"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:130 %mul_ln6285_13 = mul i16 %v2_V_9632, i16 %v2_V_9663

]]></Node>
<StgValue><ssdm name="mul_ln6285_13"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:131 %mul_ln6285_14 = mul i16 %v2_V_9633, i16 %v2_V_9664

]]></Node>
<StgValue><ssdm name="mul_ln6285_14"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:132 %mul_ln6285_15 = mul i16 %v2_V_9634, i16 %v2_V_9665

]]></Node>
<StgValue><ssdm name="mul_ln6285_15"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:133 %mul_ln6285_16 = mul i16 %v2_V_9635, i16 %v2_V_9666

]]></Node>
<StgValue><ssdm name="mul_ln6285_16"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:134 %mul_ln6285_17 = mul i16 %v2_V_9636, i16 %v2_V_9667

]]></Node>
<StgValue><ssdm name="mul_ln6285_17"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:135 %mul_ln6285_18 = mul i16 %v2_V_9637, i16 %v2_V_9668

]]></Node>
<StgValue><ssdm name="mul_ln6285_18"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:136 %mul_ln6285_19 = mul i16 %v2_V_9638, i16 %v2_V_9669

]]></Node>
<StgValue><ssdm name="mul_ln6285_19"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:137 %mul_ln6285_20 = mul i16 %v2_V_9639, i16 %v2_V_9670

]]></Node>
<StgValue><ssdm name="mul_ln6285_20"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:138 %mul_ln6285_21 = mul i16 %v2_V_9640, i16 %v2_V_9671

]]></Node>
<StgValue><ssdm name="mul_ln6285_21"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:139 %mul_ln6285_22 = mul i16 %v2_V_9641, i16 %v2_V_9672

]]></Node>
<StgValue><ssdm name="mul_ln6285_22"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:140 %mul_ln6285_23 = mul i16 %v2_V_9642, i16 %v2_V_9673

]]></Node>
<StgValue><ssdm name="mul_ln6285_23"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:141 %mul_ln6285_24 = mul i16 %v2_V_9643, i16 %v2_V_9674

]]></Node>
<StgValue><ssdm name="mul_ln6285_24"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:142 %mul_ln6285_25 = mul i16 %v2_V_9644, i16 %v2_V_9675

]]></Node>
<StgValue><ssdm name="mul_ln6285_25"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:143 %mul_ln6285_26 = mul i16 %v2_V_9645, i16 %v2_V_9676

]]></Node>
<StgValue><ssdm name="mul_ln6285_26"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:144 %mul_ln6285_27 = mul i16 %v2_V_9646, i16 %v2_V_9677

]]></Node>
<StgValue><ssdm name="mul_ln6285_27"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:145 %mul_ln6285_28 = mul i16 %v2_V_9647, i16 %v2_V_9678

]]></Node>
<StgValue><ssdm name="mul_ln6285_28"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:146 %mul_ln6285_29 = mul i16 %v2_V_9648, i16 %v2_V_9679

]]></Node>
<StgValue><ssdm name="mul_ln6285_29"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:147 %mul_ln6285_30 = mul i16 %v2_V_9649, i16 %v2_V_9680

]]></Node>
<StgValue><ssdm name="mul_ln6285_30"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:148 %mul_ln6285_31 = mul i16 %v1_V, i16 %v1_V_80

]]></Node>
<StgValue><ssdm name="mul_ln6285_31"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:149 %add_ln6285 = add i16 %mul_ln6285_29, i16 %mul_ln6285_30

]]></Node>
<StgValue><ssdm name="add_ln6285"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:150 %add_ln6285_1 = add i16 %mul_ln6285_28, i16 %mul_ln6285_27

]]></Node>
<StgValue><ssdm name="add_ln6285_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:152 %add_ln6285_3 = add i16 %mul_ln6285_24, i16 %mul_ln6285_23

]]></Node>
<StgValue><ssdm name="add_ln6285_3"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:153 %add_ln6285_4 = add i16 %mul_ln6285_26, i16 %mul_ln6285_25

]]></Node>
<StgValue><ssdm name="add_ln6285_4"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:156 %add_ln6285_7 = add i16 %mul_ln6285_16, i16 %mul_ln6285_15

]]></Node>
<StgValue><ssdm name="add_ln6285_7"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:157 %add_ln6285_8 = add i16 %mul_ln6285_18, i16 %mul_ln6285_17

]]></Node>
<StgValue><ssdm name="add_ln6285_8"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:159 %add_ln6285_10 = add i16 %mul_ln6285_20, i16 %mul_ln6285_19

]]></Node>
<StgValue><ssdm name="add_ln6285_10"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:160 %add_ln6285_11 = add i16 %mul_ln6285_22, i16 %mul_ln6285_21

]]></Node>
<StgValue><ssdm name="add_ln6285_11"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:165 %add_ln6285_16 = add i16 %mul_ln6285_2, i16 %mul_ln6285_1

]]></Node>
<StgValue><ssdm name="add_ln6285_16"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:167 %add_ln6285_18 = add i16 %mul_ln6285_4, i16 %mul_ln6285_3

]]></Node>
<StgValue><ssdm name="add_ln6285_18"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:168 %add_ln6285_19 = add i16 %mul_ln6285_6, i16 %mul_ln6285_5

]]></Node>
<StgValue><ssdm name="add_ln6285_19"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:171 %add_ln6285_22 = add i16 %mul_ln6285_8, i16 %mul_ln6285_7

]]></Node>
<StgValue><ssdm name="add_ln6285_22"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:172 %add_ln6285_23 = add i16 %mul_ln6285_10, i16 %mul_ln6285_9

]]></Node>
<StgValue><ssdm name="add_ln6285_23"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:174 %add_ln6285_25 = add i16 %mul_ln6285_12, i16 %mul_ln6285_11

]]></Node>
<StgValue><ssdm name="add_ln6285_25"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:175 %add_ln6285_26 = add i16 %mul_ln6285_13, i16 %mul_ln6285_31

]]></Node>
<StgValue><ssdm name="add_ln6285_26"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge1:2 %add_ln691_311 = add i4 %select_ln890_396, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_311"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:3 %add_ln890 = add i8 %indvar_flatten, i8 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1:4 %select_ln890_398 = select i1 %or_ln6244_1, i8 1, i8 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_398"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1:5 %add_ln890_238 = add i13 %indvar_flatten13, i13 1

]]></Node>
<StgValue><ssdm name="add_ln890_238"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge1:6 %select_ln890_399 = select i1 %or_ln6243, i13 1, i13 %add_ln890_238

]]></Node>
<StgValue><ssdm name="select_ln890_399"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %c2_V = phi i6 0, void, i6 %select_ln890, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:3 %cmp_i_i135998 = icmp_eq  i6 %c2_V, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i135998"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:6 %cmp_i_i97 = icmp_eq  i6 %c2_V, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i97"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:7 %and_ln6242 = and i1 %cmp_i_i97, i1 %xor_ln6242

]]></Node>
<StgValue><ssdm name="and_ln6242"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split201:16 %select_ln6243 = select i1 %or_ln6243, i6 0, i6 %c2_V

]]></Node>
<StgValue><ssdm name="select_ln6243"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:20 %and_ln6243 = and i1 %and_ln6242, i1 %or_ln6243_2

]]></Node>
<StgValue><ssdm name="and_ln6243"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:23 %add_ln691 = add i6 %select_ln6243, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:28 %cmp_i_i1359_mid1 = icmp_eq  i6 %add_ln691, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1359_mid1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:30 %cmp_i_i_mid1 = icmp_eq  i6 %add_ln691, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i_mid1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split201:31 %select_ln6244_2 = select i1 %and_ln6243_2, i1 %cmp_i_i_mid1, i1 %and_ln6243

]]></Node>
<StgValue><ssdm name="select_ln6244_2"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split201:34 %select_ln890 = select i1 %and_ln6243_2, i6 %add_ln691, i6 %select_ln6243

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="4">
<![CDATA[
.split201:41 %zext_ln890 = zext i4 %select_ln890_397

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split201:43 %tmp_133_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:44 %empty_2952 = add i6 %tmp_133_cast, i6 %zext_ln890

]]></Node>
<StgValue><ssdm name="empty_2952"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
.split201:45 %p_cast = zext i6 %empty_2952

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split201:46 %local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_C_addr"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="6">
<![CDATA[
.split201:115 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:117 %mul_ln6285 = mul i16 %v2_V, i16 %v2_V_9650

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:131 %mul_ln6285_14 = mul i16 %v2_V_9633, i16 %v2_V_9664

]]></Node>
<StgValue><ssdm name="mul_ln6285_14"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:149 %add_ln6285 = add i16 %mul_ln6285_29, i16 %mul_ln6285_30

]]></Node>
<StgValue><ssdm name="add_ln6285"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:150 %add_ln6285_1 = add i16 %mul_ln6285_28, i16 %mul_ln6285_27

]]></Node>
<StgValue><ssdm name="add_ln6285_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:151 %add_ln6285_2 = add i16 %add_ln6285_1, i16 %add_ln6285

]]></Node>
<StgValue><ssdm name="add_ln6285_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:152 %add_ln6285_3 = add i16 %mul_ln6285_24, i16 %mul_ln6285_23

]]></Node>
<StgValue><ssdm name="add_ln6285_3"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:153 %add_ln6285_4 = add i16 %mul_ln6285_26, i16 %mul_ln6285_25

]]></Node>
<StgValue><ssdm name="add_ln6285_4"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:154 %add_ln6285_5 = add i16 %add_ln6285_4, i16 %add_ln6285_3

]]></Node>
<StgValue><ssdm name="add_ln6285_5"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:155 %add_ln6285_6 = add i16 %add_ln6285_5, i16 %add_ln6285_2

]]></Node>
<StgValue><ssdm name="add_ln6285_6"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:156 %add_ln6285_7 = add i16 %mul_ln6285_16, i16 %mul_ln6285_15

]]></Node>
<StgValue><ssdm name="add_ln6285_7"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:157 %add_ln6285_8 = add i16 %mul_ln6285_18, i16 %mul_ln6285_17

]]></Node>
<StgValue><ssdm name="add_ln6285_8"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:158 %add_ln6285_9 = add i16 %add_ln6285_8, i16 %add_ln6285_7

]]></Node>
<StgValue><ssdm name="add_ln6285_9"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:159 %add_ln6285_10 = add i16 %mul_ln6285_20, i16 %mul_ln6285_19

]]></Node>
<StgValue><ssdm name="add_ln6285_10"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:160 %add_ln6285_11 = add i16 %mul_ln6285_22, i16 %mul_ln6285_21

]]></Node>
<StgValue><ssdm name="add_ln6285_11"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:161 %add_ln6285_12 = add i16 %add_ln6285_11, i16 %add_ln6285_10

]]></Node>
<StgValue><ssdm name="add_ln6285_12"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:162 %add_ln6285_13 = add i16 %add_ln6285_12, i16 %add_ln6285_9

]]></Node>
<StgValue><ssdm name="add_ln6285_13"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:165 %add_ln6285_16 = add i16 %mul_ln6285_2, i16 %mul_ln6285_1

]]></Node>
<StgValue><ssdm name="add_ln6285_16"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:167 %add_ln6285_18 = add i16 %mul_ln6285_4, i16 %mul_ln6285_3

]]></Node>
<StgValue><ssdm name="add_ln6285_18"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:168 %add_ln6285_19 = add i16 %mul_ln6285_6, i16 %mul_ln6285_5

]]></Node>
<StgValue><ssdm name="add_ln6285_19"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:169 %add_ln6285_20 = add i16 %add_ln6285_19, i16 %add_ln6285_18

]]></Node>
<StgValue><ssdm name="add_ln6285_20"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:171 %add_ln6285_22 = add i16 %mul_ln6285_8, i16 %mul_ln6285_7

]]></Node>
<StgValue><ssdm name="add_ln6285_22"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:172 %add_ln6285_23 = add i16 %mul_ln6285_10, i16 %mul_ln6285_9

]]></Node>
<StgValue><ssdm name="add_ln6285_23"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:174 %add_ln6285_25 = add i16 %mul_ln6285_12, i16 %mul_ln6285_11

]]></Node>
<StgValue><ssdm name="add_ln6285_25"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:175 %add_ln6285_26 = add i16 %mul_ln6285_13, i16 %mul_ln6285_31

]]></Node>
<StgValue><ssdm name="add_ln6285_26"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:176 %add_ln6285_27 = add i16 %add_ln6285_26, i16 %mul_ln6285_14

]]></Node>
<StgValue><ssdm name="add_ln6285_27"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split201:182 %br_ln6288 = br i1 %select_ln6244_2, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln6288"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="300" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:4 %or_ln6242 = or i1 %icmp_ln890_279, i1 %cmp_i_i135998

]]></Node>
<StgValue><ssdm name="or_ln6242"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln6243_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:17 %or_ln6243_1 = or i1 %and_ln6242_3, i1 %or_ln6242

]]></Node>
<StgValue><ssdm name="or_ln6243_1"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split201:29 %select_ln6244_1 = select i1 %and_ln6243_2, i1 %cmp_i_i1359_mid1, i1 %or_ln6243_1

]]></Node>
<StgValue><ssdm name="select_ln6244_1"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="6">
<![CDATA[
.split201:115 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split201:116 %select_ln6280 = select i1 %select_ln6244_1, i16 0, i16 %local_C_load

]]></Node>
<StgValue><ssdm name="select_ln6280"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:117 %mul_ln6285 = mul i16 %v2_V, i16 %v2_V_9650

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:164 %add_ln6285_15 = add i16 %select_ln6280, i16 %mul_ln6285

]]></Node>
<StgValue><ssdm name="add_ln6285_15"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:173 %add_ln6285_24 = add i16 %add_ln6285_23, i16 %add_ln6285_22

]]></Node>
<StgValue><ssdm name="add_ln6285_24"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:176 %add_ln6285_27 = add i16 %add_ln6285_26, i16 %mul_ln6285_14

]]></Node>
<StgValue><ssdm name="add_ln6285_27"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:177 %add_ln6285_28 = add i16 %add_ln6285_27, i16 %add_ln6285_25

]]></Node>
<StgValue><ssdm name="add_ln6285_28"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:178 %add_ln6285_29 = add i16 %add_ln6285_28, i16 %add_ln6285_24

]]></Node>
<StgValue><ssdm name="add_ln6285_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="311" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:164 %add_ln6285_15 = add i16 %select_ln6280, i16 %mul_ln6285

]]></Node>
<StgValue><ssdm name="add_ln6285_15"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:166 %add_ln6285_17 = add i16 %add_ln6285_16, i16 %add_ln6285_15

]]></Node>
<StgValue><ssdm name="add_ln6285_17"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:170 %add_ln6285_21 = add i16 %add_ln6285_20, i16 %add_ln6285_17

]]></Node>
<StgValue><ssdm name="add_ln6285_21"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:179 %add_ln6285_30 = add i16 %add_ln6285_29, i16 %add_ln6285_21

]]></Node>
<StgValue><ssdm name="add_ln6285_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split201:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 524288, i64 524288, i64 524288

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_2_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:36 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split201:47 %specpipeline_ln6295 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_503

]]></Node>
<StgValue><ssdm name="specpipeline_ln6295"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:48 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_668

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:163 %add_ln6285_14 = add i16 %add_ln6285_13, i16 %add_ln6285_6

]]></Node>
<StgValue><ssdm name="add_ln6285_14"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split201:180 %add_ln6285_31 = add i16 %add_ln6285_30, i16 %add_ln6285_14

]]></Node>
<StgValue><ssdm name="add_ln6285_31"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split201:181 %store_ln6282 = store i16 %add_ln6285_31, i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="store_ln6282"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6244_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_3_0_x0167, i16 %add_ln6285_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6244_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln6289 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln6289"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0">
<![CDATA[
:0 %ret_ln6376 = ret

]]></Node>
<StgValue><ssdm name="ret_ln6376"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
