Mohammad Abdel-Majeed , Murali Annavaram, Warped register file: A power efficient register file for GPGPUs, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.412-423, February 23-27, 2013[doi>10.1109/HPCA.2013.6522337]
A. Bakhoda, G. L. Yuan, W. W. L. Fung, and others. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]
Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]
Mark Gebhart , Stephen W. Keckler , William J. Dally, A compile-time managed multi-level register file hierarchy, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155675]
R. Gonzalez and M. Horowitz. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 9, 1277--1284.
Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]
Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]
T. Kawahara, R. Takemura, K. Miura, and others. 2008. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. IEEE J. Solid-State Circuits 43, 1, 109--120.
Samuel Liu, John Erik Lindholm, Ming Y. Siu, BrettWCoon, and Stuart F. Oberman. 2010. Operand collector architecture. US Patent 7,834,881.
N. Brookwood. 2010. AMD Fusion. Family of APUs: Enabling superior, immersive PC Experience. AMD White Paper.
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
NVIDIA. 2010. Geforce GTX 480. http://www.geforce.com/hardware/desktop-gpus.
NVIDIA. 2012. Geforce GTX 680. http://www.geforce.com/hardware/desktop-gpus.
NVIDIA Corporation. 2009. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. (2009). Nvidia White Paper.
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Guangyu Sun, Xiangyu Dong, Yuan Xie, and others. 2009. A Novel 3D Stacked MRAM Cache Architecture for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
K. Tsuchida, T. Inaba, K. Fujita, et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 258--259.
Wei Xu , Hongbin Sun , Xiaobin Wang , Yiran Chen , Tong Zhang, Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.3, p.483-493, March 2011[doi>10.1109/TVLSI.2009.2035509]
Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000094]
