
AUGHMI_I2C_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004348  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000654  080044e8  080044e8  000054e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b3c  08004b3c  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004b3c  08004b3c  00005b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b44  08004b44  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b44  08004b44  00005b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004b4c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001418  2000005c  08004ba8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001474  08004ba8  00006474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6d9  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb7  00000000  00000000  00012765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  00014620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085a  00000000  00000000  000150e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162fc  00000000  00000000  0001593a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e849  00000000  00000000  0002bc36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008843f  00000000  00000000  0003a47f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c28be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031e0  00000000  00000000  000c2904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000c5ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080044d0 	.word	0x080044d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	080044d0 	.word	0x080044d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fd8a 	bl	800109c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f828 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f8ea 	bl	8000764 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f8be 	bl	8000710 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000594:	f000 f88e 	bl	80006b4 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      HAL_UART_Receive(&huart2, (uint8_t *)uart_rx_buffer, sizeof(uart_rx_buffer), HAL_MAX_DELAY);
 8000598:	f04f 33ff 	mov.w	r3, #4294967295
 800059c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005a0:	490a      	ldr	r1, [pc, #40]	@ (80005cc <main+0x4c>)
 80005a2:	480b      	ldr	r0, [pc, #44]	@ (80005d0 <main+0x50>)
 80005a4:	f002 fb00 	bl	8002ba8 <HAL_UART_Receive>

	      ProcessUARTData(uart_rx_buffer);
 80005a8:	4808      	ldr	r0, [pc, #32]	@ (80005cc <main+0x4c>)
 80005aa:	f000 f9c5 	bl	8000938 <ProcessUARTData>

	      DisplayOLED(category_data[current_info_index]);
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <main+0x54>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	025b      	lsls	r3, r3, #9
 80005b4:	4a08      	ldr	r2, [pc, #32]	@ (80005d8 <main+0x58>)
 80005b6:	4413      	add	r3, r2
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 f959 	bl	8000870 <DisplayOLED>

	      HAL_Delay(500);
 80005be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005c2:	f000 fddd 	bl	8001180 <HAL_Delay>
  {
 80005c6:	bf00      	nop
 80005c8:	e7e6      	b.n	8000598 <main+0x18>
 80005ca:	bf00      	nop
 80005cc:	20000114 	.word	0x20000114
 80005d0:	200000cc 	.word	0x200000cc
 80005d4:	20000f14 	.word	0x20000f14
 80005d8:	20000514 	.word	0x20000514

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	@ 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	@ 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 fad4 	bl	8003b98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <SystemClock_Config+0xd0>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000608:	4a28      	ldr	r2, [pc, #160]	@ (80006ac <SystemClock_Config+0xd0>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000610:	4b26      	ldr	r3, [pc, #152]	@ (80006ac <SystemClock_Config+0xd0>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b23      	ldr	r3, [pc, #140]	@ (80006b0 <SystemClock_Config+0xd4>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000628:	4a21      	ldr	r2, [pc, #132]	@ (80006b0 <SystemClock_Config+0xd4>)
 800062a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800062e:	6013      	str	r3, [r2, #0]
 8000630:	4b1f      	ldr	r3, [pc, #124]	@ (80006b0 <SystemClock_Config+0xd4>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	2302      	movs	r3, #2
 800064a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064c:	2300      	movs	r3, #0
 800064e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000650:	2310      	movs	r3, #16
 8000652:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000654:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800065a:	2304      	movs	r3, #4
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800065e:	2307      	movs	r3, #7
 8000660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fdb6 	bl	80021d8 <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000672:	f000 fa07 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f002 f818 	bl	80026c8 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800069e:	f000 f9f1 	bl	8000a84 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	@ 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b8:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006ba:	4a13      	ldr	r2, [pc, #76]	@ (8000708 <MX_I2C1_Init+0x54>)
 80006bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006c0:	4a12      	ldr	r2, [pc, #72]	@ (800070c <MX_I2C1_Init+0x58>)
 80006c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006de:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006f2:	f001 f8c3 	bl	800187c <HAL_I2C_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006fc:	f000 f9c2 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000078 	.word	0x20000078
 8000708:	40005400 	.word	0x40005400
 800070c:	00061a80 	.word	0x00061a80

08000710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <MX_USART2_UART_Init+0x50>)
 8000718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800071a:	4b10      	ldr	r3, [pc, #64]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800072e:	4b0b      	ldr	r3, [pc, #44]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000746:	4805      	ldr	r0, [pc, #20]	@ (800075c <MX_USART2_UART_Init+0x4c>)
 8000748:	f002 f9de 	bl	8002b08 <HAL_UART_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000752:	f000 f997 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000cc 	.word	0x200000cc
 8000760:	40004400 	.word	0x40004400

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08a      	sub	sp, #40	@ 0x28
 8000768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	4b38      	ldr	r3, [pc, #224]	@ (8000860 <MX_GPIO_Init+0xfc>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a37      	ldr	r2, [pc, #220]	@ (8000860 <MX_GPIO_Init+0xfc>)
 8000784:	f043 0304 	orr.w	r3, r3, #4
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b35      	ldr	r3, [pc, #212]	@ (8000860 <MX_GPIO_Init+0xfc>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0304 	and.w	r3, r3, #4
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	4b31      	ldr	r3, [pc, #196]	@ (8000860 <MX_GPIO_Init+0xfc>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a30      	ldr	r2, [pc, #192]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b2e      	ldr	r3, [pc, #184]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	4b2a      	ldr	r3, [pc, #168]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a29      	ldr	r2, [pc, #164]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b27      	ldr	r3, [pc, #156]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a22      	ldr	r2, [pc, #136]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007d8:	f043 0302 	orr.w	r3, r3, #2
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b20      	ldr	r3, [pc, #128]	@ (8000860 <MX_GPIO_Init+0xfc>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0302 	and.w	r3, r3, #2
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2120      	movs	r1, #32
 80007ee:	481d      	ldr	r0, [pc, #116]	@ (8000864 <MX_GPIO_Init+0x100>)
 80007f0:	f001 f812 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007fa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80007fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4619      	mov	r1, r3
 800080a:	4817      	ldr	r0, [pc, #92]	@ (8000868 <MX_GPIO_Init+0x104>)
 800080c:	f000 fe80 	bl	8001510 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000810:	2320      	movs	r3, #32
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	2301      	movs	r3, #1
 8000816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	2300      	movs	r3, #0
 800081e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4619      	mov	r1, r3
 8000826:	480f      	ldr	r0, [pc, #60]	@ (8000864 <MX_GPIO_Init+0x100>)
 8000828:	f000 fe72 	bl	8001510 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 800082c:	2320      	movs	r3, #32
 800082e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000830:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	4619      	mov	r1, r3
 8000840:	480a      	ldr	r0, [pc, #40]	@ (800086c <MX_GPIO_Init+0x108>)
 8000842:	f000 fe65 	bl	8001510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	2017      	movs	r0, #23
 800084c:	f000 fd97 	bl	800137e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000850:	2017      	movs	r0, #23
 8000852:	f000 fdb0 	bl	80013b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000856:	bf00      	nop
 8000858:	3728      	adds	r7, #40	@ 0x28
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800
 8000864:	40020000 	.word	0x40020000
 8000868:	40020800 	.word	0x40020800
 800086c:	40020400 	.word	0x40020400

08000870 <DisplayOLED>:

/* USER CODE BEGIN 4 */
void DisplayOLED(const char *data) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b090      	sub	sp, #64	@ 0x40
 8000874:	af02      	add	r7, sp, #8
 8000876:	6078      	str	r0, [r7, #4]
    ssd1306_Fill(Black);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 f93b 	bl	8000af4 <ssd1306_Fill>

    uint8_t y_pos = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    const char *line = data;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	633b      	str	r3, [r7, #48]	@ 0x30
    while (*line && y_pos < SSD1306_HEIGHT) {
 8000888:	e045      	b.n	8000916 <DisplayOLED+0xa6>
        char buffer[32];
        char *newline = strchr(line, '\n');
 800088a:	210a      	movs	r1, #10
 800088c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800088e:	f003 f98b 	bl	8003ba8 <strchr>
 8000892:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (newline) {
 8000894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000896:	2b00      	cmp	r3, #0
 8000898:	d019      	beq.n	80008ce <DisplayOLED+0x5e>
            size_t line_length = newline - line;
 800089a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800089c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (line_length > sizeof(buffer) - 1) {
 80008a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008a4:	2b1f      	cmp	r3, #31
 80008a6:	d901      	bls.n	80008ac <DisplayOLED+0x3c>
                line_length = sizeof(buffer) - 1;
 80008a8:	231f      	movs	r3, #31
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            strncpy(buffer, line, line_length);
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80008b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80008b4:	4618      	mov	r0, r3
 80008b6:	f003 f984 	bl	8003bc2 <strncpy>
            buffer[line_length] = '\0';
 80008ba:	f107 0208 	add.w	r2, r7, #8
 80008be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008c0:	4413      	add	r3, r2
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
            line = newline + 1;
 80008c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008c8:	3301      	adds	r3, #1
 80008ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80008cc:	e010      	b.n	80008f0 <DisplayOLED+0x80>
        } else {
            strncpy(buffer, line, sizeof(buffer) - 1);
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	221f      	movs	r2, #31
 80008d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80008d6:	4618      	mov	r0, r3
 80008d8:	f003 f973 	bl	8003bc2 <strncpy>
            buffer[sizeof(buffer) - 1] = '\0';
 80008dc:	2300      	movs	r3, #0
 80008de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            line += strlen(line);
 80008e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80008e4:	f7ff fc7c 	bl	80001e0 <strlen>
 80008e8:	4602      	mov	r2, r0
 80008ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008ec:	4413      	add	r3, r2
 80008ee:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        ssd1306_SetCursor(0, y_pos);
 80008f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008f4:	4619      	mov	r1, r3
 80008f6:	2000      	movs	r0, #0
 80008f8:	f000 fa46 	bl	8000d88 <ssd1306_SetCursor>
        ssd1306_WriteString(buffer, Font_6x8, White);
 80008fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000934 <DisplayOLED+0xc4>)
 80008fe:	f107 0008 	add.w	r0, r7, #8
 8000902:	2201      	movs	r2, #1
 8000904:	9200      	str	r2, [sp, #0]
 8000906:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000908:	f000 fa18 	bl	8000d3c <ssd1306_WriteString>
        y_pos += 10;
 800090c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000910:	330a      	adds	r3, #10
 8000912:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while (*line && y_pos < SSD1306_HEIGHT) {
 8000916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d003      	beq.n	8000926 <DisplayOLED+0xb6>
 800091e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000922:	2b3f      	cmp	r3, #63	@ 0x3f
 8000924:	d9b1      	bls.n	800088a <DisplayOLED+0x1a>
    }

    ssd1306_UpdateScreen();
 8000926:	f000 f8fd 	bl	8000b24 <ssd1306_UpdateScreen>
}
 800092a:	bf00      	nop
 800092c:	3738      	adds	r7, #56	@ 0x38
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	08004ae4 	.word	0x08004ae4

08000938 <ProcessUARTData>:

void ProcessUARTData(const char *data) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
    memset(category_data, 0, sizeof(category_data));
 8000940:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8000944:	2100      	movs	r1, #0
 8000946:	4826      	ldr	r0, [pc, #152]	@ (80009e0 <ProcessUARTData+0xa8>)
 8000948:	f003 f926 	bl	8003b98 <memset>

    for (int i = 0; i < 5; i++) {
 800094c:	2300      	movs	r3, #0
 800094e:	61fb      	str	r3, [r7, #28]
 8000950:	e03d      	b.n	80009ce <ProcessUARTData+0x96>
        char identifier[5];
        sprintf(identifier, "000%d", i + 1);
 8000952:	69fb      	ldr	r3, [r7, #28]
 8000954:	1c5a      	adds	r2, r3, #1
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	4922      	ldr	r1, [pc, #136]	@ (80009e4 <ProcessUARTData+0xac>)
 800095c:	4618      	mov	r0, r3
 800095e:	f003 f8e1 	bl	8003b24 <siprintf>
        char *section_start = strstr(data, identifier);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f003 f93d 	bl	8003be8 <strstr>
 800096e:	61b8      	str	r0, [r7, #24]
        char *section_end = section_start ? strstr(section_start + 5, "000") : NULL;
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d007      	beq.n	8000986 <ProcessUARTData+0x4e>
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	3305      	adds	r3, #5
 800097a:	491b      	ldr	r1, [pc, #108]	@ (80009e8 <ProcessUARTData+0xb0>)
 800097c:	4618      	mov	r0, r3
 800097e:	f003 f933 	bl	8003be8 <strstr>
 8000982:	4603      	mov	r3, r0
 8000984:	e000      	b.n	8000988 <ProcessUARTData+0x50>
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]

        if (section_start) {
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d01b      	beq.n	80009c8 <ProcessUARTData+0x90>
            section_start += 5;
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	3305      	adds	r3, #5
 8000994:	61bb      	str	r3, [r7, #24]
            if (section_end) {
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d00b      	beq.n	80009b4 <ProcessUARTData+0x7c>
                strncpy(category_data[i], section_start, section_end - section_start);
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	025b      	lsls	r3, r3, #9
 80009a0:	4a0f      	ldr	r2, [pc, #60]	@ (80009e0 <ProcessUARTData+0xa8>)
 80009a2:	1898      	adds	r0, r3, r2
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	69bb      	ldr	r3, [r7, #24]
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	461a      	mov	r2, r3
 80009ac:	69b9      	ldr	r1, [r7, #24]
 80009ae:	f003 f908 	bl	8003bc2 <strncpy>
 80009b2:	e009      	b.n	80009c8 <ProcessUARTData+0x90>
            } else {
                strncpy(category_data[i], section_start, sizeof(category_data[i]) - 1);
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	025b      	lsls	r3, r3, #9
 80009b8:	4a09      	ldr	r2, [pc, #36]	@ (80009e0 <ProcessUARTData+0xa8>)
 80009ba:	4413      	add	r3, r2
 80009bc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80009c0:	69b9      	ldr	r1, [r7, #24]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f003 f8fd 	bl	8003bc2 <strncpy>
    for (int i = 0; i < 5; i++) {
 80009c8:	69fb      	ldr	r3, [r7, #28]
 80009ca:	3301      	adds	r3, #1
 80009cc:	61fb      	str	r3, [r7, #28]
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	2b04      	cmp	r3, #4
 80009d2:	ddbe      	ble.n	8000952 <ProcessUARTData+0x1a>
            }
        }
    }
}
 80009d4:	bf00      	nop
 80009d6:	bf00      	nop
 80009d8:	3720      	adds	r7, #32
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000514 	.word	0x20000514
 80009e4:	080044e8 	.word	0x080044e8
 80009e8:	080044f0 	.word	0x080044f0

080009ec <HAL_GPIO_EXTI_Callback>:

// Gombkezel√©s
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_5) { // PB5 Button
 80009f6:	88fb      	ldrh	r3, [r7, #6]
 80009f8:	2b20      	cmp	r3, #32
 80009fa:	d137      	bne.n	8000a6c <HAL_GPIO_EXTI_Callback+0x80>
        uint32_t current_time = HAL_GetTick();
 80009fc:	f000 fbb4 	bl	8001168 <HAL_GetTick>
 8000a00:	60f8      	str	r0, [r7, #12]

        if (current_time - last_press_time > DEBOUNCE_DELAY) {
 8000a02:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <HAL_GPIO_EXTI_Callback+0x88>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	2b32      	cmp	r3, #50	@ 0x32
 8000a0c:	d92e      	bls.n	8000a6c <HAL_GPIO_EXTI_Callback+0x80>
            if (current_time - last_press_time < DOUBLE_PRESS_DELAY) {
 8000a0e:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <HAL_GPIO_EXTI_Callback+0x88>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a1a:	d20c      	bcs.n	8000a36 <HAL_GPIO_EXTI_Callback+0x4a>
                current_info_index = (current_info_index == 0) ? 5 : current_info_index - 1;
 8000a1c:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d004      	beq.n	8000a2e <HAL_GPIO_EXTI_Callback+0x42>
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	e000      	b.n	8000a30 <HAL_GPIO_EXTI_Callback+0x44>
 8000a2e:	2305      	movs	r3, #5
 8000a30:	4a11      	ldr	r2, [pc, #68]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a32:	7013      	strb	r3, [r2, #0]
 8000a34:	e00f      	b.n	8000a56 <HAL_GPIO_EXTI_Callback+0x6a>
            } else {
                current_info_index = (current_info_index + 1) % 5;
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	1c5a      	adds	r2, r3, #1
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <HAL_GPIO_EXTI_Callback+0x90>)
 8000a3e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a42:	1059      	asrs	r1, r3, #1
 8000a44:	17d3      	asrs	r3, r2, #31
 8000a46:	1ac9      	subs	r1, r1, r3
 8000a48:	460b      	mov	r3, r1
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	440b      	add	r3, r1
 8000a4e:	1ad1      	subs	r1, r2, r3
 8000a50:	b2ca      	uxtb	r2, r1
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a54:	701a      	strb	r2, [r3, #0]
            }
            last_press_time = current_time;
 8000a56:	4a07      	ldr	r2, [pc, #28]	@ (8000a74 <HAL_GPIO_EXTI_Callback+0x88>)
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	6013      	str	r3, [r2, #0]

            DisplayOLED(category_data[current_info_index]);
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	025b      	lsls	r3, r3, #9
 8000a62:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <HAL_GPIO_EXTI_Callback+0x94>)
 8000a64:	4413      	add	r3, r2
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff ff02 	bl	8000870 <DisplayOLED>
        }
    }
}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000f18 	.word	0x20000f18
 8000a78:	20000f14 	.word	0x20000f14
 8000a7c:	66666667 	.word	0x66666667
 8000a80:	20000514 	.word	0x20000514

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <Error_Handler+0x8>

08000a90 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af04      	add	r7, sp, #16
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9e:	9302      	str	r3, [sp, #8]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	1dfb      	adds	r3, r7, #7
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2178      	movs	r1, #120	@ 0x78
 8000aae:	4803      	ldr	r0, [pc, #12]	@ (8000abc <ssd1306_WriteCommand+0x2c>)
 8000ab0:	f001 f828 	bl	8001b04 <HAL_I2C_Mem_Write>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20000078 	.word	0x20000078

08000ac0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af04      	add	r7, sp, #16
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad2:	9202      	str	r2, [sp, #8]
 8000ad4:	9301      	str	r3, [sp, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	2301      	movs	r3, #1
 8000adc:	2240      	movs	r2, #64	@ 0x40
 8000ade:	2178      	movs	r1, #120	@ 0x78
 8000ae0:	4803      	ldr	r0, [pc, #12]	@ (8000af0 <ssd1306_WriteData+0x30>)
 8000ae2:	f001 f80f 	bl	8001b04 <HAL_I2C_Mem_Write>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000078 	.word	0x20000078

08000af4 <ssd1306_Fill>:
    
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d101      	bne.n	8000b08 <ssd1306_Fill+0x14>
 8000b04:	2300      	movs	r3, #0
 8000b06:	e000      	b.n	8000b0a <ssd1306_Fill+0x16>
 8000b08:	23ff      	movs	r3, #255	@ 0xff
 8000b0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4803      	ldr	r0, [pc, #12]	@ (8000b20 <ssd1306_Fill+0x2c>)
 8000b12:	f003 f841 	bl	8003b98 <memset>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000f1c 	.word	0x20000f1c

08000b24 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71fb      	strb	r3, [r7, #7]
 8000b2e:	e016      	b.n	8000b5e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	3b50      	subs	r3, #80	@ 0x50
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ffaa 	bl	8000a90 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f7ff ffa7 	bl	8000a90 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000b42:	2010      	movs	r0, #16
 8000b44:	f7ff ffa4 	bl	8000a90 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	01db      	lsls	r3, r3, #7
 8000b4c:	4a08      	ldr	r2, [pc, #32]	@ (8000b70 <ssd1306_UpdateScreen+0x4c>)
 8000b4e:	4413      	add	r3, r2
 8000b50:	2180      	movs	r1, #128	@ 0x80
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ffb4 	bl	8000ac0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	71fb      	strb	r3, [r7, #7]
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	2b07      	cmp	r3, #7
 8000b62:	d9e5      	bls.n	8000b30 <ssd1306_UpdateScreen+0xc>
    }
}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000f1c 	.word	0x20000f1c

08000b74 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
 8000b7e:	460b      	mov	r3, r1
 8000b80:	71bb      	strb	r3, [r7, #6]
 8000b82:	4613      	mov	r3, r2
 8000b84:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	db3d      	blt.n	8000c0a <ssd1306_DrawPixel+0x96>
 8000b8e:	79bb      	ldrb	r3, [r7, #6]
 8000b90:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b92:	d83a      	bhi.n	8000c0a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000b94:	797b      	ldrb	r3, [r7, #5]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d11a      	bne.n	8000bd0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000b9a:	79fa      	ldrb	r2, [r7, #7]
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	08db      	lsrs	r3, r3, #3
 8000ba0:	b2d8      	uxtb	r0, r3
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	01db      	lsls	r3, r3, #7
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c18 <ssd1306_DrawPixel+0xa4>)
 8000baa:	5cd3      	ldrb	r3, [r2, r3]
 8000bac:	b25a      	sxtb	r2, r3
 8000bae:	79bb      	ldrb	r3, [r7, #6]
 8000bb0:	f003 0307 	and.w	r3, r3, #7
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	b259      	sxtb	r1, r3
 8000bc0:	79fa      	ldrb	r2, [r7, #7]
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	01db      	lsls	r3, r3, #7
 8000bc6:	4413      	add	r3, r2
 8000bc8:	b2c9      	uxtb	r1, r1
 8000bca:	4a13      	ldr	r2, [pc, #76]	@ (8000c18 <ssd1306_DrawPixel+0xa4>)
 8000bcc:	54d1      	strb	r1, [r2, r3]
 8000bce:	e01d      	b.n	8000c0c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000bd0:	79fa      	ldrb	r2, [r7, #7]
 8000bd2:	79bb      	ldrb	r3, [r7, #6]
 8000bd4:	08db      	lsrs	r3, r3, #3
 8000bd6:	b2d8      	uxtb	r0, r3
 8000bd8:	4603      	mov	r3, r0
 8000bda:	01db      	lsls	r3, r3, #7
 8000bdc:	4413      	add	r3, r2
 8000bde:	4a0e      	ldr	r2, [pc, #56]	@ (8000c18 <ssd1306_DrawPixel+0xa4>)
 8000be0:	5cd3      	ldrb	r3, [r2, r3]
 8000be2:	b25a      	sxtb	r2, r3
 8000be4:	79bb      	ldrb	r3, [r7, #6]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	2101      	movs	r1, #1
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	b25b      	sxtb	r3, r3
 8000bf2:	43db      	mvns	r3, r3
 8000bf4:	b25b      	sxtb	r3, r3
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	b259      	sxtb	r1, r3
 8000bfa:	79fa      	ldrb	r2, [r7, #7]
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	01db      	lsls	r3, r3, #7
 8000c00:	4413      	add	r3, r2
 8000c02:	b2c9      	uxtb	r1, r1
 8000c04:	4a04      	ldr	r2, [pc, #16]	@ (8000c18 <ssd1306_DrawPixel+0xa4>)
 8000c06:	54d1      	strb	r1, [r2, r3]
 8000c08:	e000      	b.n	8000c0c <ssd1306_DrawPixel+0x98>
        return;
 8000c0a:	bf00      	nop
    }
}
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	20000f1c 	.word	0x20000f1c

08000c1c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b089      	sub	sp, #36	@ 0x24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4604      	mov	r4, r0
 8000c24:	4638      	mov	r0, r7
 8000c26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000c2a:	4623      	mov	r3, r4
 8000c2c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000c2e:	7bfb      	ldrb	r3, [r7, #15]
 8000c30:	2b1f      	cmp	r3, #31
 8000c32:	d902      	bls.n	8000c3a <ssd1306_WriteChar+0x1e>
 8000c34:	7bfb      	ldrb	r3, [r7, #15]
 8000c36:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c38:	d901      	bls.n	8000c3e <ssd1306_WriteChar+0x22>
        return 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	e077      	b.n	8000d2e <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8000c3e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	783b      	ldrb	r3, [r7, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	2b80      	cmp	r3, #128	@ 0x80
 8000c4a:	dc06      	bgt.n	8000c5a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000c4e:	885b      	ldrh	r3, [r3, #2]
 8000c50:	461a      	mov	r2, r3
 8000c52:	787b      	ldrb	r3, [r7, #1]
 8000c54:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8000c56:	2b40      	cmp	r3, #64	@ 0x40
 8000c58:	dd01      	ble.n	8000c5e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e067      	b.n	8000d2e <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
 8000c62:	e04e      	b.n	8000d02 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	3b20      	subs	r3, #32
 8000c6a:	7879      	ldrb	r1, [r7, #1]
 8000c6c:	fb01 f303 	mul.w	r3, r1, r3
 8000c70:	4619      	mov	r1, r3
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	440b      	add	r3, r1
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
 8000c82:	e036      	b.n	8000cf2 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d013      	beq.n	8000cbc <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000c94:	4b28      	ldr	r3, [pc, #160]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	4413      	add	r3, r2
 8000ca0:	b2d8      	uxtb	r0, r3
 8000ca2:	4b25      	ldr	r3, [pc, #148]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000ca4:	885b      	ldrh	r3, [r3, #2]
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	4413      	add	r3, r2
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f7ff ff5d 	bl	8000b74 <ssd1306_DrawPixel>
 8000cba:	e017      	b.n	8000cec <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000cbe:	881b      	ldrh	r3, [r3, #0]
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	4413      	add	r3, r2
 8000cc8:	b2d8      	uxtb	r0, r3
 8000cca:	4b1b      	ldr	r3, [pc, #108]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000ccc:	885b      	ldrh	r3, [r3, #2]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	4413      	add	r3, r2
 8000cd6:	b2d9      	uxtb	r1, r3
 8000cd8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	bf0c      	ite	eq
 8000ce0:	2301      	moveq	r3, #1
 8000ce2:	2300      	movne	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	f7ff ff44 	bl	8000b74 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	783b      	ldrb	r3, [r7, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d3c3      	bcc.n	8000c84 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	61fb      	str	r3, [r7, #28]
 8000d02:	787b      	ldrb	r3, [r7, #1]
 8000d04:	461a      	mov	r2, r3
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d3ab      	bcc.n	8000c64 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8000d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	2a00      	cmp	r2, #0
 8000d14:	d005      	beq.n	8000d22 <ssd1306_WriteChar+0x106>
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	7bfa      	ldrb	r2, [r7, #15]
 8000d1a:	3a20      	subs	r2, #32
 8000d1c:	440a      	add	r2, r1
 8000d1e:	7812      	ldrb	r2, [r2, #0]
 8000d20:	e000      	b.n	8000d24 <ssd1306_WriteChar+0x108>
 8000d22:	783a      	ldrb	r2, [r7, #0]
 8000d24:	4413      	add	r3, r2
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	4b03      	ldr	r3, [pc, #12]	@ (8000d38 <ssd1306_WriteChar+0x11c>)
 8000d2a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3724      	adds	r7, #36	@ 0x24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd90      	pop	{r4, r7, pc}
 8000d36:	bf00      	nop
 8000d38:	2000131c 	.word	0x2000131c

08000d3c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af02      	add	r7, sp, #8
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	4638      	mov	r0, r7
 8000d46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000d4a:	e013      	b.n	8000d74 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	7818      	ldrb	r0, [r3, #0]
 8000d50:	7e3b      	ldrb	r3, [r7, #24]
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	463b      	mov	r3, r7
 8000d56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d58:	f7ff ff60 	bl	8000c1c <ssd1306_WriteChar>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	461a      	mov	r2, r3
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d002      	beq.n	8000d6e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	e008      	b.n	8000d80 <ssd1306_WriteString+0x44>
        }
        str++;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	3301      	adds	r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1e7      	bne.n	8000d4c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	781b      	ldrb	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	460a      	mov	r2, r1
 8000d92:	71fb      	strb	r3, [r7, #7]
 8000d94:	4613      	mov	r3, r2
 8000d96:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	4b05      	ldr	r3, [pc, #20]	@ (8000db4 <ssd1306_SetCursor+0x2c>)
 8000d9e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	4b03      	ldr	r3, [pc, #12]	@ (8000db4 <ssd1306_SetCursor+0x2c>)
 8000da6:	805a      	strh	r2, [r3, #2]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	2000131c 	.word	0x2000131c

08000db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	603b      	str	r3, [r7, #0]
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	4a08      	ldr	r2, [pc, #32]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000de4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000df6:	2007      	movs	r0, #7
 8000df8:	f000 fab6 	bl	8001368 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40023800 	.word	0x40023800

08000e08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	@ 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a19      	ldr	r2, [pc, #100]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d12c      	bne.n	8000e84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	613b      	str	r3, [r7, #16]
 8000e2e:	4b18      	ldr	r3, [pc, #96]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a17      	ldr	r2, [pc, #92]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e4c:	2312      	movs	r3, #18
 8000e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e58:	2304      	movs	r3, #4
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4619      	mov	r1, r3
 8000e62:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <HAL_I2C_MspInit+0x8c>)
 8000e64:	f000 fb54 	bl	8001510 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e70:	4a07      	ldr	r2, [pc, #28]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <HAL_I2C_MspInit+0x88>)
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e84:	bf00      	nop
 8000e86:	3728      	adds	r7, #40	@ 0x28
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40005400 	.word	0x40005400
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40020400 	.word	0x40020400

08000e98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f2c <HAL_UART_MspInit+0x94>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d133      	bne.n	8000f22 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eca:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a14      	ldr	r2, [pc, #80]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <HAL_UART_MspInit+0x98>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ef2:	230c      	movs	r3, #12
 8000ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f02:	2307      	movs	r3, #7
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4809      	ldr	r0, [pc, #36]	@ (8000f34 <HAL_UART_MspInit+0x9c>)
 8000f0e:	f000 faff 	bl	8001510 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	2026      	movs	r0, #38	@ 0x26
 8000f18:	f000 fa31 	bl	800137e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f1c:	2026      	movs	r0, #38	@ 0x26
 8000f1e:	f000 fa4a 	bl	80013b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	@ 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40004400 	.word	0x40004400
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020000 	.word	0x40020000

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <NMI_Handler+0x4>

08000f40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <HardFault_Handler+0x4>

08000f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <MemManage_Handler+0x4>

08000f50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <BusFault_Handler+0x4>

08000f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <UsageFault_Handler+0x4>

08000f60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8e:	f000 f8d7 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000f9a:	2020      	movs	r0, #32
 8000f9c:	f000 fc56 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fa8:	4802      	ldr	r0, [pc, #8]	@ (8000fb4 <USART2_IRQHandler+0x10>)
 8000faa:	f001 fe95 	bl	8002cd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200000cc 	.word	0x200000cc

08000fb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc0:	4a14      	ldr	r2, [pc, #80]	@ (8001014 <_sbrk+0x5c>)
 8000fc2:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <_sbrk+0x60>)
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fcc:	4b13      	ldr	r3, [pc, #76]	@ (800101c <_sbrk+0x64>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d102      	bne.n	8000fda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	@ (800101c <_sbrk+0x64>)
 8000fd6:	4a12      	ldr	r2, [pc, #72]	@ (8001020 <_sbrk+0x68>)
 8000fd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d207      	bcs.n	8000ff8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe8:	f002 fe14 	bl	8003c14 <__errno>
 8000fec:	4603      	mov	r3, r0
 8000fee:	220c      	movs	r2, #12
 8000ff0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	e009      	b.n	800100c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffe:	4b07      	ldr	r3, [pc, #28]	@ (800101c <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <_sbrk+0x64>)
 8001008:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20018000 	.word	0x20018000
 8001018:	00000400 	.word	0x00000400
 800101c:	20001324 	.word	0x20001324
 8001020:	20001478 	.word	0x20001478

08001024 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <SystemInit+0x20>)
 800102a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800102e:	4a05      	ldr	r2, [pc, #20]	@ (8001044 <SystemInit+0x20>)
 8001030:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001034:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001048:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001080 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800104c:	f7ff ffea 	bl	8001024 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001052:	490d      	ldr	r1, [pc, #52]	@ (8001088 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001054:	4a0d      	ldr	r2, [pc, #52]	@ (800108c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800105c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001068:	4c0a      	ldr	r4, [pc, #40]	@ (8001094 <LoopFillZerobss+0x22>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001076:	f002 fdd3 	bl	8003c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800107a:	f7ff fa81 	bl	8000580 <main>
  bx  lr    
 800107e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001080:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001088:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800108c:	08004b4c 	.word	0x08004b4c
  ldr r2, =_sbss
 8001090:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001094:	20001474 	.word	0x20001474

08001098 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001098:	e7fe      	b.n	8001098 <ADC_IRQHandler>
	...

0800109c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010a0:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <HAL_Init+0x40>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <HAL_Init+0x40>)
 80010a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <HAL_Init+0x40>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <HAL_Init+0x40>)
 80010b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <HAL_Init+0x40>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <HAL_Init+0x40>)
 80010be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f000 f94f 	bl	8001368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ca:	2000      	movs	r0, #0
 80010cc:	f000 f808 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d0:	f7ff fe72 	bl	8000db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023c00 	.word	0x40023c00

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_InitTick+0x54>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <HAL_InitTick+0x58>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f967 	bl	80013d2 <HAL_SYSTICK_Config>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e00e      	b.n	800112c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0f      	cmp	r3, #15
 8001112:	d80a      	bhi.n	800112a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001114:	2200      	movs	r2, #0
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f000 f92f 	bl	800137e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001120:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_InitTick+0x5c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000000 	.word	0x20000000
 8001138:	20000008 	.word	0x20000008
 800113c:	20000004 	.word	0x20000004

08001140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <HAL_IncTick+0x20>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <HAL_IncTick+0x24>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4a04      	ldr	r2, [pc, #16]	@ (8001164 <HAL_IncTick+0x24>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20000008 	.word	0x20000008
 8001164:	20001328 	.word	0x20001328

08001168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return uwTick;
 800116c:	4b03      	ldr	r3, [pc, #12]	@ (800117c <HAL_GetTick+0x14>)
 800116e:	681b      	ldr	r3, [r3, #0]
}
 8001170:	4618      	mov	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	20001328 	.word	0x20001328

08001180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001188:	f7ff ffee 	bl	8001168 <HAL_GetTick>
 800118c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001198:	d005      	beq.n	80011a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800119a:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_Delay+0x44>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	461a      	mov	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011a6:	bf00      	nop
 80011a8:	f7ff ffde 	bl	8001168 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d8f7      	bhi.n	80011a8 <HAL_Delay+0x28>
  {
  }
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000008 	.word	0x20000008

080011c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d8:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011e4:	4013      	ands	r3, r2
 80011e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011fa:	4a04      	ldr	r2, [pc, #16]	@ (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	60d3      	str	r3, [r2, #12]
}
 8001200:	bf00      	nop
 8001202:	3714      	adds	r7, #20
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001214:	4b04      	ldr	r3, [pc, #16]	@ (8001228 <__NVIC_GetPriorityGrouping+0x18>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	f003 0307 	and.w	r3, r3, #7
}
 800121e:	4618      	mov	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	2b00      	cmp	r3, #0
 800123c:	db0b      	blt.n	8001256 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f003 021f 	and.w	r2, r3, #31
 8001244:	4907      	ldr	r1, [pc, #28]	@ (8001264 <__NVIC_EnableIRQ+0x38>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	095b      	lsrs	r3, r3, #5
 800124c:	2001      	movs	r0, #1
 800124e:	fa00 f202 	lsl.w	r2, r0, r2
 8001252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000e100 	.word	0xe000e100

08001268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	db0a      	blt.n	8001292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	b2da      	uxtb	r2, r3
 8001280:	490c      	ldr	r1, [pc, #48]	@ (80012b4 <__NVIC_SetPriority+0x4c>)
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	0112      	lsls	r2, r2, #4
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	440b      	add	r3, r1
 800128c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001290:	e00a      	b.n	80012a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4908      	ldr	r1, [pc, #32]	@ (80012b8 <__NVIC_SetPriority+0x50>)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	3b04      	subs	r3, #4
 80012a0:	0112      	lsls	r2, r2, #4
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	440b      	add	r3, r1
 80012a6:	761a      	strb	r2, [r3, #24]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	e000e100 	.word	0xe000e100
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012bc:	b480      	push	{r7}
 80012be:	b089      	sub	sp, #36	@ 0x24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f1c3 0307 	rsb	r3, r3, #7
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	bf28      	it	cs
 80012da:	2304      	movcs	r3, #4
 80012dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3304      	adds	r3, #4
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d902      	bls.n	80012ec <NVIC_EncodePriority+0x30>
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3b03      	subs	r3, #3
 80012ea:	e000      	b.n	80012ee <NVIC_EncodePriority+0x32>
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f0:	f04f 32ff 	mov.w	r2, #4294967295
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43da      	mvns	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	401a      	ands	r2, r3
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001304:	f04f 31ff 	mov.w	r1, #4294967295
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	fa01 f303 	lsl.w	r3, r1, r3
 800130e:	43d9      	mvns	r1, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001314:	4313      	orrs	r3, r2
         );
}
 8001316:	4618      	mov	r0, r3
 8001318:	3724      	adds	r7, #36	@ 0x24
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001334:	d301      	bcc.n	800133a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001336:	2301      	movs	r3, #1
 8001338:	e00f      	b.n	800135a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800133a:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <SysTick_Config+0x40>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001342:	210f      	movs	r1, #15
 8001344:	f04f 30ff 	mov.w	r0, #4294967295
 8001348:	f7ff ff8e 	bl	8001268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SysTick_Config+0x40>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <SysTick_Config+0x40>)
 8001354:	2207      	movs	r2, #7
 8001356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	e000e010 	.word	0xe000e010

08001368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff29 	bl	80011c8 <__NVIC_SetPriorityGrouping>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001390:	f7ff ff3e 	bl	8001210 <__NVIC_GetPriorityGrouping>
 8001394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68b9      	ldr	r1, [r7, #8]
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f7ff ff8e 	bl	80012bc <NVIC_EncodePriority>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a6:	4611      	mov	r1, r2
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff5d 	bl	8001268 <__NVIC_SetPriority>
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff31 	bl	800122c <__NVIC_EnableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ffa2 	bl	8001324 <SysTick_Config>
 80013e0:	4603      	mov	r3, r0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff feb6 	bl	8001168 <HAL_GetTick>
 80013fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d008      	beq.n	800141c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e052      	b.n	80014c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0216 	bic.w	r2, r2, #22
 800142a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	695a      	ldr	r2, [r3, #20]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800143a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	2b00      	cmp	r3, #0
 8001442:	d103      	bne.n	800144c <HAL_DMA_Abort+0x62>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001448:	2b00      	cmp	r3, #0
 800144a:	d007      	beq.n	800145c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 0208 	bic.w	r2, r2, #8
 800145a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800146c:	e013      	b.n	8001496 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800146e:	f7ff fe7b 	bl	8001168 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b05      	cmp	r3, #5
 800147a:	d90c      	bls.n	8001496 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2220      	movs	r2, #32
 8001480:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2203      	movs	r2, #3
 8001486:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e015      	b.n	80014c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1e4      	bne.n	800146e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a8:	223f      	movs	r2, #63	@ 0x3f
 80014aa:	409a      	lsls	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d004      	beq.n	80014e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2280      	movs	r2, #128	@ 0x80
 80014e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e00c      	b.n	8001502 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2205      	movs	r2, #5
 80014ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f022 0201 	bic.w	r2, r2, #1
 80014fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	@ 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
 800152a:	e159      	b.n	80017e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800152c:	2201      	movs	r2, #1
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	429a      	cmp	r2, r3
 8001546:	f040 8148 	bne.w	80017da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	2b01      	cmp	r3, #1
 8001554:	d005      	beq.n	8001562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155e:	2b02      	cmp	r3, #2
 8001560:	d130      	bne.n	80015c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2203      	movs	r2, #3
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4013      	ands	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	68da      	ldr	r2, [r3, #12]
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001598:	2201      	movs	r2, #1
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 0201 	and.w	r2, r3, #1
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d017      	beq.n	8001600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	2203      	movs	r2, #3
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	4013      	ands	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d123      	bne.n	8001654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	08da      	lsrs	r2, r3, #3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3208      	adds	r2, #8
 8001614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	220f      	movs	r2, #15
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	4013      	ands	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	691a      	ldr	r2, [r3, #16]
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	4313      	orrs	r3, r2
 8001644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	08da      	lsrs	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3208      	adds	r2, #8
 800164e:	69b9      	ldr	r1, [r7, #24]
 8001650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	4013      	ands	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0203 	and.w	r2, r3, #3
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4313      	orrs	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80a2 	beq.w	80017da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	4b57      	ldr	r3, [pc, #348]	@ (80017f8 <HAL_GPIO_Init+0x2e8>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	4a56      	ldr	r2, [pc, #344]	@ (80017f8 <HAL_GPIO_Init+0x2e8>)
 80016a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a6:	4b54      	ldr	r3, [pc, #336]	@ (80017f8 <HAL_GPIO_Init+0x2e8>)
 80016a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b2:	4a52      	ldr	r2, [pc, #328]	@ (80017fc <HAL_GPIO_Init+0x2ec>)
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	089b      	lsrs	r3, r3, #2
 80016b8:	3302      	adds	r3, #2
 80016ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	220f      	movs	r2, #15
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4013      	ands	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a49      	ldr	r2, [pc, #292]	@ (8001800 <HAL_GPIO_Init+0x2f0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d019      	beq.n	8001712 <HAL_GPIO_Init+0x202>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a48      	ldr	r2, [pc, #288]	@ (8001804 <HAL_GPIO_Init+0x2f4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d013      	beq.n	800170e <HAL_GPIO_Init+0x1fe>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a47      	ldr	r2, [pc, #284]	@ (8001808 <HAL_GPIO_Init+0x2f8>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00d      	beq.n	800170a <HAL_GPIO_Init+0x1fa>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a46      	ldr	r2, [pc, #280]	@ (800180c <HAL_GPIO_Init+0x2fc>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d007      	beq.n	8001706 <HAL_GPIO_Init+0x1f6>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a45      	ldr	r2, [pc, #276]	@ (8001810 <HAL_GPIO_Init+0x300>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d101      	bne.n	8001702 <HAL_GPIO_Init+0x1f2>
 80016fe:	2304      	movs	r3, #4
 8001700:	e008      	b.n	8001714 <HAL_GPIO_Init+0x204>
 8001702:	2307      	movs	r3, #7
 8001704:	e006      	b.n	8001714 <HAL_GPIO_Init+0x204>
 8001706:	2303      	movs	r3, #3
 8001708:	e004      	b.n	8001714 <HAL_GPIO_Init+0x204>
 800170a:	2302      	movs	r3, #2
 800170c:	e002      	b.n	8001714 <HAL_GPIO_Init+0x204>
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <HAL_GPIO_Init+0x204>
 8001712:	2300      	movs	r3, #0
 8001714:	69fa      	ldr	r2, [r7, #28]
 8001716:	f002 0203 	and.w	r2, r2, #3
 800171a:	0092      	lsls	r2, r2, #2
 800171c:	4093      	lsls	r3, r2
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001724:	4935      	ldr	r1, [pc, #212]	@ (80017fc <HAL_GPIO_Init+0x2ec>)
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	3302      	adds	r3, #2
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001732:	4b38      	ldr	r3, [pc, #224]	@ (8001814 <HAL_GPIO_Init+0x304>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001756:	4a2f      	ldr	r2, [pc, #188]	@ (8001814 <HAL_GPIO_Init+0x304>)
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800175c:	4b2d      	ldr	r3, [pc, #180]	@ (8001814 <HAL_GPIO_Init+0x304>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001780:	4a24      	ldr	r2, [pc, #144]	@ (8001814 <HAL_GPIO_Init+0x304>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001786:	4b23      	ldr	r3, [pc, #140]	@ (8001814 <HAL_GPIO_Init+0x304>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001814 <HAL_GPIO_Init+0x304>)
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b0:	4b18      	ldr	r3, [pc, #96]	@ (8001814 <HAL_GPIO_Init+0x304>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001814 <HAL_GPIO_Init+0x304>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3301      	adds	r3, #1
 80017de:	61fb      	str	r3, [r7, #28]
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	2b0f      	cmp	r3, #15
 80017e4:	f67f aea2 	bls.w	800152c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	3724      	adds	r7, #36	@ 0x24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40023800 	.word	0x40023800
 80017fc:	40013800 	.word	0x40013800
 8001800:	40020000 	.word	0x40020000
 8001804:	40020400 	.word	0x40020400
 8001808:	40020800 	.word	0x40020800
 800180c:	40020c00 	.word	0x40020c00
 8001810:	40021000 	.word	0x40021000
 8001814:	40013c00 	.word	0x40013c00

08001818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	807b      	strh	r3, [r7, #2]
 8001824:	4613      	mov	r3, r2
 8001826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001828:	787b      	ldrb	r3, [r7, #1]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800182e:	887a      	ldrh	r2, [r7, #2]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001834:	e003      	b.n	800183e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	041a      	lsls	r2, r3, #16
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	619a      	str	r2, [r3, #24]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001856:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	4013      	ands	r3, r2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d006      	beq.n	8001870 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001862:	4a05      	ldr	r2, [pc, #20]	@ (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001868:	88fb      	ldrh	r3, [r7, #6]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f8be 	bl	80009ec <HAL_GPIO_EXTI_Callback>
  }
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40013c00 	.word	0x40013c00

0800187c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e12b      	b.n	8001ae6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b00      	cmp	r3, #0
 8001898:	d106      	bne.n	80018a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff fab0 	bl	8000e08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2224      	movs	r2, #36	@ 0x24
 80018ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0201 	bic.w	r2, r2, #1
 80018be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80018e0:	f001 f8ea 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 80018e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	4a81      	ldr	r2, [pc, #516]	@ (8001af0 <HAL_I2C_Init+0x274>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d807      	bhi.n	8001900 <HAL_I2C_Init+0x84>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4a80      	ldr	r2, [pc, #512]	@ (8001af4 <HAL_I2C_Init+0x278>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	bf94      	ite	ls
 80018f8:	2301      	movls	r3, #1
 80018fa:	2300      	movhi	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	e006      	b.n	800190e <HAL_I2C_Init+0x92>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	4a7d      	ldr	r2, [pc, #500]	@ (8001af8 <HAL_I2C_Init+0x27c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	bf94      	ite	ls
 8001908:	2301      	movls	r3, #1
 800190a:	2300      	movhi	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e0e7      	b.n	8001ae6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4a78      	ldr	r2, [pc, #480]	@ (8001afc <HAL_I2C_Init+0x280>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0c9b      	lsrs	r3, r3, #18
 8001920:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	430a      	orrs	r2, r1
 8001934:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4a6a      	ldr	r2, [pc, #424]	@ (8001af0 <HAL_I2C_Init+0x274>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d802      	bhi.n	8001950 <HAL_I2C_Init+0xd4>
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	3301      	adds	r3, #1
 800194e:	e009      	b.n	8001964 <HAL_I2C_Init+0xe8>
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001956:	fb02 f303 	mul.w	r3, r2, r3
 800195a:	4a69      	ldr	r2, [pc, #420]	@ (8001b00 <HAL_I2C_Init+0x284>)
 800195c:	fba2 2303 	umull	r2, r3, r2, r3
 8001960:	099b      	lsrs	r3, r3, #6
 8001962:	3301      	adds	r3, #1
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6812      	ldr	r2, [r2, #0]
 8001968:	430b      	orrs	r3, r1
 800196a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001976:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	495c      	ldr	r1, [pc, #368]	@ (8001af0 <HAL_I2C_Init+0x274>)
 8001980:	428b      	cmp	r3, r1
 8001982:	d819      	bhi.n	80019b8 <HAL_I2C_Init+0x13c>
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	1e59      	subs	r1, r3, #1
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001992:	1c59      	adds	r1, r3, #1
 8001994:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001998:	400b      	ands	r3, r1
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00a      	beq.n	80019b4 <HAL_I2C_Init+0x138>
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1e59      	subs	r1, r3, #1
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019b2:	e051      	b.n	8001a58 <HAL_I2C_Init+0x1dc>
 80019b4:	2304      	movs	r3, #4
 80019b6:	e04f      	b.n	8001a58 <HAL_I2C_Init+0x1dc>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d111      	bne.n	80019e4 <HAL_I2C_Init+0x168>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	1e58      	subs	r0, r3, #1
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	440b      	add	r3, r1
 80019ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80019d2:	3301      	adds	r3, #1
 80019d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019d8:	2b00      	cmp	r3, #0
 80019da:	bf0c      	ite	eq
 80019dc:	2301      	moveq	r3, #1
 80019de:	2300      	movne	r3, #0
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	e012      	b.n	8001a0a <HAL_I2C_Init+0x18e>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	1e58      	subs	r0, r3, #1
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6859      	ldr	r1, [r3, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	440b      	add	r3, r1
 80019f2:	0099      	lsls	r1, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80019fa:	3301      	adds	r3, #1
 80019fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	bf0c      	ite	eq
 8001a04:	2301      	moveq	r3, #1
 8001a06:	2300      	movne	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_I2C_Init+0x196>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e022      	b.n	8001a58 <HAL_I2C_Init+0x1dc>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10e      	bne.n	8001a38 <HAL_I2C_Init+0x1bc>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	1e58      	subs	r0, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6859      	ldr	r1, [r3, #4]
 8001a22:	460b      	mov	r3, r1
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	440b      	add	r3, r1
 8001a28:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a36:	e00f      	b.n	8001a58 <HAL_I2C_Init+0x1dc>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	1e58      	subs	r0, r3, #1
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6859      	ldr	r1, [r3, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	0099      	lsls	r1, r3, #2
 8001a48:	440b      	add	r3, r1
 8001a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a4e:	3301      	adds	r3, #1
 8001a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	6809      	ldr	r1, [r1, #0]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69da      	ldr	r2, [r3, #28]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001a86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6911      	ldr	r1, [r2, #16]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68d2      	ldr	r2, [r2, #12]
 8001a92:	4311      	orrs	r1, r2
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6812      	ldr	r2, [r2, #0]
 8001a98:	430b      	orrs	r3, r1
 8001a9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695a      	ldr	r2, [r3, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0201 	orr.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2220      	movs	r2, #32
 8001ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	000186a0 	.word	0x000186a0
 8001af4:	001e847f 	.word	0x001e847f
 8001af8:	003d08ff 	.word	0x003d08ff
 8001afc:	431bde83 	.word	0x431bde83
 8001b00:	10624dd3 	.word	0x10624dd3

08001b04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	4611      	mov	r1, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	4603      	mov	r3, r0
 8001b14:	817b      	strh	r3, [r7, #10]
 8001b16:	460b      	mov	r3, r1
 8001b18:	813b      	strh	r3, [r7, #8]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b1e:	f7ff fb23 	bl	8001168 <HAL_GetTick>
 8001b22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b20      	cmp	r3, #32
 8001b2e:	f040 80d9 	bne.w	8001ce4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	9300      	str	r3, [sp, #0]
 8001b36:	2319      	movs	r3, #25
 8001b38:	2201      	movs	r2, #1
 8001b3a:	496d      	ldr	r1, [pc, #436]	@ (8001cf0 <HAL_I2C_Mem_Write+0x1ec>)
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	f000 f971 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e0cc      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <HAL_I2C_Mem_Write+0x56>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e0c5      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d007      	beq.n	8001b80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0201 	orr.w	r2, r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2221      	movs	r2, #33	@ 0x21
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2240      	movs	r2, #64	@ 0x40
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a3a      	ldr	r2, [r7, #32]
 8001baa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4a4d      	ldr	r2, [pc, #308]	@ (8001cf4 <HAL_I2C_Mem_Write+0x1f0>)
 8001bc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001bc2:	88f8      	ldrh	r0, [r7, #6]
 8001bc4:	893a      	ldrh	r2, [r7, #8]
 8001bc6:	8979      	ldrh	r1, [r7, #10]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f890 	bl	8001cf8 <I2C_RequestMemoryWrite>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d052      	beq.n	8001c84 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e081      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 fa36 	bl	8002058 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00d      	beq.n	8001c0e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d107      	bne.n	8001c0a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e06b      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c12:	781a      	ldrb	r2, [r3, #0]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c28:	3b01      	subs	r3, #1
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	3b01      	subs	r3, #1
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	695b      	ldr	r3, [r3, #20]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d11b      	bne.n	8001c84 <HAL_I2C_Mem_Write+0x180>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d017      	beq.n	8001c84 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c58:	781a      	ldrb	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1aa      	bne.n	8001be2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 fa29 	bl	80020e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d107      	bne.n	8001cb4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cb2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e016      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2220      	movs	r2, #32
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e000      	b.n	8001ce6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001ce4:	2302      	movs	r3, #2
  }
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	00100002 	.word	0x00100002
 8001cf4:	ffff0000 	.word	0xffff0000

08001cf8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	4608      	mov	r0, r1
 8001d02:	4611      	mov	r1, r2
 8001d04:	461a      	mov	r2, r3
 8001d06:	4603      	mov	r3, r0
 8001d08:	817b      	strh	r3, [r7, #10]
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	813b      	strh	r3, [r7, #8]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f000 f878 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00d      	beq.n	8001d56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d48:	d103      	bne.n	8001d52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e05f      	b.n	8001e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d56:	897b      	ldrh	r3, [r7, #10]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001d64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d68:	6a3a      	ldr	r2, [r7, #32]
 8001d6a:	492d      	ldr	r1, [pc, #180]	@ (8001e20 <I2C_RequestMemoryWrite+0x128>)
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 f8d3 	bl	8001f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e04c      	b.n	8001e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d94:	6a39      	ldr	r1, [r7, #32]
 8001d96:	68f8      	ldr	r0, [r7, #12]
 8001d98:	f000 f95e 	bl	8002058 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d00d      	beq.n	8001dbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	d107      	bne.n	8001dba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001db8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e02b      	b.n	8001e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d105      	bne.n	8001dd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001dc4:	893b      	ldrh	r3, [r7, #8]
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	611a      	str	r2, [r3, #16]
 8001dce:	e021      	b.n	8001e14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001dd0:	893b      	ldrh	r3, [r7, #8]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001de0:	6a39      	ldr	r1, [r7, #32]
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f000 f938 	bl	8002058 <I2C_WaitOnTXEFlagUntilTimeout>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00d      	beq.n	8001e0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d107      	bne.n	8001e06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e005      	b.n	8001e16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e0a:	893b      	ldrh	r3, [r7, #8]
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	00010002 	.word	0x00010002

08001e24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	4613      	mov	r3, r2
 8001e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e34:	e048      	b.n	8001ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d044      	beq.n	8001ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e3e:	f7ff f993 	bl	8001168 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d302      	bcc.n	8001e54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d139      	bne.n	8001ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	0c1b      	lsrs	r3, r3, #16
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d10d      	bne.n	8001e7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	695b      	ldr	r3, [r3, #20]
 8001e64:	43da      	mvns	r2, r3
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	bf0c      	ite	eq
 8001e70:	2301      	moveq	r3, #1
 8001e72:	2300      	movne	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	461a      	mov	r2, r3
 8001e78:	e00c      	b.n	8001e94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	43da      	mvns	r2, r3
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	4013      	ands	r3, r2
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf0c      	ite	eq
 8001e8c:	2301      	moveq	r3, #1
 8001e8e:	2300      	movne	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d116      	bne.n	8001ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	f043 0220 	orr.w	r2, r3, #32
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e023      	b.n	8001f10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	0c1b      	lsrs	r3, r3, #16
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d10d      	bne.n	8001eee <I2C_WaitOnFlagUntilTimeout+0xca>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	43da      	mvns	r2, r3
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	4013      	ands	r3, r2
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	bf0c      	ite	eq
 8001ee4:	2301      	moveq	r3, #1
 8001ee6:	2300      	movne	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	461a      	mov	r2, r3
 8001eec:	e00c      	b.n	8001f08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	bf0c      	ite	eq
 8001f00:	2301      	moveq	r3, #1
 8001f02:	2300      	movne	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	461a      	mov	r2, r3
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d093      	beq.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f26:	e071      	b.n	800200c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f36:	d123      	bne.n	8001f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001f50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	f043 0204 	orr.w	r2, r3, #4
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e067      	b.n	8002050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f86:	d041      	beq.n	800200c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f88:	f7ff f8ee 	bl	8001168 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d302      	bcc.n	8001f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d136      	bne.n	800200c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	0c1b      	lsrs	r3, r3, #16
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d10c      	bne.n	8001fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	bf14      	ite	ne
 8001fba:	2301      	movne	r3, #1
 8001fbc:	2300      	moveq	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	e00b      	b.n	8001fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	43da      	mvns	r2, r3
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bf14      	ite	ne
 8001fd4:	2301      	movne	r3, #1
 8001fd6:	2300      	moveq	r3, #0
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d016      	beq.n	800200c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	f043 0220 	orr.w	r2, r3, #32
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e021      	b.n	8002050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	0c1b      	lsrs	r3, r3, #16
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b01      	cmp	r3, #1
 8002014:	d10c      	bne.n	8002030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	43da      	mvns	r2, r3
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	4013      	ands	r3, r2
 8002022:	b29b      	uxth	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	bf14      	ite	ne
 8002028:	2301      	movne	r3, #1
 800202a:	2300      	moveq	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	e00b      	b.n	8002048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	43da      	mvns	r2, r3
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4013      	ands	r3, r2
 800203c:	b29b      	uxth	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	bf14      	ite	ne
 8002042:	2301      	movne	r3, #1
 8002044:	2300      	moveq	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	f47f af6d 	bne.w	8001f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002064:	e034      	b.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 f886 	bl	8002178 <I2C_IsAcknowledgeFailed>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e034      	b.n	80020e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800207c:	d028      	beq.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800207e:	f7ff f873 	bl	8001168 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	429a      	cmp	r2, r3
 800208c:	d302      	bcc.n	8002094 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d11d      	bne.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800209e:	2b80      	cmp	r3, #128	@ 0x80
 80020a0:	d016      	beq.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	f043 0220 	orr.w	r2, r3, #32
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e007      	b.n	80020e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020da:	2b80      	cmp	r3, #128	@ 0x80
 80020dc:	d1c3      	bne.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80020f4:	e034      	b.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f000 f83e 	bl	8002178 <I2C_IsAcknowledgeFailed>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e034      	b.n	8002170 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800210c:	d028      	beq.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800210e:	f7ff f82b 	bl	8001168 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	429a      	cmp	r2, r3
 800211c:	d302      	bcc.n	8002124 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d11d      	bne.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	f003 0304 	and.w	r3, r3, #4
 800212e:	2b04      	cmp	r3, #4
 8002130:	d016      	beq.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2220      	movs	r2, #32
 800213c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214c:	f043 0220 	orr.w	r2, r3, #32
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e007      	b.n	8002170 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	2b04      	cmp	r3, #4
 800216c:	d1c3      	bne.n	80020f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800218a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800218e:	d11b      	bne.n	80021c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002198:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2220      	movs	r2, #32
 80021a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	f043 0204 	orr.w	r2, r3, #4
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
	...

080021d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e267      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d075      	beq.n	80022e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80021f6:	4b88      	ldr	r3, [pc, #544]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 030c 	and.w	r3, r3, #12
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d00c      	beq.n	800221c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002202:	4b85      	ldr	r3, [pc, #532]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800220a:	2b08      	cmp	r3, #8
 800220c:	d112      	bne.n	8002234 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800220e:	4b82      	ldr	r3, [pc, #520]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002216:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800221a:	d10b      	bne.n	8002234 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221c:	4b7e      	ldr	r3, [pc, #504]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d05b      	beq.n	80022e0 <HAL_RCC_OscConfig+0x108>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d157      	bne.n	80022e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e242      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800223c:	d106      	bne.n	800224c <HAL_RCC_OscConfig+0x74>
 800223e:	4b76      	ldr	r3, [pc, #472]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a75      	ldr	r2, [pc, #468]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	e01d      	b.n	8002288 <HAL_RCC_OscConfig+0xb0>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_OscConfig+0x98>
 8002256:	4b70      	ldr	r3, [pc, #448]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a6f      	ldr	r2, [pc, #444]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800225c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b6d      	ldr	r3, [pc, #436]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a6c      	ldr	r2, [pc, #432]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e00b      	b.n	8002288 <HAL_RCC_OscConfig+0xb0>
 8002270:	4b69      	ldr	r3, [pc, #420]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a68      	ldr	r2, [pc, #416]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b66      	ldr	r3, [pc, #408]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a65      	ldr	r2, [pc, #404]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002282:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d013      	beq.n	80022b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7fe ff6a 	bl	8001168 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002298:	f7fe ff66 	bl	8001168 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	@ 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e207      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0xc0>
 80022b6:	e014      	b.n	80022e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7fe ff56 	bl	8001168 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7fe ff52 	bl	8001168 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	@ 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e1f3      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d2:	4b51      	ldr	r3, [pc, #324]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0xe8>
 80022de:	e000      	b.n	80022e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d063      	beq.n	80023b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80022ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022fa:	4b47      	ldr	r3, [pc, #284]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002302:	2b08      	cmp	r3, #8
 8002304:	d11c      	bne.n	8002340 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002306:	4b44      	ldr	r3, [pc, #272]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d116      	bne.n	8002340 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002312:	4b41      	ldr	r3, [pc, #260]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d005      	beq.n	800232a <HAL_RCC_OscConfig+0x152>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e1c7      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232a:	4b3b      	ldr	r3, [pc, #236]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4937      	ldr	r1, [pc, #220]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800233a:	4313      	orrs	r3, r2
 800233c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233e:	e03a      	b.n	80023b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d020      	beq.n	800238a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002348:	4b34      	ldr	r3, [pc, #208]	@ (800241c <HAL_RCC_OscConfig+0x244>)
 800234a:	2201      	movs	r2, #1
 800234c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234e:	f7fe ff0b 	bl	8001168 <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002356:	f7fe ff07 	bl	8001168 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e1a8      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002368:	4b2b      	ldr	r3, [pc, #172]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0f0      	beq.n	8002356 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002374:	4b28      	ldr	r3, [pc, #160]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4925      	ldr	r1, [pc, #148]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 8002384:	4313      	orrs	r3, r2
 8002386:	600b      	str	r3, [r1, #0]
 8002388:	e015      	b.n	80023b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800238a:	4b24      	ldr	r3, [pc, #144]	@ (800241c <HAL_RCC_OscConfig+0x244>)
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002390:	f7fe feea 	bl	8001168 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002398:	f7fe fee6 	bl	8001168 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e187      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f0      	bne.n	8002398 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d036      	beq.n	8002430 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d016      	beq.n	80023f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ca:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <HAL_RCC_OscConfig+0x248>)
 80023cc:	2201      	movs	r2, #1
 80023ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d0:	f7fe feca 	bl	8001168 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d8:	f7fe fec6 	bl	8001168 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e167      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <HAL_RCC_OscConfig+0x240>)
 80023ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0f0      	beq.n	80023d8 <HAL_RCC_OscConfig+0x200>
 80023f6:	e01b      	b.n	8002430 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f8:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <HAL_RCC_OscConfig+0x248>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fe:	f7fe feb3 	bl	8001168 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002404:	e00e      	b.n	8002424 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002406:	f7fe feaf 	bl	8001168 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d907      	bls.n	8002424 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e150      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
 8002418:	40023800 	.word	0x40023800
 800241c:	42470000 	.word	0x42470000
 8002420:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002424:	4b88      	ldr	r3, [pc, #544]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002426:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1ea      	bne.n	8002406 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 8097 	beq.w	800256c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800243e:	2300      	movs	r3, #0
 8002440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002442:	4b81      	ldr	r3, [pc, #516]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10f      	bne.n	800246e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4b7d      	ldr	r3, [pc, #500]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	4a7c      	ldr	r2, [pc, #496]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800245c:	6413      	str	r3, [r2, #64]	@ 0x40
 800245e:	4b7a      	ldr	r3, [pc, #488]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800246a:	2301      	movs	r3, #1
 800246c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246e:	4b77      	ldr	r3, [pc, #476]	@ (800264c <HAL_RCC_OscConfig+0x474>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002476:	2b00      	cmp	r3, #0
 8002478:	d118      	bne.n	80024ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247a:	4b74      	ldr	r3, [pc, #464]	@ (800264c <HAL_RCC_OscConfig+0x474>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a73      	ldr	r2, [pc, #460]	@ (800264c <HAL_RCC_OscConfig+0x474>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002486:	f7fe fe6f 	bl	8001168 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248e:	f7fe fe6b 	bl	8001168 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e10c      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a0:	4b6a      	ldr	r3, [pc, #424]	@ (800264c <HAL_RCC_OscConfig+0x474>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d106      	bne.n	80024c2 <HAL_RCC_OscConfig+0x2ea>
 80024b4:	4b64      	ldr	r3, [pc, #400]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b8:	4a63      	ldr	r2, [pc, #396]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024ba:	f043 0301 	orr.w	r3, r3, #1
 80024be:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c0:	e01c      	b.n	80024fc <HAL_RCC_OscConfig+0x324>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b05      	cmp	r3, #5
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCC_OscConfig+0x30c>
 80024ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ce:	4a5e      	ldr	r2, [pc, #376]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024d0:	f043 0304 	orr.w	r3, r3, #4
 80024d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80024d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024da:	4a5b      	ldr	r2, [pc, #364]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e2:	e00b      	b.n	80024fc <HAL_RCC_OscConfig+0x324>
 80024e4:	4b58      	ldr	r3, [pc, #352]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4a57      	ldr	r2, [pc, #348]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024ea:	f023 0301 	bic.w	r3, r3, #1
 80024ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f0:	4b55      	ldr	r3, [pc, #340]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f4:	4a54      	ldr	r2, [pc, #336]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80024f6:	f023 0304 	bic.w	r3, r3, #4
 80024fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d015      	beq.n	8002530 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002504:	f7fe fe30 	bl	8001168 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250a:	e00a      	b.n	8002522 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800250c:	f7fe fe2c 	bl	8001168 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800251a:	4293      	cmp	r3, r2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e0cb      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002522:	4b49      	ldr	r3, [pc, #292]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0ee      	beq.n	800250c <HAL_RCC_OscConfig+0x334>
 800252e:	e014      	b.n	800255a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002530:	f7fe fe1a 	bl	8001168 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002536:	e00a      	b.n	800254e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002538:	f7fe fe16 	bl	8001168 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002546:	4293      	cmp	r3, r2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e0b5      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800254e:	4b3e      	ldr	r3, [pc, #248]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1ee      	bne.n	8002538 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800255a:	7dfb      	ldrb	r3, [r7, #23]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d105      	bne.n	800256c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002560:	4b39      	ldr	r3, [pc, #228]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	4a38      	ldr	r2, [pc, #224]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002566:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800256a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 80a1 	beq.w	80026b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002576:	4b34      	ldr	r3, [pc, #208]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b08      	cmp	r3, #8
 8002580:	d05c      	beq.n	800263c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d141      	bne.n	800260e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258a:	4b31      	ldr	r3, [pc, #196]	@ (8002650 <HAL_RCC_OscConfig+0x478>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002590:	f7fe fdea 	bl	8001168 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002598:	f7fe fde6 	bl	8001168 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e087      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025aa:	4b27      	ldr	r3, [pc, #156]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	69da      	ldr	r2, [r3, #28]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	019b      	lsls	r3, r3, #6
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025cc:	085b      	lsrs	r3, r3, #1
 80025ce:	3b01      	subs	r3, #1
 80025d0:	041b      	lsls	r3, r3, #16
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d8:	061b      	lsls	r3, r3, #24
 80025da:	491b      	ldr	r1, [pc, #108]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <HAL_RCC_OscConfig+0x478>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7fe fdbf 	bl	8001168 <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ee:	f7fe fdbb 	bl	8001168 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e05c      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002600:	4b11      	ldr	r3, [pc, #68]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f0      	beq.n	80025ee <HAL_RCC_OscConfig+0x416>
 800260c:	e054      	b.n	80026b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <HAL_RCC_OscConfig+0x478>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fda8 	bl	8001168 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7fe fda4 	bl	8001168 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e045      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_RCC_OscConfig+0x470>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x444>
 800263a:	e03d      	b.n	80026b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d107      	bne.n	8002654 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e038      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
 8002648:	40023800 	.word	0x40023800
 800264c:	40007000 	.word	0x40007000
 8002650:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002654:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <HAL_RCC_OscConfig+0x4ec>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d028      	beq.n	80026b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800266c:	429a      	cmp	r2, r3
 800266e:	d121      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267a:	429a      	cmp	r2, r3
 800267c:	d11a      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002684:	4013      	ands	r3, r2
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800268a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800268c:	4293      	cmp	r3, r2
 800268e:	d111      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269a:	085b      	lsrs	r3, r3, #1
 800269c:	3b01      	subs	r3, #1
 800269e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d107      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e000      	b.n	80026ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800

080026c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e0cc      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026dc:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d90c      	bls.n	8002704 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ea:	4b65      	ldr	r3, [pc, #404]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f2:	4b63      	ldr	r3, [pc, #396]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d001      	beq.n	8002704 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0b8      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d020      	beq.n	8002752 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800271c:	4b59      	ldr	r3, [pc, #356]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	4a58      	ldr	r2, [pc, #352]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002726:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0308 	and.w	r3, r3, #8
 8002730:	2b00      	cmp	r3, #0
 8002732:	d005      	beq.n	8002740 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002734:	4b53      	ldr	r3, [pc, #332]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	4a52      	ldr	r2, [pc, #328]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800273a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800273e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002740:	4b50      	ldr	r3, [pc, #320]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	494d      	ldr	r1, [pc, #308]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800274e:	4313      	orrs	r3, r2
 8002750:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b00      	cmp	r3, #0
 800275c:	d044      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d107      	bne.n	8002776 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002766:	4b47      	ldr	r3, [pc, #284]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d119      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e07f      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2b02      	cmp	r3, #2
 800277c:	d003      	beq.n	8002786 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002782:	2b03      	cmp	r3, #3
 8002784:	d107      	bne.n	8002796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002786:	4b3f      	ldr	r3, [pc, #252]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d109      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e06f      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002796:	4b3b      	ldr	r3, [pc, #236]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e067      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027a6:	4b37      	ldr	r3, [pc, #220]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f023 0203 	bic.w	r2, r3, #3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	4934      	ldr	r1, [pc, #208]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b8:	f7fe fcd6 	bl	8001168 <HAL_GetTick>
 80027bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027be:	e00a      	b.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c0:	f7fe fcd2 	bl	8001168 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e04f      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 020c 	and.w	r2, r3, #12
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d1eb      	bne.n	80027c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027e8:	4b25      	ldr	r3, [pc, #148]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d20c      	bcs.n	8002810 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f6:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_RCC_ClockConfig+0x1b8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d001      	beq.n	8002810 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e032      	b.n	8002876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d008      	beq.n	800282e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800281c:	4b19      	ldr	r3, [pc, #100]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	4916      	ldr	r1, [pc, #88]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	4313      	orrs	r3, r2
 800282c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	2b00      	cmp	r3, #0
 8002838:	d009      	beq.n	800284e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800283a:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	490e      	ldr	r1, [pc, #56]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800284e:	f000 f821 	bl	8002894 <HAL_RCC_GetSysClockFreq>
 8002852:	4602      	mov	r2, r0
 8002854:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	091b      	lsrs	r3, r3, #4
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	490a      	ldr	r1, [pc, #40]	@ (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	5ccb      	ldrb	r3, [r1, r3]
 8002862:	fa22 f303 	lsr.w	r3, r2, r3
 8002866:	4a09      	ldr	r2, [pc, #36]	@ (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_RCC_ClockConfig+0x1c8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe fc36 	bl	80010e0 <HAL_InitTick>

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40023c00 	.word	0x40023c00
 8002884:	40023800 	.word	0x40023800
 8002888:	08004af0 	.word	0x08004af0
 800288c:	20000000 	.word	0x20000000
 8002890:	20000004 	.word	0x20000004

08002894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002898:	b094      	sub	sp, #80	@ 0x50
 800289a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028ac:	4b79      	ldr	r3, [pc, #484]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d00d      	beq.n	80028d4 <HAL_RCC_GetSysClockFreq+0x40>
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	f200 80e1 	bhi.w	8002a80 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <HAL_RCC_GetSysClockFreq+0x34>
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d003      	beq.n	80028ce <HAL_RCC_GetSysClockFreq+0x3a>
 80028c6:	e0db      	b.n	8002a80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028c8:	4b73      	ldr	r3, [pc, #460]	@ (8002a98 <HAL_RCC_GetSysClockFreq+0x204>)
 80028ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028cc:	e0db      	b.n	8002a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028ce:	4b73      	ldr	r3, [pc, #460]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x208>)
 80028d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028d2:	e0d8      	b.n	8002a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028d4:	4b6f      	ldr	r3, [pc, #444]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028de:	4b6d      	ldr	r3, [pc, #436]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d063      	beq.n	80029b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ea:	4b6a      	ldr	r3, [pc, #424]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	099b      	lsrs	r3, r3, #6
 80028f0:	2200      	movs	r2, #0
 80028f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80028fe:	2300      	movs	r3, #0
 8002900:	637b      	str	r3, [r7, #52]	@ 0x34
 8002902:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002906:	4622      	mov	r2, r4
 8002908:	462b      	mov	r3, r5
 800290a:	f04f 0000 	mov.w	r0, #0
 800290e:	f04f 0100 	mov.w	r1, #0
 8002912:	0159      	lsls	r1, r3, #5
 8002914:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002918:	0150      	lsls	r0, r2, #5
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4621      	mov	r1, r4
 8002920:	1a51      	subs	r1, r2, r1
 8002922:	6139      	str	r1, [r7, #16]
 8002924:	4629      	mov	r1, r5
 8002926:	eb63 0301 	sbc.w	r3, r3, r1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002938:	4659      	mov	r1, fp
 800293a:	018b      	lsls	r3, r1, #6
 800293c:	4651      	mov	r1, sl
 800293e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002942:	4651      	mov	r1, sl
 8002944:	018a      	lsls	r2, r1, #6
 8002946:	4651      	mov	r1, sl
 8002948:	ebb2 0801 	subs.w	r8, r2, r1
 800294c:	4659      	mov	r1, fp
 800294e:	eb63 0901 	sbc.w	r9, r3, r1
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800295e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002966:	4690      	mov	r8, r2
 8002968:	4699      	mov	r9, r3
 800296a:	4623      	mov	r3, r4
 800296c:	eb18 0303 	adds.w	r3, r8, r3
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	462b      	mov	r3, r5
 8002974:	eb49 0303 	adc.w	r3, r9, r3
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	f04f 0200 	mov.w	r2, #0
 800297e:	f04f 0300 	mov.w	r3, #0
 8002982:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002986:	4629      	mov	r1, r5
 8002988:	024b      	lsls	r3, r1, #9
 800298a:	4621      	mov	r1, r4
 800298c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002990:	4621      	mov	r1, r4
 8002992:	024a      	lsls	r2, r1, #9
 8002994:	4610      	mov	r0, r2
 8002996:	4619      	mov	r1, r3
 8002998:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800299a:	2200      	movs	r2, #0
 800299c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800299e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029a4:	f7fd fc74 	bl	8000290 <__aeabi_uldivmod>
 80029a8:	4602      	mov	r2, r0
 80029aa:	460b      	mov	r3, r1
 80029ac:	4613      	mov	r3, r2
 80029ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029b0:	e058      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029b2:	4b38      	ldr	r3, [pc, #224]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	099b      	lsrs	r3, r3, #6
 80029b8:	2200      	movs	r2, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	4611      	mov	r1, r2
 80029be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029c2:	623b      	str	r3, [r7, #32]
 80029c4:	2300      	movs	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029cc:	4642      	mov	r2, r8
 80029ce:	464b      	mov	r3, r9
 80029d0:	f04f 0000 	mov.w	r0, #0
 80029d4:	f04f 0100 	mov.w	r1, #0
 80029d8:	0159      	lsls	r1, r3, #5
 80029da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029de:	0150      	lsls	r0, r2, #5
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4641      	mov	r1, r8
 80029e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80029ea:	4649      	mov	r1, r9
 80029ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80029f0:	f04f 0200 	mov.w	r2, #0
 80029f4:	f04f 0300 	mov.w	r3, #0
 80029f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a04:	ebb2 040a 	subs.w	r4, r2, sl
 8002a08:	eb63 050b 	sbc.w	r5, r3, fp
 8002a0c:	f04f 0200 	mov.w	r2, #0
 8002a10:	f04f 0300 	mov.w	r3, #0
 8002a14:	00eb      	lsls	r3, r5, #3
 8002a16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a1a:	00e2      	lsls	r2, r4, #3
 8002a1c:	4614      	mov	r4, r2
 8002a1e:	461d      	mov	r5, r3
 8002a20:	4643      	mov	r3, r8
 8002a22:	18e3      	adds	r3, r4, r3
 8002a24:	603b      	str	r3, [r7, #0]
 8002a26:	464b      	mov	r3, r9
 8002a28:	eb45 0303 	adc.w	r3, r5, r3
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a3a:	4629      	mov	r1, r5
 8002a3c:	028b      	lsls	r3, r1, #10
 8002a3e:	4621      	mov	r1, r4
 8002a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a44:	4621      	mov	r1, r4
 8002a46:	028a      	lsls	r2, r1, #10
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a4e:	2200      	movs	r2, #0
 8002a50:	61bb      	str	r3, [r7, #24]
 8002a52:	61fa      	str	r2, [r7, #28]
 8002a54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a58:	f7fd fc1a 	bl	8000290 <__aeabi_uldivmod>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4613      	mov	r3, r2
 8002a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a64:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	0c1b      	lsrs	r3, r3, #16
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	3301      	adds	r3, #1
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a7e:	e002      	b.n	8002a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a80:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3750      	adds	r7, #80	@ 0x50
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a92:	bf00      	nop
 8002a94:	40023800 	.word	0x40023800
 8002a98:	00f42400 	.word	0x00f42400
 8002a9c:	007a1200 	.word	0x007a1200

08002aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aa4:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	20000000 	.word	0x20000000

08002ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002abc:	f7ff fff0 	bl	8002aa0 <HAL_RCC_GetHCLKFreq>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	0a9b      	lsrs	r3, r3, #10
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	4903      	ldr	r1, [pc, #12]	@ (8002adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ace:	5ccb      	ldrb	r3, [r1, r3]
 8002ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	08004b00 	.word	0x08004b00

08002ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ae4:	f7ff ffdc 	bl	8002aa0 <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b05      	ldr	r3, [pc, #20]	@ (8002b00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	0b5b      	lsrs	r3, r3, #13
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4903      	ldr	r1, [pc, #12]	@ (8002b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40023800 	.word	0x40023800
 8002b04:	08004b00 	.word	0x08004b00

08002b08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e042      	b.n	8002ba0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d106      	bne.n	8002b34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7fe f9b2 	bl	8000e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2224      	movs	r2, #36	@ 0x24
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 fd75 	bl	800363c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	695a      	ldr	r2, [r3, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08a      	sub	sp, #40	@ 0x28
 8002bac:	af02      	add	r7, sp, #8
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b20      	cmp	r3, #32
 8002bc6:	f040 8081 	bne.w	8002ccc <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <HAL_UART_Receive+0x2e>
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e079      	b.n	8002cce <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2222      	movs	r2, #34	@ 0x22
 8002be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bee:	f7fe fabb 	bl	8001168 <HAL_GetTick>
 8002bf2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	88fa      	ldrh	r2, [r7, #6]
 8002bf8:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	88fa      	ldrh	r2, [r7, #6]
 8002bfe:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c08:	d108      	bne.n	8002c1c <HAL_UART_Receive+0x74>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d104      	bne.n	8002c1c <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	61bb      	str	r3, [r7, #24]
 8002c1a:	e003      	b.n	8002c24 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002c24:	e047      	b.n	8002cb6 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2120      	movs	r1, #32
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 fb0d 	bl	8003250 <UART_WaitOnFlagUntilTimeout>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2220      	movs	r2, #32
 8002c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e042      	b.n	8002cce <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10c      	bne.n	8002c68 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	3302      	adds	r3, #2
 8002c64:	61bb      	str	r3, [r7, #24]
 8002c66:	e01f      	b.n	8002ca8 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c70:	d007      	beq.n	8002c82 <HAL_UART_Receive+0xda>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_UART_Receive+0xe8>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d106      	bne.n	8002c90 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	b2da      	uxtb	r2, r3
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	701a      	strb	r2, [r3, #0]
 8002c8e:	e008      	b.n	8002ca2 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1b2      	bne.n	8002c26 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	e000      	b.n	8002cce <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002ccc:	2302      	movs	r3, #2
  }
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3720      	adds	r7, #32
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b0ba      	sub	sp, #232	@ 0xe8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002d16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10f      	bne.n	8002d3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d22:	f003 0320 	and.w	r3, r3, #32
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d009      	beq.n	8002d3e <HAL_UART_IRQHandler+0x66>
 8002d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fbc2 	bl	80034c0 <UART_Receive_IT>
      return;
 8002d3c:	e25b      	b.n	80031f6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 80de 	beq.w	8002f04 <HAL_UART_IRQHandler+0x22c>
 8002d48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d106      	bne.n	8002d62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d58:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f000 80d1 	beq.w	8002f04 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_UART_IRQHandler+0xae>
 8002d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d005      	beq.n	8002d86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7e:	f043 0201 	orr.w	r2, r3, #1
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d8a:	f003 0304 	and.w	r3, r3, #4
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00b      	beq.n	8002daa <HAL_UART_IRQHandler+0xd2>
 8002d92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d005      	beq.n	8002daa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da2:	f043 0202 	orr.w	r2, r3, #2
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00b      	beq.n	8002dce <HAL_UART_IRQHandler+0xf6>
 8002db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d005      	beq.n	8002dce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	f043 0204 	orr.w	r2, r3, #4
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dd2:	f003 0308 	and.w	r3, r3, #8
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d011      	beq.n	8002dfe <HAL_UART_IRQHandler+0x126>
 8002dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dde:	f003 0320 	and.w	r3, r3, #32
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d105      	bne.n	8002df2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d005      	beq.n	8002dfe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	f043 0208 	orr.w	r2, r3, #8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 81f2 	beq.w	80031ec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e0c:	f003 0320 	and.w	r3, r3, #32
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d008      	beq.n	8002e26 <HAL_UART_IRQHandler+0x14e>
 8002e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e18:	f003 0320 	and.w	r3, r3, #32
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 fb4d 	bl	80034c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e30:	2b40      	cmp	r3, #64	@ 0x40
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	f003 0308 	and.w	r3, r3, #8
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d103      	bne.n	8002e52 <HAL_UART_IRQHandler+0x17a>
 8002e4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d04f      	beq.n	8002ef2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fa55 	bl	8003302 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d141      	bne.n	8002eea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	3314      	adds	r3, #20
 8002e6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e74:	e853 3f00 	ldrex	r3, [r3]
 8002e78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3314      	adds	r3, #20
 8002e8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ea2:	e841 2300 	strex	r3, r2, [r1]
 8002ea6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002eaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1d9      	bne.n	8002e66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d013      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ebe:	4a7e      	ldr	r2, [pc, #504]	@ (80030b8 <HAL_UART_IRQHandler+0x3e0>)
 8002ec0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe faff 	bl	80014ca <HAL_DMA_Abort_IT>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d016      	beq.n	8002f00 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002edc:	4610      	mov	r0, r2
 8002ede:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee0:	e00e      	b.n	8002f00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f99e 	bl	8003224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee8:	e00a      	b.n	8002f00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f99a 	bl	8003224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef0:	e006      	b.n	8002f00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f996 	bl	8003224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002efe:	e175      	b.n	80031ec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f00:	bf00      	nop
    return;
 8002f02:	e173      	b.n	80031ec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	f040 814f 	bne.w	80031ac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 8148 	beq.w	80031ac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 8141 	beq.w	80031ac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f4a:	2b40      	cmp	r3, #64	@ 0x40
 8002f4c:	f040 80b6 	bne.w	80030bc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 8145 	beq.w	80031f0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	f080 813e 	bcs.w	80031f0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f86:	f000 8088 	beq.w	800309a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	330c      	adds	r3, #12
 8002f90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f98:	e853 3f00 	ldrex	r3, [r3]
 8002f9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002fa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	330c      	adds	r3, #12
 8002fb2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002fb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002fc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002fc6:	e841 2300 	strex	r3, r2, [r1]
 8002fca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002fce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1d9      	bne.n	8002f8a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	3314      	adds	r3, #20
 8002fdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fe0:	e853 3f00 	ldrex	r3, [r3]
 8002fe4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002fe6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fe8:	f023 0301 	bic.w	r3, r3, #1
 8002fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	3314      	adds	r3, #20
 8002ff6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ffa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ffe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003000:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003002:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003006:	e841 2300 	strex	r3, r2, [r1]
 800300a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800300c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1e1      	bne.n	8002fd6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	3314      	adds	r3, #20
 8003018:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800301a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800301c:	e853 3f00 	ldrex	r3, [r3]
 8003020:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003024:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003028:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	3314      	adds	r3, #20
 8003032:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003036:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003038:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800303c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800303e:	e841 2300 	strex	r3, r2, [r1]
 8003042:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003044:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1e3      	bne.n	8003012 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	330c      	adds	r3, #12
 800305e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003062:	e853 3f00 	ldrex	r3, [r3]
 8003066:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003068:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800306a:	f023 0310 	bic.w	r3, r3, #16
 800306e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	330c      	adds	r3, #12
 8003078:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800307c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800307e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003080:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003082:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003084:	e841 2300 	strex	r3, r2, [r1]
 8003088:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800308a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1e3      	bne.n	8003058 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003094:	4618      	mov	r0, r3
 8003096:	f7fe f9a8 	bl	80013ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2202      	movs	r2, #2
 800309e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	4619      	mov	r1, r3
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f8c1 	bl	8003238 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030b6:	e09b      	b.n	80031f0 <HAL_UART_IRQHandler+0x518>
 80030b8:	080033c9 	.word	0x080033c9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 808e 	beq.w	80031f4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80030d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 8089 	beq.w	80031f4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	330c      	adds	r3, #12
 80030e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ec:	e853 3f00 	ldrex	r3, [r3]
 80030f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80030f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	330c      	adds	r3, #12
 8003102:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003106:	647a      	str	r2, [r7, #68]	@ 0x44
 8003108:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800310c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800310e:	e841 2300 	strex	r3, r2, [r1]
 8003112:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1e3      	bne.n	80030e2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	3314      	adds	r3, #20
 8003120:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	623b      	str	r3, [r7, #32]
   return(result);
 800312a:	6a3b      	ldr	r3, [r7, #32]
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3314      	adds	r3, #20
 800313a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800313e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003140:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003142:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003144:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003146:	e841 2300 	strex	r3, r2, [r1]
 800314a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800314c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1e3      	bne.n	800311a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2220      	movs	r2, #32
 8003156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	330c      	adds	r3, #12
 8003166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	e853 3f00 	ldrex	r3, [r3]
 800316e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f023 0310 	bic.w	r3, r3, #16
 8003176:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	330c      	adds	r3, #12
 8003180:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003184:	61fa      	str	r2, [r7, #28]
 8003186:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003188:	69b9      	ldr	r1, [r7, #24]
 800318a:	69fa      	ldr	r2, [r7, #28]
 800318c:	e841 2300 	strex	r3, r2, [r1]
 8003190:	617b      	str	r3, [r7, #20]
   return(result);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1e3      	bne.n	8003160 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2202      	movs	r2, #2
 800319c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800319e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80031a2:	4619      	mov	r1, r3
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f847 	bl	8003238 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031aa:	e023      	b.n	80031f4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d009      	beq.n	80031cc <HAL_UART_IRQHandler+0x4f4>
 80031b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f913 	bl	80033f0 <UART_Transmit_IT>
    return;
 80031ca:	e014      	b.n	80031f6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00e      	beq.n	80031f6 <HAL_UART_IRQHandler+0x51e>
 80031d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d008      	beq.n	80031f6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f953 	bl	8003490 <UART_EndTransmit_IT>
    return;
 80031ea:	e004      	b.n	80031f6 <HAL_UART_IRQHandler+0x51e>
    return;
 80031ec:	bf00      	nop
 80031ee:	e002      	b.n	80031f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80031f0:	bf00      	nop
 80031f2:	e000      	b.n	80031f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80031f4:	bf00      	nop
  }
}
 80031f6:	37e8      	adds	r7, #232	@ 0xe8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	4613      	mov	r3, r2
 800325e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003260:	e03b      	b.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003268:	d037      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800326a:	f7fd ff7d 	bl	8001168 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	429a      	cmp	r2, r3
 8003278:	d302      	bcc.n	8003280 <UART_WaitOnFlagUntilTimeout+0x30>
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e03a      	b.n	80032fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d023      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b80      	cmp	r3, #128	@ 0x80
 8003296:	d020      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	2b40      	cmp	r3, #64	@ 0x40
 800329c:	d01d      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0308 	and.w	r3, r3, #8
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d116      	bne.n	80032da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f81d 	bl	8003302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2208      	movs	r2, #8
 80032cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e00f      	b.n	80032fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4013      	ands	r3, r2
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	bf0c      	ite	eq
 80032ea:	2301      	moveq	r3, #1
 80032ec:	2300      	movne	r3, #0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	461a      	mov	r2, r3
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d0b4      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003302:	b480      	push	{r7}
 8003304:	b095      	sub	sp, #84	@ 0x54
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	330c      	adds	r3, #12
 8003310:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003314:	e853 3f00 	ldrex	r3, [r3]
 8003318:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800331a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800331c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003320:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	330c      	adds	r3, #12
 8003328:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800332a:	643a      	str	r2, [r7, #64]	@ 0x40
 800332c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003330:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1e5      	bne.n	800330a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3314      	adds	r3, #20
 8003344:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	e853 3f00 	ldrex	r3, [r3]
 800334c:	61fb      	str	r3, [r7, #28]
   return(result);
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3314      	adds	r3, #20
 800335c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800335e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003360:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003362:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003364:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003366:	e841 2300 	strex	r3, r2, [r1]
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1e5      	bne.n	800333e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	2b01      	cmp	r3, #1
 8003378:	d119      	bne.n	80033ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	330c      	adds	r3, #12
 8003380:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	e853 3f00 	ldrex	r3, [r3]
 8003388:	60bb      	str	r3, [r7, #8]
   return(result);
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	f023 0310 	bic.w	r3, r3, #16
 8003390:	647b      	str	r3, [r7, #68]	@ 0x44
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	330c      	adds	r3, #12
 8003398:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800339a:	61ba      	str	r2, [r7, #24]
 800339c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339e:	6979      	ldr	r1, [r7, #20]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	e841 2300 	strex	r3, r2, [r1]
 80033a6:	613b      	str	r3, [r7, #16]
   return(result);
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1e5      	bne.n	800337a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2220      	movs	r2, #32
 80033b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033bc:	bf00      	nop
 80033be:	3754      	adds	r7, #84	@ 0x54
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f7ff ff1e 	bl	8003224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033e8:	bf00      	nop
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b21      	cmp	r3, #33	@ 0x21
 8003402:	d13e      	bne.n	8003482 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800340c:	d114      	bne.n	8003438 <UART_Transmit_IT+0x48>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d110      	bne.n	8003438 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	461a      	mov	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800342a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	1c9a      	adds	r2, r3, #2
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	621a      	str	r2, [r3, #32]
 8003436:	e008      	b.n	800344a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	1c59      	adds	r1, r3, #1
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6211      	str	r1, [r2, #32]
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800344e:	b29b      	uxth	r3, r3
 8003450:	3b01      	subs	r3, #1
 8003452:	b29b      	uxth	r3, r3
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	4619      	mov	r1, r3
 8003458:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10f      	bne.n	800347e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800346c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800347c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	e000      	b.n	8003484 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003482:	2302      	movs	r3, #2
  }
}
 8003484:	4618      	mov	r0, r3
 8003486:	3714      	adds	r7, #20
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034a6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7ff fea3 	bl	80031fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08c      	sub	sp, #48	@ 0x30
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b22      	cmp	r3, #34	@ 0x22
 80034d2:	f040 80ae 	bne.w	8003632 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034de:	d117      	bne.n	8003510 <UART_Receive_IT+0x50>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d113      	bne.n	8003510 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034fe:	b29a      	uxth	r2, r3
 8003500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003502:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	1c9a      	adds	r2, r3, #2
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	629a      	str	r2, [r3, #40]	@ 0x28
 800350e:	e026      	b.n	800355e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003514:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003516:	2300      	movs	r3, #0
 8003518:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003522:	d007      	beq.n	8003534 <UART_Receive_IT+0x74>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10a      	bne.n	8003542 <UART_Receive_IT+0x82>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d106      	bne.n	8003542 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353e:	701a      	strb	r2, [r3, #0]
 8003540:	e008      	b.n	8003554 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	b2db      	uxtb	r3, r3
 800354a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800354e:	b2da      	uxtb	r2, r3
 8003550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003552:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29b      	uxth	r3, r3
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	4619      	mov	r1, r3
 800356c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800356e:	2b00      	cmp	r3, #0
 8003570:	d15d      	bne.n	800362e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0220 	bic.w	r2, r2, #32
 8003580:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003590:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695a      	ldr	r2, [r3, #20]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0201 	bic.w	r2, r2, #1
 80035a0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2220      	movs	r2, #32
 80035a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d135      	bne.n	8003624 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	330c      	adds	r3, #12
 80035c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	e853 3f00 	ldrex	r3, [r3]
 80035cc:	613b      	str	r3, [r7, #16]
   return(result);
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f023 0310 	bic.w	r3, r3, #16
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	330c      	adds	r3, #12
 80035dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035de:	623a      	str	r2, [r7, #32]
 80035e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e2:	69f9      	ldr	r1, [r7, #28]
 80035e4:	6a3a      	ldr	r2, [r7, #32]
 80035e6:	e841 2300 	strex	r3, r2, [r1]
 80035ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1e5      	bne.n	80035be <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	d10a      	bne.n	8003616 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003600:	2300      	movs	r3, #0
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800361a:	4619      	mov	r1, r3
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7ff fe0b 	bl	8003238 <HAL_UARTEx_RxEventCallback>
 8003622:	e002      	b.n	800362a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff fdf3 	bl	8003210 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	e002      	b.n	8003634 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	e000      	b.n	8003634 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003632:	2302      	movs	r3, #2
  }
}
 8003634:	4618      	mov	r0, r3
 8003636:	3730      	adds	r7, #48	@ 0x30
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800363c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003640:	b0c0      	sub	sp, #256	@ 0x100
 8003642:	af00      	add	r7, sp, #0
 8003644:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003658:	68d9      	ldr	r1, [r3, #12]
 800365a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	ea40 0301 	orr.w	r3, r0, r1
 8003664:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	431a      	orrs	r2, r3
 8003674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	431a      	orrs	r2, r3
 800367c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	4313      	orrs	r3, r2
 8003684:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003694:	f021 010c 	bic.w	r1, r1, #12
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036a2:	430b      	orrs	r3, r1
 80036a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80036b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b6:	6999      	ldr	r1, [r3, #24]
 80036b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	ea40 0301 	orr.w	r3, r0, r1
 80036c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	4b8f      	ldr	r3, [pc, #572]	@ (8003908 <UART_SetConfig+0x2cc>)
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d005      	beq.n	80036dc <UART_SetConfig+0xa0>
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	4b8d      	ldr	r3, [pc, #564]	@ (800390c <UART_SetConfig+0x2d0>)
 80036d8:	429a      	cmp	r2, r3
 80036da:	d104      	bne.n	80036e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036dc:	f7ff fa00 	bl	8002ae0 <HAL_RCC_GetPCLK2Freq>
 80036e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80036e4:	e003      	b.n	80036ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036e6:	f7ff f9e7 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 80036ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036f8:	f040 810c 	bne.w	8003914 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003700:	2200      	movs	r2, #0
 8003702:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003706:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800370a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800370e:	4622      	mov	r2, r4
 8003710:	462b      	mov	r3, r5
 8003712:	1891      	adds	r1, r2, r2
 8003714:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003716:	415b      	adcs	r3, r3
 8003718:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800371a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800371e:	4621      	mov	r1, r4
 8003720:	eb12 0801 	adds.w	r8, r2, r1
 8003724:	4629      	mov	r1, r5
 8003726:	eb43 0901 	adc.w	r9, r3, r1
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	f04f 0300 	mov.w	r3, #0
 8003732:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003736:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800373a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800373e:	4690      	mov	r8, r2
 8003740:	4699      	mov	r9, r3
 8003742:	4623      	mov	r3, r4
 8003744:	eb18 0303 	adds.w	r3, r8, r3
 8003748:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800374c:	462b      	mov	r3, r5
 800374e:	eb49 0303 	adc.w	r3, r9, r3
 8003752:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003762:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003766:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800376a:	460b      	mov	r3, r1
 800376c:	18db      	adds	r3, r3, r3
 800376e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003770:	4613      	mov	r3, r2
 8003772:	eb42 0303 	adc.w	r3, r2, r3
 8003776:	657b      	str	r3, [r7, #84]	@ 0x54
 8003778:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800377c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003780:	f7fc fd86 	bl	8000290 <__aeabi_uldivmod>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4b61      	ldr	r3, [pc, #388]	@ (8003910 <UART_SetConfig+0x2d4>)
 800378a:	fba3 2302 	umull	r2, r3, r3, r2
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	011c      	lsls	r4, r3, #4
 8003792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003796:	2200      	movs	r2, #0
 8003798:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800379c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80037a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80037a4:	4642      	mov	r2, r8
 80037a6:	464b      	mov	r3, r9
 80037a8:	1891      	adds	r1, r2, r2
 80037aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80037ac:	415b      	adcs	r3, r3
 80037ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037b4:	4641      	mov	r1, r8
 80037b6:	eb12 0a01 	adds.w	sl, r2, r1
 80037ba:	4649      	mov	r1, r9
 80037bc:	eb43 0b01 	adc.w	fp, r3, r1
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	f04f 0300 	mov.w	r3, #0
 80037c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037d4:	4692      	mov	sl, r2
 80037d6:	469b      	mov	fp, r3
 80037d8:	4643      	mov	r3, r8
 80037da:	eb1a 0303 	adds.w	r3, sl, r3
 80037de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037e2:	464b      	mov	r3, r9
 80037e4:	eb4b 0303 	adc.w	r3, fp, r3
 80037e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80037fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003800:	460b      	mov	r3, r1
 8003802:	18db      	adds	r3, r3, r3
 8003804:	643b      	str	r3, [r7, #64]	@ 0x40
 8003806:	4613      	mov	r3, r2
 8003808:	eb42 0303 	adc.w	r3, r2, r3
 800380c:	647b      	str	r3, [r7, #68]	@ 0x44
 800380e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003812:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003816:	f7fc fd3b 	bl	8000290 <__aeabi_uldivmod>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4611      	mov	r1, r2
 8003820:	4b3b      	ldr	r3, [pc, #236]	@ (8003910 <UART_SetConfig+0x2d4>)
 8003822:	fba3 2301 	umull	r2, r3, r3, r1
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	2264      	movs	r2, #100	@ 0x64
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	1acb      	subs	r3, r1, r3
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003836:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <UART_SetConfig+0x2d4>)
 8003838:	fba3 2302 	umull	r2, r3, r3, r2
 800383c:	095b      	lsrs	r3, r3, #5
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003844:	441c      	add	r4, r3
 8003846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800384a:	2200      	movs	r2, #0
 800384c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003850:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003854:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003858:	4642      	mov	r2, r8
 800385a:	464b      	mov	r3, r9
 800385c:	1891      	adds	r1, r2, r2
 800385e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003860:	415b      	adcs	r3, r3
 8003862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003864:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003868:	4641      	mov	r1, r8
 800386a:	1851      	adds	r1, r2, r1
 800386c:	6339      	str	r1, [r7, #48]	@ 0x30
 800386e:	4649      	mov	r1, r9
 8003870:	414b      	adcs	r3, r1
 8003872:	637b      	str	r3, [r7, #52]	@ 0x34
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	f04f 0300 	mov.w	r3, #0
 800387c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003880:	4659      	mov	r1, fp
 8003882:	00cb      	lsls	r3, r1, #3
 8003884:	4651      	mov	r1, sl
 8003886:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800388a:	4651      	mov	r1, sl
 800388c:	00ca      	lsls	r2, r1, #3
 800388e:	4610      	mov	r0, r2
 8003890:	4619      	mov	r1, r3
 8003892:	4603      	mov	r3, r0
 8003894:	4642      	mov	r2, r8
 8003896:	189b      	adds	r3, r3, r2
 8003898:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800389c:	464b      	mov	r3, r9
 800389e:	460a      	mov	r2, r1
 80038a0:	eb42 0303 	adc.w	r3, r2, r3
 80038a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80038b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038bc:	460b      	mov	r3, r1
 80038be:	18db      	adds	r3, r3, r3
 80038c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038c2:	4613      	mov	r3, r2
 80038c4:	eb42 0303 	adc.w	r3, r2, r3
 80038c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80038d2:	f7fc fcdd 	bl	8000290 <__aeabi_uldivmod>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4b0d      	ldr	r3, [pc, #52]	@ (8003910 <UART_SetConfig+0x2d4>)
 80038dc:	fba3 1302 	umull	r1, r3, r3, r2
 80038e0:	095b      	lsrs	r3, r3, #5
 80038e2:	2164      	movs	r1, #100	@ 0x64
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	3332      	adds	r3, #50	@ 0x32
 80038ee:	4a08      	ldr	r2, [pc, #32]	@ (8003910 <UART_SetConfig+0x2d4>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	095b      	lsrs	r3, r3, #5
 80038f6:	f003 0207 	and.w	r2, r3, #7
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4422      	add	r2, r4
 8003902:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003904:	e106      	b.n	8003b14 <UART_SetConfig+0x4d8>
 8003906:	bf00      	nop
 8003908:	40011000 	.word	0x40011000
 800390c:	40011400 	.word	0x40011400
 8003910:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003914:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003918:	2200      	movs	r2, #0
 800391a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800391e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003922:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003926:	4642      	mov	r2, r8
 8003928:	464b      	mov	r3, r9
 800392a:	1891      	adds	r1, r2, r2
 800392c:	6239      	str	r1, [r7, #32]
 800392e:	415b      	adcs	r3, r3
 8003930:	627b      	str	r3, [r7, #36]	@ 0x24
 8003932:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003936:	4641      	mov	r1, r8
 8003938:	1854      	adds	r4, r2, r1
 800393a:	4649      	mov	r1, r9
 800393c:	eb43 0501 	adc.w	r5, r3, r1
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	00eb      	lsls	r3, r5, #3
 800394a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800394e:	00e2      	lsls	r2, r4, #3
 8003950:	4614      	mov	r4, r2
 8003952:	461d      	mov	r5, r3
 8003954:	4643      	mov	r3, r8
 8003956:	18e3      	adds	r3, r4, r3
 8003958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800395c:	464b      	mov	r3, r9
 800395e:	eb45 0303 	adc.w	r3, r5, r3
 8003962:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003972:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003976:	f04f 0200 	mov.w	r2, #0
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003982:	4629      	mov	r1, r5
 8003984:	008b      	lsls	r3, r1, #2
 8003986:	4621      	mov	r1, r4
 8003988:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800398c:	4621      	mov	r1, r4
 800398e:	008a      	lsls	r2, r1, #2
 8003990:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003994:	f7fc fc7c 	bl	8000290 <__aeabi_uldivmod>
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	4b60      	ldr	r3, [pc, #384]	@ (8003b20 <UART_SetConfig+0x4e4>)
 800399e:	fba3 2302 	umull	r2, r3, r3, r2
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	011c      	lsls	r4, r3, #4
 80039a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039aa:	2200      	movs	r2, #0
 80039ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80039b8:	4642      	mov	r2, r8
 80039ba:	464b      	mov	r3, r9
 80039bc:	1891      	adds	r1, r2, r2
 80039be:	61b9      	str	r1, [r7, #24]
 80039c0:	415b      	adcs	r3, r3
 80039c2:	61fb      	str	r3, [r7, #28]
 80039c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039c8:	4641      	mov	r1, r8
 80039ca:	1851      	adds	r1, r2, r1
 80039cc:	6139      	str	r1, [r7, #16]
 80039ce:	4649      	mov	r1, r9
 80039d0:	414b      	adcs	r3, r1
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039e0:	4659      	mov	r1, fp
 80039e2:	00cb      	lsls	r3, r1, #3
 80039e4:	4651      	mov	r1, sl
 80039e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039ea:	4651      	mov	r1, sl
 80039ec:	00ca      	lsls	r2, r1, #3
 80039ee:	4610      	mov	r0, r2
 80039f0:	4619      	mov	r1, r3
 80039f2:	4603      	mov	r3, r0
 80039f4:	4642      	mov	r2, r8
 80039f6:	189b      	adds	r3, r3, r2
 80039f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039fc:	464b      	mov	r3, r9
 80039fe:	460a      	mov	r2, r1
 8003a00:	eb42 0303 	adc.w	r3, r2, r3
 8003a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	f04f 0300 	mov.w	r3, #0
 8003a1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a20:	4649      	mov	r1, r9
 8003a22:	008b      	lsls	r3, r1, #2
 8003a24:	4641      	mov	r1, r8
 8003a26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a2a:	4641      	mov	r1, r8
 8003a2c:	008a      	lsls	r2, r1, #2
 8003a2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a32:	f7fc fc2d 	bl	8000290 <__aeabi_uldivmod>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4b38      	ldr	r3, [pc, #224]	@ (8003b20 <UART_SetConfig+0x4e4>)
 8003a3e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a42:	095b      	lsrs	r3, r3, #5
 8003a44:	2264      	movs	r2, #100	@ 0x64
 8003a46:	fb02 f303 	mul.w	r3, r2, r3
 8003a4a:	1acb      	subs	r3, r1, r3
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	3332      	adds	r3, #50	@ 0x32
 8003a50:	4a33      	ldr	r2, [pc, #204]	@ (8003b20 <UART_SetConfig+0x4e4>)
 8003a52:	fba2 2303 	umull	r2, r3, r2, r3
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a5c:	441c      	add	r4, r3
 8003a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a62:	2200      	movs	r2, #0
 8003a64:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a66:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a6c:	4642      	mov	r2, r8
 8003a6e:	464b      	mov	r3, r9
 8003a70:	1891      	adds	r1, r2, r2
 8003a72:	60b9      	str	r1, [r7, #8]
 8003a74:	415b      	adcs	r3, r3
 8003a76:	60fb      	str	r3, [r7, #12]
 8003a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a7c:	4641      	mov	r1, r8
 8003a7e:	1851      	adds	r1, r2, r1
 8003a80:	6039      	str	r1, [r7, #0]
 8003a82:	4649      	mov	r1, r9
 8003a84:	414b      	adcs	r3, r1
 8003a86:	607b      	str	r3, [r7, #4]
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a94:	4659      	mov	r1, fp
 8003a96:	00cb      	lsls	r3, r1, #3
 8003a98:	4651      	mov	r1, sl
 8003a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a9e:	4651      	mov	r1, sl
 8003aa0:	00ca      	lsls	r2, r1, #3
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	4642      	mov	r2, r8
 8003aaa:	189b      	adds	r3, r3, r2
 8003aac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003aae:	464b      	mov	r3, r9
 8003ab0:	460a      	mov	r2, r1
 8003ab2:	eb42 0303 	adc.w	r3, r2, r3
 8003ab6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ac2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ad0:	4649      	mov	r1, r9
 8003ad2:	008b      	lsls	r3, r1, #2
 8003ad4:	4641      	mov	r1, r8
 8003ad6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ada:	4641      	mov	r1, r8
 8003adc:	008a      	lsls	r2, r1, #2
 8003ade:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003ae2:	f7fc fbd5 	bl	8000290 <__aeabi_uldivmod>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4b0d      	ldr	r3, [pc, #52]	@ (8003b20 <UART_SetConfig+0x4e4>)
 8003aec:	fba3 1302 	umull	r1, r3, r3, r2
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	2164      	movs	r1, #100	@ 0x64
 8003af4:	fb01 f303 	mul.w	r3, r1, r3
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	011b      	lsls	r3, r3, #4
 8003afc:	3332      	adds	r3, #50	@ 0x32
 8003afe:	4a08      	ldr	r2, [pc, #32]	@ (8003b20 <UART_SetConfig+0x4e4>)
 8003b00:	fba2 2303 	umull	r2, r3, r2, r3
 8003b04:	095b      	lsrs	r3, r3, #5
 8003b06:	f003 020f 	and.w	r2, r3, #15
 8003b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4422      	add	r2, r4
 8003b12:	609a      	str	r2, [r3, #8]
}
 8003b14:	bf00      	nop
 8003b16:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b20:	51eb851f 	.word	0x51eb851f

08003b24 <siprintf>:
 8003b24:	b40e      	push	{r1, r2, r3}
 8003b26:	b500      	push	{lr}
 8003b28:	b09c      	sub	sp, #112	@ 0x70
 8003b2a:	ab1d      	add	r3, sp, #116	@ 0x74
 8003b2c:	9002      	str	r0, [sp, #8]
 8003b2e:	9006      	str	r0, [sp, #24]
 8003b30:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b34:	4809      	ldr	r0, [pc, #36]	@ (8003b5c <siprintf+0x38>)
 8003b36:	9107      	str	r1, [sp, #28]
 8003b38:	9104      	str	r1, [sp, #16]
 8003b3a:	4909      	ldr	r1, [pc, #36]	@ (8003b60 <siprintf+0x3c>)
 8003b3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b40:	9105      	str	r1, [sp, #20]
 8003b42:	6800      	ldr	r0, [r0, #0]
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	a902      	add	r1, sp, #8
 8003b48:	f000 f9f2 	bl	8003f30 <_svfiprintf_r>
 8003b4c:	9b02      	ldr	r3, [sp, #8]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
 8003b52:	b01c      	add	sp, #112	@ 0x70
 8003b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b58:	b003      	add	sp, #12
 8003b5a:	4770      	bx	lr
 8003b5c:	2000000c 	.word	0x2000000c
 8003b60:	ffff0208 	.word	0xffff0208

08003b64 <memmove>:
 8003b64:	4288      	cmp	r0, r1
 8003b66:	b510      	push	{r4, lr}
 8003b68:	eb01 0402 	add.w	r4, r1, r2
 8003b6c:	d902      	bls.n	8003b74 <memmove+0x10>
 8003b6e:	4284      	cmp	r4, r0
 8003b70:	4623      	mov	r3, r4
 8003b72:	d807      	bhi.n	8003b84 <memmove+0x20>
 8003b74:	1e43      	subs	r3, r0, #1
 8003b76:	42a1      	cmp	r1, r4
 8003b78:	d008      	beq.n	8003b8c <memmove+0x28>
 8003b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b82:	e7f8      	b.n	8003b76 <memmove+0x12>
 8003b84:	4402      	add	r2, r0
 8003b86:	4601      	mov	r1, r0
 8003b88:	428a      	cmp	r2, r1
 8003b8a:	d100      	bne.n	8003b8e <memmove+0x2a>
 8003b8c:	bd10      	pop	{r4, pc}
 8003b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b96:	e7f7      	b.n	8003b88 <memmove+0x24>

08003b98 <memset>:
 8003b98:	4402      	add	r2, r0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d100      	bne.n	8003ba2 <memset+0xa>
 8003ba0:	4770      	bx	lr
 8003ba2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ba6:	e7f9      	b.n	8003b9c <memset+0x4>

08003ba8 <strchr>:
 8003ba8:	b2c9      	uxtb	r1, r1
 8003baa:	4603      	mov	r3, r0
 8003bac:	4618      	mov	r0, r3
 8003bae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bb2:	b112      	cbz	r2, 8003bba <strchr+0x12>
 8003bb4:	428a      	cmp	r2, r1
 8003bb6:	d1f9      	bne.n	8003bac <strchr+0x4>
 8003bb8:	4770      	bx	lr
 8003bba:	2900      	cmp	r1, #0
 8003bbc:	bf18      	it	ne
 8003bbe:	2000      	movne	r0, #0
 8003bc0:	4770      	bx	lr

08003bc2 <strncpy>:
 8003bc2:	b510      	push	{r4, lr}
 8003bc4:	3901      	subs	r1, #1
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	b132      	cbz	r2, 8003bd8 <strncpy+0x16>
 8003bca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003bce:	f803 4b01 	strb.w	r4, [r3], #1
 8003bd2:	3a01      	subs	r2, #1
 8003bd4:	2c00      	cmp	r4, #0
 8003bd6:	d1f7      	bne.n	8003bc8 <strncpy+0x6>
 8003bd8:	441a      	add	r2, r3
 8003bda:	2100      	movs	r1, #0
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d100      	bne.n	8003be2 <strncpy+0x20>
 8003be0:	bd10      	pop	{r4, pc}
 8003be2:	f803 1b01 	strb.w	r1, [r3], #1
 8003be6:	e7f9      	b.n	8003bdc <strncpy+0x1a>

08003be8 <strstr>:
 8003be8:	780a      	ldrb	r2, [r1, #0]
 8003bea:	b570      	push	{r4, r5, r6, lr}
 8003bec:	b96a      	cbnz	r2, 8003c0a <strstr+0x22>
 8003bee:	bd70      	pop	{r4, r5, r6, pc}
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d109      	bne.n	8003c08 <strstr+0x20>
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	4605      	mov	r5, r0
 8003bf8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0f6      	beq.n	8003bee <strstr+0x6>
 8003c00:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003c04:	429e      	cmp	r6, r3
 8003c06:	d0f7      	beq.n	8003bf8 <strstr+0x10>
 8003c08:	3001      	adds	r0, #1
 8003c0a:	7803      	ldrb	r3, [r0, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1ef      	bne.n	8003bf0 <strstr+0x8>
 8003c10:	4618      	mov	r0, r3
 8003c12:	e7ec      	b.n	8003bee <strstr+0x6>

08003c14 <__errno>:
 8003c14:	4b01      	ldr	r3, [pc, #4]	@ (8003c1c <__errno+0x8>)
 8003c16:	6818      	ldr	r0, [r3, #0]
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	2000000c 	.word	0x2000000c

08003c20 <__libc_init_array>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	4d0d      	ldr	r5, [pc, #52]	@ (8003c58 <__libc_init_array+0x38>)
 8003c24:	4c0d      	ldr	r4, [pc, #52]	@ (8003c5c <__libc_init_array+0x3c>)
 8003c26:	1b64      	subs	r4, r4, r5
 8003c28:	10a4      	asrs	r4, r4, #2
 8003c2a:	2600      	movs	r6, #0
 8003c2c:	42a6      	cmp	r6, r4
 8003c2e:	d109      	bne.n	8003c44 <__libc_init_array+0x24>
 8003c30:	4d0b      	ldr	r5, [pc, #44]	@ (8003c60 <__libc_init_array+0x40>)
 8003c32:	4c0c      	ldr	r4, [pc, #48]	@ (8003c64 <__libc_init_array+0x44>)
 8003c34:	f000 fc4c 	bl	80044d0 <_init>
 8003c38:	1b64      	subs	r4, r4, r5
 8003c3a:	10a4      	asrs	r4, r4, #2
 8003c3c:	2600      	movs	r6, #0
 8003c3e:	42a6      	cmp	r6, r4
 8003c40:	d105      	bne.n	8003c4e <__libc_init_array+0x2e>
 8003c42:	bd70      	pop	{r4, r5, r6, pc}
 8003c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c48:	4798      	blx	r3
 8003c4a:	3601      	adds	r6, #1
 8003c4c:	e7ee      	b.n	8003c2c <__libc_init_array+0xc>
 8003c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c52:	4798      	blx	r3
 8003c54:	3601      	adds	r6, #1
 8003c56:	e7f2      	b.n	8003c3e <__libc_init_array+0x1e>
 8003c58:	08004b44 	.word	0x08004b44
 8003c5c:	08004b44 	.word	0x08004b44
 8003c60:	08004b44 	.word	0x08004b44
 8003c64:	08004b48 	.word	0x08004b48

08003c68 <__retarget_lock_acquire_recursive>:
 8003c68:	4770      	bx	lr

08003c6a <__retarget_lock_release_recursive>:
 8003c6a:	4770      	bx	lr

08003c6c <memcpy>:
 8003c6c:	440a      	add	r2, r1
 8003c6e:	4291      	cmp	r1, r2
 8003c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c74:	d100      	bne.n	8003c78 <memcpy+0xc>
 8003c76:	4770      	bx	lr
 8003c78:	b510      	push	{r4, lr}
 8003c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c82:	4291      	cmp	r1, r2
 8003c84:	d1f9      	bne.n	8003c7a <memcpy+0xe>
 8003c86:	bd10      	pop	{r4, pc}

08003c88 <_free_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	4605      	mov	r5, r0
 8003c8c:	2900      	cmp	r1, #0
 8003c8e:	d041      	beq.n	8003d14 <_free_r+0x8c>
 8003c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c94:	1f0c      	subs	r4, r1, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfb8      	it	lt
 8003c9a:	18e4      	addlt	r4, r4, r3
 8003c9c:	f000 f8e0 	bl	8003e60 <__malloc_lock>
 8003ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8003d18 <_free_r+0x90>)
 8003ca2:	6813      	ldr	r3, [r2, #0]
 8003ca4:	b933      	cbnz	r3, 8003cb4 <_free_r+0x2c>
 8003ca6:	6063      	str	r3, [r4, #4]
 8003ca8:	6014      	str	r4, [r2, #0]
 8003caa:	4628      	mov	r0, r5
 8003cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cb0:	f000 b8dc 	b.w	8003e6c <__malloc_unlock>
 8003cb4:	42a3      	cmp	r3, r4
 8003cb6:	d908      	bls.n	8003cca <_free_r+0x42>
 8003cb8:	6820      	ldr	r0, [r4, #0]
 8003cba:	1821      	adds	r1, r4, r0
 8003cbc:	428b      	cmp	r3, r1
 8003cbe:	bf01      	itttt	eq
 8003cc0:	6819      	ldreq	r1, [r3, #0]
 8003cc2:	685b      	ldreq	r3, [r3, #4]
 8003cc4:	1809      	addeq	r1, r1, r0
 8003cc6:	6021      	streq	r1, [r4, #0]
 8003cc8:	e7ed      	b.n	8003ca6 <_free_r+0x1e>
 8003cca:	461a      	mov	r2, r3
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	b10b      	cbz	r3, 8003cd4 <_free_r+0x4c>
 8003cd0:	42a3      	cmp	r3, r4
 8003cd2:	d9fa      	bls.n	8003cca <_free_r+0x42>
 8003cd4:	6811      	ldr	r1, [r2, #0]
 8003cd6:	1850      	adds	r0, r2, r1
 8003cd8:	42a0      	cmp	r0, r4
 8003cda:	d10b      	bne.n	8003cf4 <_free_r+0x6c>
 8003cdc:	6820      	ldr	r0, [r4, #0]
 8003cde:	4401      	add	r1, r0
 8003ce0:	1850      	adds	r0, r2, r1
 8003ce2:	4283      	cmp	r3, r0
 8003ce4:	6011      	str	r1, [r2, #0]
 8003ce6:	d1e0      	bne.n	8003caa <_free_r+0x22>
 8003ce8:	6818      	ldr	r0, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	6053      	str	r3, [r2, #4]
 8003cee:	4408      	add	r0, r1
 8003cf0:	6010      	str	r0, [r2, #0]
 8003cf2:	e7da      	b.n	8003caa <_free_r+0x22>
 8003cf4:	d902      	bls.n	8003cfc <_free_r+0x74>
 8003cf6:	230c      	movs	r3, #12
 8003cf8:	602b      	str	r3, [r5, #0]
 8003cfa:	e7d6      	b.n	8003caa <_free_r+0x22>
 8003cfc:	6820      	ldr	r0, [r4, #0]
 8003cfe:	1821      	adds	r1, r4, r0
 8003d00:	428b      	cmp	r3, r1
 8003d02:	bf04      	itt	eq
 8003d04:	6819      	ldreq	r1, [r3, #0]
 8003d06:	685b      	ldreq	r3, [r3, #4]
 8003d08:	6063      	str	r3, [r4, #4]
 8003d0a:	bf04      	itt	eq
 8003d0c:	1809      	addeq	r1, r1, r0
 8003d0e:	6021      	streq	r1, [r4, #0]
 8003d10:	6054      	str	r4, [r2, #4]
 8003d12:	e7ca      	b.n	8003caa <_free_r+0x22>
 8003d14:	bd38      	pop	{r3, r4, r5, pc}
 8003d16:	bf00      	nop
 8003d18:	20001470 	.word	0x20001470

08003d1c <sbrk_aligned>:
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d5c <sbrk_aligned+0x40>)
 8003d20:	460c      	mov	r4, r1
 8003d22:	6831      	ldr	r1, [r6, #0]
 8003d24:	4605      	mov	r5, r0
 8003d26:	b911      	cbnz	r1, 8003d2e <sbrk_aligned+0x12>
 8003d28:	f000 fb8c 	bl	8004444 <_sbrk_r>
 8003d2c:	6030      	str	r0, [r6, #0]
 8003d2e:	4621      	mov	r1, r4
 8003d30:	4628      	mov	r0, r5
 8003d32:	f000 fb87 	bl	8004444 <_sbrk_r>
 8003d36:	1c43      	adds	r3, r0, #1
 8003d38:	d103      	bne.n	8003d42 <sbrk_aligned+0x26>
 8003d3a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d3e:	4620      	mov	r0, r4
 8003d40:	bd70      	pop	{r4, r5, r6, pc}
 8003d42:	1cc4      	adds	r4, r0, #3
 8003d44:	f024 0403 	bic.w	r4, r4, #3
 8003d48:	42a0      	cmp	r0, r4
 8003d4a:	d0f8      	beq.n	8003d3e <sbrk_aligned+0x22>
 8003d4c:	1a21      	subs	r1, r4, r0
 8003d4e:	4628      	mov	r0, r5
 8003d50:	f000 fb78 	bl	8004444 <_sbrk_r>
 8003d54:	3001      	adds	r0, #1
 8003d56:	d1f2      	bne.n	8003d3e <sbrk_aligned+0x22>
 8003d58:	e7ef      	b.n	8003d3a <sbrk_aligned+0x1e>
 8003d5a:	bf00      	nop
 8003d5c:	2000146c 	.word	0x2000146c

08003d60 <_malloc_r>:
 8003d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d64:	1ccd      	adds	r5, r1, #3
 8003d66:	f025 0503 	bic.w	r5, r5, #3
 8003d6a:	3508      	adds	r5, #8
 8003d6c:	2d0c      	cmp	r5, #12
 8003d6e:	bf38      	it	cc
 8003d70:	250c      	movcc	r5, #12
 8003d72:	2d00      	cmp	r5, #0
 8003d74:	4606      	mov	r6, r0
 8003d76:	db01      	blt.n	8003d7c <_malloc_r+0x1c>
 8003d78:	42a9      	cmp	r1, r5
 8003d7a:	d904      	bls.n	8003d86 <_malloc_r+0x26>
 8003d7c:	230c      	movs	r3, #12
 8003d7e:	6033      	str	r3, [r6, #0]
 8003d80:	2000      	movs	r0, #0
 8003d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e5c <_malloc_r+0xfc>
 8003d8a:	f000 f869 	bl	8003e60 <__malloc_lock>
 8003d8e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d92:	461c      	mov	r4, r3
 8003d94:	bb44      	cbnz	r4, 8003de8 <_malloc_r+0x88>
 8003d96:	4629      	mov	r1, r5
 8003d98:	4630      	mov	r0, r6
 8003d9a:	f7ff ffbf 	bl	8003d1c <sbrk_aligned>
 8003d9e:	1c43      	adds	r3, r0, #1
 8003da0:	4604      	mov	r4, r0
 8003da2:	d158      	bne.n	8003e56 <_malloc_r+0xf6>
 8003da4:	f8d8 4000 	ldr.w	r4, [r8]
 8003da8:	4627      	mov	r7, r4
 8003daa:	2f00      	cmp	r7, #0
 8003dac:	d143      	bne.n	8003e36 <_malloc_r+0xd6>
 8003dae:	2c00      	cmp	r4, #0
 8003db0:	d04b      	beq.n	8003e4a <_malloc_r+0xea>
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	4639      	mov	r1, r7
 8003db6:	4630      	mov	r0, r6
 8003db8:	eb04 0903 	add.w	r9, r4, r3
 8003dbc:	f000 fb42 	bl	8004444 <_sbrk_r>
 8003dc0:	4581      	cmp	r9, r0
 8003dc2:	d142      	bne.n	8003e4a <_malloc_r+0xea>
 8003dc4:	6821      	ldr	r1, [r4, #0]
 8003dc6:	1a6d      	subs	r5, r5, r1
 8003dc8:	4629      	mov	r1, r5
 8003dca:	4630      	mov	r0, r6
 8003dcc:	f7ff ffa6 	bl	8003d1c <sbrk_aligned>
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d03a      	beq.n	8003e4a <_malloc_r+0xea>
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	442b      	add	r3, r5
 8003dd8:	6023      	str	r3, [r4, #0]
 8003dda:	f8d8 3000 	ldr.w	r3, [r8]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	bb62      	cbnz	r2, 8003e3c <_malloc_r+0xdc>
 8003de2:	f8c8 7000 	str.w	r7, [r8]
 8003de6:	e00f      	b.n	8003e08 <_malloc_r+0xa8>
 8003de8:	6822      	ldr	r2, [r4, #0]
 8003dea:	1b52      	subs	r2, r2, r5
 8003dec:	d420      	bmi.n	8003e30 <_malloc_r+0xd0>
 8003dee:	2a0b      	cmp	r2, #11
 8003df0:	d917      	bls.n	8003e22 <_malloc_r+0xc2>
 8003df2:	1961      	adds	r1, r4, r5
 8003df4:	42a3      	cmp	r3, r4
 8003df6:	6025      	str	r5, [r4, #0]
 8003df8:	bf18      	it	ne
 8003dfa:	6059      	strne	r1, [r3, #4]
 8003dfc:	6863      	ldr	r3, [r4, #4]
 8003dfe:	bf08      	it	eq
 8003e00:	f8c8 1000 	streq.w	r1, [r8]
 8003e04:	5162      	str	r2, [r4, r5]
 8003e06:	604b      	str	r3, [r1, #4]
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f000 f82f 	bl	8003e6c <__malloc_unlock>
 8003e0e:	f104 000b 	add.w	r0, r4, #11
 8003e12:	1d23      	adds	r3, r4, #4
 8003e14:	f020 0007 	bic.w	r0, r0, #7
 8003e18:	1ac2      	subs	r2, r0, r3
 8003e1a:	bf1c      	itt	ne
 8003e1c:	1a1b      	subne	r3, r3, r0
 8003e1e:	50a3      	strne	r3, [r4, r2]
 8003e20:	e7af      	b.n	8003d82 <_malloc_r+0x22>
 8003e22:	6862      	ldr	r2, [r4, #4]
 8003e24:	42a3      	cmp	r3, r4
 8003e26:	bf0c      	ite	eq
 8003e28:	f8c8 2000 	streq.w	r2, [r8]
 8003e2c:	605a      	strne	r2, [r3, #4]
 8003e2e:	e7eb      	b.n	8003e08 <_malloc_r+0xa8>
 8003e30:	4623      	mov	r3, r4
 8003e32:	6864      	ldr	r4, [r4, #4]
 8003e34:	e7ae      	b.n	8003d94 <_malloc_r+0x34>
 8003e36:	463c      	mov	r4, r7
 8003e38:	687f      	ldr	r7, [r7, #4]
 8003e3a:	e7b6      	b.n	8003daa <_malloc_r+0x4a>
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	42a3      	cmp	r3, r4
 8003e42:	d1fb      	bne.n	8003e3c <_malloc_r+0xdc>
 8003e44:	2300      	movs	r3, #0
 8003e46:	6053      	str	r3, [r2, #4]
 8003e48:	e7de      	b.n	8003e08 <_malloc_r+0xa8>
 8003e4a:	230c      	movs	r3, #12
 8003e4c:	6033      	str	r3, [r6, #0]
 8003e4e:	4630      	mov	r0, r6
 8003e50:	f000 f80c 	bl	8003e6c <__malloc_unlock>
 8003e54:	e794      	b.n	8003d80 <_malloc_r+0x20>
 8003e56:	6005      	str	r5, [r0, #0]
 8003e58:	e7d6      	b.n	8003e08 <_malloc_r+0xa8>
 8003e5a:	bf00      	nop
 8003e5c:	20001470 	.word	0x20001470

08003e60 <__malloc_lock>:
 8003e60:	4801      	ldr	r0, [pc, #4]	@ (8003e68 <__malloc_lock+0x8>)
 8003e62:	f7ff bf01 	b.w	8003c68 <__retarget_lock_acquire_recursive>
 8003e66:	bf00      	nop
 8003e68:	20001468 	.word	0x20001468

08003e6c <__malloc_unlock>:
 8003e6c:	4801      	ldr	r0, [pc, #4]	@ (8003e74 <__malloc_unlock+0x8>)
 8003e6e:	f7ff befc 	b.w	8003c6a <__retarget_lock_release_recursive>
 8003e72:	bf00      	nop
 8003e74:	20001468 	.word	0x20001468

08003e78 <__ssputs_r>:
 8003e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e7c:	688e      	ldr	r6, [r1, #8]
 8003e7e:	461f      	mov	r7, r3
 8003e80:	42be      	cmp	r6, r7
 8003e82:	680b      	ldr	r3, [r1, #0]
 8003e84:	4682      	mov	sl, r0
 8003e86:	460c      	mov	r4, r1
 8003e88:	4690      	mov	r8, r2
 8003e8a:	d82d      	bhi.n	8003ee8 <__ssputs_r+0x70>
 8003e8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e94:	d026      	beq.n	8003ee4 <__ssputs_r+0x6c>
 8003e96:	6965      	ldr	r5, [r4, #20]
 8003e98:	6909      	ldr	r1, [r1, #16]
 8003e9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e9e:	eba3 0901 	sub.w	r9, r3, r1
 8003ea2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ea6:	1c7b      	adds	r3, r7, #1
 8003ea8:	444b      	add	r3, r9
 8003eaa:	106d      	asrs	r5, r5, #1
 8003eac:	429d      	cmp	r5, r3
 8003eae:	bf38      	it	cc
 8003eb0:	461d      	movcc	r5, r3
 8003eb2:	0553      	lsls	r3, r2, #21
 8003eb4:	d527      	bpl.n	8003f06 <__ssputs_r+0x8e>
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	f7ff ff52 	bl	8003d60 <_malloc_r>
 8003ebc:	4606      	mov	r6, r0
 8003ebe:	b360      	cbz	r0, 8003f1a <__ssputs_r+0xa2>
 8003ec0:	6921      	ldr	r1, [r4, #16]
 8003ec2:	464a      	mov	r2, r9
 8003ec4:	f7ff fed2 	bl	8003c6c <memcpy>
 8003ec8:	89a3      	ldrh	r3, [r4, #12]
 8003eca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ed2:	81a3      	strh	r3, [r4, #12]
 8003ed4:	6126      	str	r6, [r4, #16]
 8003ed6:	6165      	str	r5, [r4, #20]
 8003ed8:	444e      	add	r6, r9
 8003eda:	eba5 0509 	sub.w	r5, r5, r9
 8003ede:	6026      	str	r6, [r4, #0]
 8003ee0:	60a5      	str	r5, [r4, #8]
 8003ee2:	463e      	mov	r6, r7
 8003ee4:	42be      	cmp	r6, r7
 8003ee6:	d900      	bls.n	8003eea <__ssputs_r+0x72>
 8003ee8:	463e      	mov	r6, r7
 8003eea:	6820      	ldr	r0, [r4, #0]
 8003eec:	4632      	mov	r2, r6
 8003eee:	4641      	mov	r1, r8
 8003ef0:	f7ff fe38 	bl	8003b64 <memmove>
 8003ef4:	68a3      	ldr	r3, [r4, #8]
 8003ef6:	1b9b      	subs	r3, r3, r6
 8003ef8:	60a3      	str	r3, [r4, #8]
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	4433      	add	r3, r6
 8003efe:	6023      	str	r3, [r4, #0]
 8003f00:	2000      	movs	r0, #0
 8003f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f06:	462a      	mov	r2, r5
 8003f08:	f000 faac 	bl	8004464 <_realloc_r>
 8003f0c:	4606      	mov	r6, r0
 8003f0e:	2800      	cmp	r0, #0
 8003f10:	d1e0      	bne.n	8003ed4 <__ssputs_r+0x5c>
 8003f12:	6921      	ldr	r1, [r4, #16]
 8003f14:	4650      	mov	r0, sl
 8003f16:	f7ff feb7 	bl	8003c88 <_free_r>
 8003f1a:	230c      	movs	r3, #12
 8003f1c:	f8ca 3000 	str.w	r3, [sl]
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f26:	81a3      	strh	r3, [r4, #12]
 8003f28:	f04f 30ff 	mov.w	r0, #4294967295
 8003f2c:	e7e9      	b.n	8003f02 <__ssputs_r+0x8a>
	...

08003f30 <_svfiprintf_r>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	4698      	mov	r8, r3
 8003f36:	898b      	ldrh	r3, [r1, #12]
 8003f38:	061b      	lsls	r3, r3, #24
 8003f3a:	b09d      	sub	sp, #116	@ 0x74
 8003f3c:	4607      	mov	r7, r0
 8003f3e:	460d      	mov	r5, r1
 8003f40:	4614      	mov	r4, r2
 8003f42:	d510      	bpl.n	8003f66 <_svfiprintf_r+0x36>
 8003f44:	690b      	ldr	r3, [r1, #16]
 8003f46:	b973      	cbnz	r3, 8003f66 <_svfiprintf_r+0x36>
 8003f48:	2140      	movs	r1, #64	@ 0x40
 8003f4a:	f7ff ff09 	bl	8003d60 <_malloc_r>
 8003f4e:	6028      	str	r0, [r5, #0]
 8003f50:	6128      	str	r0, [r5, #16]
 8003f52:	b930      	cbnz	r0, 8003f62 <_svfiprintf_r+0x32>
 8003f54:	230c      	movs	r3, #12
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5c:	b01d      	add	sp, #116	@ 0x74
 8003f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f62:	2340      	movs	r3, #64	@ 0x40
 8003f64:	616b      	str	r3, [r5, #20]
 8003f66:	2300      	movs	r3, #0
 8003f68:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f6a:	2320      	movs	r3, #32
 8003f6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f74:	2330      	movs	r3, #48	@ 0x30
 8003f76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004114 <_svfiprintf_r+0x1e4>
 8003f7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f7e:	f04f 0901 	mov.w	r9, #1
 8003f82:	4623      	mov	r3, r4
 8003f84:	469a      	mov	sl, r3
 8003f86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f8a:	b10a      	cbz	r2, 8003f90 <_svfiprintf_r+0x60>
 8003f8c:	2a25      	cmp	r2, #37	@ 0x25
 8003f8e:	d1f9      	bne.n	8003f84 <_svfiprintf_r+0x54>
 8003f90:	ebba 0b04 	subs.w	fp, sl, r4
 8003f94:	d00b      	beq.n	8003fae <_svfiprintf_r+0x7e>
 8003f96:	465b      	mov	r3, fp
 8003f98:	4622      	mov	r2, r4
 8003f9a:	4629      	mov	r1, r5
 8003f9c:	4638      	mov	r0, r7
 8003f9e:	f7ff ff6b 	bl	8003e78 <__ssputs_r>
 8003fa2:	3001      	adds	r0, #1
 8003fa4:	f000 80a7 	beq.w	80040f6 <_svfiprintf_r+0x1c6>
 8003fa8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003faa:	445a      	add	r2, fp
 8003fac:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fae:	f89a 3000 	ldrb.w	r3, [sl]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 809f 	beq.w	80040f6 <_svfiprintf_r+0x1c6>
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fc2:	f10a 0a01 	add.w	sl, sl, #1
 8003fc6:	9304      	str	r3, [sp, #16]
 8003fc8:	9307      	str	r3, [sp, #28]
 8003fca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003fce:	931a      	str	r3, [sp, #104]	@ 0x68
 8003fd0:	4654      	mov	r4, sl
 8003fd2:	2205      	movs	r2, #5
 8003fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fd8:	484e      	ldr	r0, [pc, #312]	@ (8004114 <_svfiprintf_r+0x1e4>)
 8003fda:	f7fc f909 	bl	80001f0 <memchr>
 8003fde:	9a04      	ldr	r2, [sp, #16]
 8003fe0:	b9d8      	cbnz	r0, 800401a <_svfiprintf_r+0xea>
 8003fe2:	06d0      	lsls	r0, r2, #27
 8003fe4:	bf44      	itt	mi
 8003fe6:	2320      	movmi	r3, #32
 8003fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fec:	0711      	lsls	r1, r2, #28
 8003fee:	bf44      	itt	mi
 8003ff0:	232b      	movmi	r3, #43	@ 0x2b
 8003ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8003ffa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ffc:	d015      	beq.n	800402a <_svfiprintf_r+0xfa>
 8003ffe:	9a07      	ldr	r2, [sp, #28]
 8004000:	4654      	mov	r4, sl
 8004002:	2000      	movs	r0, #0
 8004004:	f04f 0c0a 	mov.w	ip, #10
 8004008:	4621      	mov	r1, r4
 800400a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800400e:	3b30      	subs	r3, #48	@ 0x30
 8004010:	2b09      	cmp	r3, #9
 8004012:	d94b      	bls.n	80040ac <_svfiprintf_r+0x17c>
 8004014:	b1b0      	cbz	r0, 8004044 <_svfiprintf_r+0x114>
 8004016:	9207      	str	r2, [sp, #28]
 8004018:	e014      	b.n	8004044 <_svfiprintf_r+0x114>
 800401a:	eba0 0308 	sub.w	r3, r0, r8
 800401e:	fa09 f303 	lsl.w	r3, r9, r3
 8004022:	4313      	orrs	r3, r2
 8004024:	9304      	str	r3, [sp, #16]
 8004026:	46a2      	mov	sl, r4
 8004028:	e7d2      	b.n	8003fd0 <_svfiprintf_r+0xa0>
 800402a:	9b03      	ldr	r3, [sp, #12]
 800402c:	1d19      	adds	r1, r3, #4
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	9103      	str	r1, [sp, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	bfbb      	ittet	lt
 8004036:	425b      	neglt	r3, r3
 8004038:	f042 0202 	orrlt.w	r2, r2, #2
 800403c:	9307      	strge	r3, [sp, #28]
 800403e:	9307      	strlt	r3, [sp, #28]
 8004040:	bfb8      	it	lt
 8004042:	9204      	strlt	r2, [sp, #16]
 8004044:	7823      	ldrb	r3, [r4, #0]
 8004046:	2b2e      	cmp	r3, #46	@ 0x2e
 8004048:	d10a      	bne.n	8004060 <_svfiprintf_r+0x130>
 800404a:	7863      	ldrb	r3, [r4, #1]
 800404c:	2b2a      	cmp	r3, #42	@ 0x2a
 800404e:	d132      	bne.n	80040b6 <_svfiprintf_r+0x186>
 8004050:	9b03      	ldr	r3, [sp, #12]
 8004052:	1d1a      	adds	r2, r3, #4
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	9203      	str	r2, [sp, #12]
 8004058:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800405c:	3402      	adds	r4, #2
 800405e:	9305      	str	r3, [sp, #20]
 8004060:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004124 <_svfiprintf_r+0x1f4>
 8004064:	7821      	ldrb	r1, [r4, #0]
 8004066:	2203      	movs	r2, #3
 8004068:	4650      	mov	r0, sl
 800406a:	f7fc f8c1 	bl	80001f0 <memchr>
 800406e:	b138      	cbz	r0, 8004080 <_svfiprintf_r+0x150>
 8004070:	9b04      	ldr	r3, [sp, #16]
 8004072:	eba0 000a 	sub.w	r0, r0, sl
 8004076:	2240      	movs	r2, #64	@ 0x40
 8004078:	4082      	lsls	r2, r0
 800407a:	4313      	orrs	r3, r2
 800407c:	3401      	adds	r4, #1
 800407e:	9304      	str	r3, [sp, #16]
 8004080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004084:	4824      	ldr	r0, [pc, #144]	@ (8004118 <_svfiprintf_r+0x1e8>)
 8004086:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800408a:	2206      	movs	r2, #6
 800408c:	f7fc f8b0 	bl	80001f0 <memchr>
 8004090:	2800      	cmp	r0, #0
 8004092:	d036      	beq.n	8004102 <_svfiprintf_r+0x1d2>
 8004094:	4b21      	ldr	r3, [pc, #132]	@ (800411c <_svfiprintf_r+0x1ec>)
 8004096:	bb1b      	cbnz	r3, 80040e0 <_svfiprintf_r+0x1b0>
 8004098:	9b03      	ldr	r3, [sp, #12]
 800409a:	3307      	adds	r3, #7
 800409c:	f023 0307 	bic.w	r3, r3, #7
 80040a0:	3308      	adds	r3, #8
 80040a2:	9303      	str	r3, [sp, #12]
 80040a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040a6:	4433      	add	r3, r6
 80040a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80040aa:	e76a      	b.n	8003f82 <_svfiprintf_r+0x52>
 80040ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80040b0:	460c      	mov	r4, r1
 80040b2:	2001      	movs	r0, #1
 80040b4:	e7a8      	b.n	8004008 <_svfiprintf_r+0xd8>
 80040b6:	2300      	movs	r3, #0
 80040b8:	3401      	adds	r4, #1
 80040ba:	9305      	str	r3, [sp, #20]
 80040bc:	4619      	mov	r1, r3
 80040be:	f04f 0c0a 	mov.w	ip, #10
 80040c2:	4620      	mov	r0, r4
 80040c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040c8:	3a30      	subs	r2, #48	@ 0x30
 80040ca:	2a09      	cmp	r2, #9
 80040cc:	d903      	bls.n	80040d6 <_svfiprintf_r+0x1a6>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0c6      	beq.n	8004060 <_svfiprintf_r+0x130>
 80040d2:	9105      	str	r1, [sp, #20]
 80040d4:	e7c4      	b.n	8004060 <_svfiprintf_r+0x130>
 80040d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040da:	4604      	mov	r4, r0
 80040dc:	2301      	movs	r3, #1
 80040de:	e7f0      	b.n	80040c2 <_svfiprintf_r+0x192>
 80040e0:	ab03      	add	r3, sp, #12
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	462a      	mov	r2, r5
 80040e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004120 <_svfiprintf_r+0x1f0>)
 80040e8:	a904      	add	r1, sp, #16
 80040ea:	4638      	mov	r0, r7
 80040ec:	f3af 8000 	nop.w
 80040f0:	1c42      	adds	r2, r0, #1
 80040f2:	4606      	mov	r6, r0
 80040f4:	d1d6      	bne.n	80040a4 <_svfiprintf_r+0x174>
 80040f6:	89ab      	ldrh	r3, [r5, #12]
 80040f8:	065b      	lsls	r3, r3, #25
 80040fa:	f53f af2d 	bmi.w	8003f58 <_svfiprintf_r+0x28>
 80040fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004100:	e72c      	b.n	8003f5c <_svfiprintf_r+0x2c>
 8004102:	ab03      	add	r3, sp, #12
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	462a      	mov	r2, r5
 8004108:	4b05      	ldr	r3, [pc, #20]	@ (8004120 <_svfiprintf_r+0x1f0>)
 800410a:	a904      	add	r1, sp, #16
 800410c:	4638      	mov	r0, r7
 800410e:	f000 f879 	bl	8004204 <_printf_i>
 8004112:	e7ed      	b.n	80040f0 <_svfiprintf_r+0x1c0>
 8004114:	08004b08 	.word	0x08004b08
 8004118:	08004b12 	.word	0x08004b12
 800411c:	00000000 	.word	0x00000000
 8004120:	08003e79 	.word	0x08003e79
 8004124:	08004b0e 	.word	0x08004b0e

08004128 <_printf_common>:
 8004128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800412c:	4616      	mov	r6, r2
 800412e:	4698      	mov	r8, r3
 8004130:	688a      	ldr	r2, [r1, #8]
 8004132:	690b      	ldr	r3, [r1, #16]
 8004134:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004138:	4293      	cmp	r3, r2
 800413a:	bfb8      	it	lt
 800413c:	4613      	movlt	r3, r2
 800413e:	6033      	str	r3, [r6, #0]
 8004140:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004144:	4607      	mov	r7, r0
 8004146:	460c      	mov	r4, r1
 8004148:	b10a      	cbz	r2, 800414e <_printf_common+0x26>
 800414a:	3301      	adds	r3, #1
 800414c:	6033      	str	r3, [r6, #0]
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	0699      	lsls	r1, r3, #26
 8004152:	bf42      	ittt	mi
 8004154:	6833      	ldrmi	r3, [r6, #0]
 8004156:	3302      	addmi	r3, #2
 8004158:	6033      	strmi	r3, [r6, #0]
 800415a:	6825      	ldr	r5, [r4, #0]
 800415c:	f015 0506 	ands.w	r5, r5, #6
 8004160:	d106      	bne.n	8004170 <_printf_common+0x48>
 8004162:	f104 0a19 	add.w	sl, r4, #25
 8004166:	68e3      	ldr	r3, [r4, #12]
 8004168:	6832      	ldr	r2, [r6, #0]
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	42ab      	cmp	r3, r5
 800416e:	dc26      	bgt.n	80041be <_printf_common+0x96>
 8004170:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004174:	6822      	ldr	r2, [r4, #0]
 8004176:	3b00      	subs	r3, #0
 8004178:	bf18      	it	ne
 800417a:	2301      	movne	r3, #1
 800417c:	0692      	lsls	r2, r2, #26
 800417e:	d42b      	bmi.n	80041d8 <_printf_common+0xb0>
 8004180:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004184:	4641      	mov	r1, r8
 8004186:	4638      	mov	r0, r7
 8004188:	47c8      	blx	r9
 800418a:	3001      	adds	r0, #1
 800418c:	d01e      	beq.n	80041cc <_printf_common+0xa4>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	6922      	ldr	r2, [r4, #16]
 8004192:	f003 0306 	and.w	r3, r3, #6
 8004196:	2b04      	cmp	r3, #4
 8004198:	bf02      	ittt	eq
 800419a:	68e5      	ldreq	r5, [r4, #12]
 800419c:	6833      	ldreq	r3, [r6, #0]
 800419e:	1aed      	subeq	r5, r5, r3
 80041a0:	68a3      	ldr	r3, [r4, #8]
 80041a2:	bf0c      	ite	eq
 80041a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a8:	2500      	movne	r5, #0
 80041aa:	4293      	cmp	r3, r2
 80041ac:	bfc4      	itt	gt
 80041ae:	1a9b      	subgt	r3, r3, r2
 80041b0:	18ed      	addgt	r5, r5, r3
 80041b2:	2600      	movs	r6, #0
 80041b4:	341a      	adds	r4, #26
 80041b6:	42b5      	cmp	r5, r6
 80041b8:	d11a      	bne.n	80041f0 <_printf_common+0xc8>
 80041ba:	2000      	movs	r0, #0
 80041bc:	e008      	b.n	80041d0 <_printf_common+0xa8>
 80041be:	2301      	movs	r3, #1
 80041c0:	4652      	mov	r2, sl
 80041c2:	4641      	mov	r1, r8
 80041c4:	4638      	mov	r0, r7
 80041c6:	47c8      	blx	r9
 80041c8:	3001      	adds	r0, #1
 80041ca:	d103      	bne.n	80041d4 <_printf_common+0xac>
 80041cc:	f04f 30ff 	mov.w	r0, #4294967295
 80041d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d4:	3501      	adds	r5, #1
 80041d6:	e7c6      	b.n	8004166 <_printf_common+0x3e>
 80041d8:	18e1      	adds	r1, r4, r3
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	2030      	movs	r0, #48	@ 0x30
 80041de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041e2:	4422      	add	r2, r4
 80041e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041ec:	3302      	adds	r3, #2
 80041ee:	e7c7      	b.n	8004180 <_printf_common+0x58>
 80041f0:	2301      	movs	r3, #1
 80041f2:	4622      	mov	r2, r4
 80041f4:	4641      	mov	r1, r8
 80041f6:	4638      	mov	r0, r7
 80041f8:	47c8      	blx	r9
 80041fa:	3001      	adds	r0, #1
 80041fc:	d0e6      	beq.n	80041cc <_printf_common+0xa4>
 80041fe:	3601      	adds	r6, #1
 8004200:	e7d9      	b.n	80041b6 <_printf_common+0x8e>
	...

08004204 <_printf_i>:
 8004204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004208:	7e0f      	ldrb	r7, [r1, #24]
 800420a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800420c:	2f78      	cmp	r7, #120	@ 0x78
 800420e:	4691      	mov	r9, r2
 8004210:	4680      	mov	r8, r0
 8004212:	460c      	mov	r4, r1
 8004214:	469a      	mov	sl, r3
 8004216:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800421a:	d807      	bhi.n	800422c <_printf_i+0x28>
 800421c:	2f62      	cmp	r7, #98	@ 0x62
 800421e:	d80a      	bhi.n	8004236 <_printf_i+0x32>
 8004220:	2f00      	cmp	r7, #0
 8004222:	f000 80d2 	beq.w	80043ca <_printf_i+0x1c6>
 8004226:	2f58      	cmp	r7, #88	@ 0x58
 8004228:	f000 80b9 	beq.w	800439e <_printf_i+0x19a>
 800422c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004230:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004234:	e03a      	b.n	80042ac <_printf_i+0xa8>
 8004236:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800423a:	2b15      	cmp	r3, #21
 800423c:	d8f6      	bhi.n	800422c <_printf_i+0x28>
 800423e:	a101      	add	r1, pc, #4	@ (adr r1, 8004244 <_printf_i+0x40>)
 8004240:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004244:	0800429d 	.word	0x0800429d
 8004248:	080042b1 	.word	0x080042b1
 800424c:	0800422d 	.word	0x0800422d
 8004250:	0800422d 	.word	0x0800422d
 8004254:	0800422d 	.word	0x0800422d
 8004258:	0800422d 	.word	0x0800422d
 800425c:	080042b1 	.word	0x080042b1
 8004260:	0800422d 	.word	0x0800422d
 8004264:	0800422d 	.word	0x0800422d
 8004268:	0800422d 	.word	0x0800422d
 800426c:	0800422d 	.word	0x0800422d
 8004270:	080043b1 	.word	0x080043b1
 8004274:	080042db 	.word	0x080042db
 8004278:	0800436b 	.word	0x0800436b
 800427c:	0800422d 	.word	0x0800422d
 8004280:	0800422d 	.word	0x0800422d
 8004284:	080043d3 	.word	0x080043d3
 8004288:	0800422d 	.word	0x0800422d
 800428c:	080042db 	.word	0x080042db
 8004290:	0800422d 	.word	0x0800422d
 8004294:	0800422d 	.word	0x0800422d
 8004298:	08004373 	.word	0x08004373
 800429c:	6833      	ldr	r3, [r6, #0]
 800429e:	1d1a      	adds	r2, r3, #4
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6032      	str	r2, [r6, #0]
 80042a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042ac:	2301      	movs	r3, #1
 80042ae:	e09d      	b.n	80043ec <_printf_i+0x1e8>
 80042b0:	6833      	ldr	r3, [r6, #0]
 80042b2:	6820      	ldr	r0, [r4, #0]
 80042b4:	1d19      	adds	r1, r3, #4
 80042b6:	6031      	str	r1, [r6, #0]
 80042b8:	0606      	lsls	r6, r0, #24
 80042ba:	d501      	bpl.n	80042c0 <_printf_i+0xbc>
 80042bc:	681d      	ldr	r5, [r3, #0]
 80042be:	e003      	b.n	80042c8 <_printf_i+0xc4>
 80042c0:	0645      	lsls	r5, r0, #25
 80042c2:	d5fb      	bpl.n	80042bc <_printf_i+0xb8>
 80042c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042c8:	2d00      	cmp	r5, #0
 80042ca:	da03      	bge.n	80042d4 <_printf_i+0xd0>
 80042cc:	232d      	movs	r3, #45	@ 0x2d
 80042ce:	426d      	negs	r5, r5
 80042d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042d4:	4859      	ldr	r0, [pc, #356]	@ (800443c <_printf_i+0x238>)
 80042d6:	230a      	movs	r3, #10
 80042d8:	e011      	b.n	80042fe <_printf_i+0xfa>
 80042da:	6821      	ldr	r1, [r4, #0]
 80042dc:	6833      	ldr	r3, [r6, #0]
 80042de:	0608      	lsls	r0, r1, #24
 80042e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80042e4:	d402      	bmi.n	80042ec <_printf_i+0xe8>
 80042e6:	0649      	lsls	r1, r1, #25
 80042e8:	bf48      	it	mi
 80042ea:	b2ad      	uxthmi	r5, r5
 80042ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80042ee:	4853      	ldr	r0, [pc, #332]	@ (800443c <_printf_i+0x238>)
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	bf14      	ite	ne
 80042f4:	230a      	movne	r3, #10
 80042f6:	2308      	moveq	r3, #8
 80042f8:	2100      	movs	r1, #0
 80042fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042fe:	6866      	ldr	r6, [r4, #4]
 8004300:	60a6      	str	r6, [r4, #8]
 8004302:	2e00      	cmp	r6, #0
 8004304:	bfa2      	ittt	ge
 8004306:	6821      	ldrge	r1, [r4, #0]
 8004308:	f021 0104 	bicge.w	r1, r1, #4
 800430c:	6021      	strge	r1, [r4, #0]
 800430e:	b90d      	cbnz	r5, 8004314 <_printf_i+0x110>
 8004310:	2e00      	cmp	r6, #0
 8004312:	d04b      	beq.n	80043ac <_printf_i+0x1a8>
 8004314:	4616      	mov	r6, r2
 8004316:	fbb5 f1f3 	udiv	r1, r5, r3
 800431a:	fb03 5711 	mls	r7, r3, r1, r5
 800431e:	5dc7      	ldrb	r7, [r0, r7]
 8004320:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004324:	462f      	mov	r7, r5
 8004326:	42bb      	cmp	r3, r7
 8004328:	460d      	mov	r5, r1
 800432a:	d9f4      	bls.n	8004316 <_printf_i+0x112>
 800432c:	2b08      	cmp	r3, #8
 800432e:	d10b      	bne.n	8004348 <_printf_i+0x144>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	07df      	lsls	r7, r3, #31
 8004334:	d508      	bpl.n	8004348 <_printf_i+0x144>
 8004336:	6923      	ldr	r3, [r4, #16]
 8004338:	6861      	ldr	r1, [r4, #4]
 800433a:	4299      	cmp	r1, r3
 800433c:	bfde      	ittt	le
 800433e:	2330      	movle	r3, #48	@ 0x30
 8004340:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004344:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004348:	1b92      	subs	r2, r2, r6
 800434a:	6122      	str	r2, [r4, #16]
 800434c:	f8cd a000 	str.w	sl, [sp]
 8004350:	464b      	mov	r3, r9
 8004352:	aa03      	add	r2, sp, #12
 8004354:	4621      	mov	r1, r4
 8004356:	4640      	mov	r0, r8
 8004358:	f7ff fee6 	bl	8004128 <_printf_common>
 800435c:	3001      	adds	r0, #1
 800435e:	d14a      	bne.n	80043f6 <_printf_i+0x1f2>
 8004360:	f04f 30ff 	mov.w	r0, #4294967295
 8004364:	b004      	add	sp, #16
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	f043 0320 	orr.w	r3, r3, #32
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	4833      	ldr	r0, [pc, #204]	@ (8004440 <_printf_i+0x23c>)
 8004374:	2778      	movs	r7, #120	@ 0x78
 8004376:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	6831      	ldr	r1, [r6, #0]
 800437e:	061f      	lsls	r7, r3, #24
 8004380:	f851 5b04 	ldr.w	r5, [r1], #4
 8004384:	d402      	bmi.n	800438c <_printf_i+0x188>
 8004386:	065f      	lsls	r7, r3, #25
 8004388:	bf48      	it	mi
 800438a:	b2ad      	uxthmi	r5, r5
 800438c:	6031      	str	r1, [r6, #0]
 800438e:	07d9      	lsls	r1, r3, #31
 8004390:	bf44      	itt	mi
 8004392:	f043 0320 	orrmi.w	r3, r3, #32
 8004396:	6023      	strmi	r3, [r4, #0]
 8004398:	b11d      	cbz	r5, 80043a2 <_printf_i+0x19e>
 800439a:	2310      	movs	r3, #16
 800439c:	e7ac      	b.n	80042f8 <_printf_i+0xf4>
 800439e:	4827      	ldr	r0, [pc, #156]	@ (800443c <_printf_i+0x238>)
 80043a0:	e7e9      	b.n	8004376 <_printf_i+0x172>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	f023 0320 	bic.w	r3, r3, #32
 80043a8:	6023      	str	r3, [r4, #0]
 80043aa:	e7f6      	b.n	800439a <_printf_i+0x196>
 80043ac:	4616      	mov	r6, r2
 80043ae:	e7bd      	b.n	800432c <_printf_i+0x128>
 80043b0:	6833      	ldr	r3, [r6, #0]
 80043b2:	6825      	ldr	r5, [r4, #0]
 80043b4:	6961      	ldr	r1, [r4, #20]
 80043b6:	1d18      	adds	r0, r3, #4
 80043b8:	6030      	str	r0, [r6, #0]
 80043ba:	062e      	lsls	r6, r5, #24
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	d501      	bpl.n	80043c4 <_printf_i+0x1c0>
 80043c0:	6019      	str	r1, [r3, #0]
 80043c2:	e002      	b.n	80043ca <_printf_i+0x1c6>
 80043c4:	0668      	lsls	r0, r5, #25
 80043c6:	d5fb      	bpl.n	80043c0 <_printf_i+0x1bc>
 80043c8:	8019      	strh	r1, [r3, #0]
 80043ca:	2300      	movs	r3, #0
 80043cc:	6123      	str	r3, [r4, #16]
 80043ce:	4616      	mov	r6, r2
 80043d0:	e7bc      	b.n	800434c <_printf_i+0x148>
 80043d2:	6833      	ldr	r3, [r6, #0]
 80043d4:	1d1a      	adds	r2, r3, #4
 80043d6:	6032      	str	r2, [r6, #0]
 80043d8:	681e      	ldr	r6, [r3, #0]
 80043da:	6862      	ldr	r2, [r4, #4]
 80043dc:	2100      	movs	r1, #0
 80043de:	4630      	mov	r0, r6
 80043e0:	f7fb ff06 	bl	80001f0 <memchr>
 80043e4:	b108      	cbz	r0, 80043ea <_printf_i+0x1e6>
 80043e6:	1b80      	subs	r0, r0, r6
 80043e8:	6060      	str	r0, [r4, #4]
 80043ea:	6863      	ldr	r3, [r4, #4]
 80043ec:	6123      	str	r3, [r4, #16]
 80043ee:	2300      	movs	r3, #0
 80043f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043f4:	e7aa      	b.n	800434c <_printf_i+0x148>
 80043f6:	6923      	ldr	r3, [r4, #16]
 80043f8:	4632      	mov	r2, r6
 80043fa:	4649      	mov	r1, r9
 80043fc:	4640      	mov	r0, r8
 80043fe:	47d0      	blx	sl
 8004400:	3001      	adds	r0, #1
 8004402:	d0ad      	beq.n	8004360 <_printf_i+0x15c>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	079b      	lsls	r3, r3, #30
 8004408:	d413      	bmi.n	8004432 <_printf_i+0x22e>
 800440a:	68e0      	ldr	r0, [r4, #12]
 800440c:	9b03      	ldr	r3, [sp, #12]
 800440e:	4298      	cmp	r0, r3
 8004410:	bfb8      	it	lt
 8004412:	4618      	movlt	r0, r3
 8004414:	e7a6      	b.n	8004364 <_printf_i+0x160>
 8004416:	2301      	movs	r3, #1
 8004418:	4632      	mov	r2, r6
 800441a:	4649      	mov	r1, r9
 800441c:	4640      	mov	r0, r8
 800441e:	47d0      	blx	sl
 8004420:	3001      	adds	r0, #1
 8004422:	d09d      	beq.n	8004360 <_printf_i+0x15c>
 8004424:	3501      	adds	r5, #1
 8004426:	68e3      	ldr	r3, [r4, #12]
 8004428:	9903      	ldr	r1, [sp, #12]
 800442a:	1a5b      	subs	r3, r3, r1
 800442c:	42ab      	cmp	r3, r5
 800442e:	dcf2      	bgt.n	8004416 <_printf_i+0x212>
 8004430:	e7eb      	b.n	800440a <_printf_i+0x206>
 8004432:	2500      	movs	r5, #0
 8004434:	f104 0619 	add.w	r6, r4, #25
 8004438:	e7f5      	b.n	8004426 <_printf_i+0x222>
 800443a:	bf00      	nop
 800443c:	08004b19 	.word	0x08004b19
 8004440:	08004b2a 	.word	0x08004b2a

08004444 <_sbrk_r>:
 8004444:	b538      	push	{r3, r4, r5, lr}
 8004446:	4d06      	ldr	r5, [pc, #24]	@ (8004460 <_sbrk_r+0x1c>)
 8004448:	2300      	movs	r3, #0
 800444a:	4604      	mov	r4, r0
 800444c:	4608      	mov	r0, r1
 800444e:	602b      	str	r3, [r5, #0]
 8004450:	f7fc fdb2 	bl	8000fb8 <_sbrk>
 8004454:	1c43      	adds	r3, r0, #1
 8004456:	d102      	bne.n	800445e <_sbrk_r+0x1a>
 8004458:	682b      	ldr	r3, [r5, #0]
 800445a:	b103      	cbz	r3, 800445e <_sbrk_r+0x1a>
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	bd38      	pop	{r3, r4, r5, pc}
 8004460:	20001464 	.word	0x20001464

08004464 <_realloc_r>:
 8004464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004468:	4680      	mov	r8, r0
 800446a:	4615      	mov	r5, r2
 800446c:	460c      	mov	r4, r1
 800446e:	b921      	cbnz	r1, 800447a <_realloc_r+0x16>
 8004470:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004474:	4611      	mov	r1, r2
 8004476:	f7ff bc73 	b.w	8003d60 <_malloc_r>
 800447a:	b92a      	cbnz	r2, 8004488 <_realloc_r+0x24>
 800447c:	f7ff fc04 	bl	8003c88 <_free_r>
 8004480:	2400      	movs	r4, #0
 8004482:	4620      	mov	r0, r4
 8004484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004488:	f000 f81a 	bl	80044c0 <_malloc_usable_size_r>
 800448c:	4285      	cmp	r5, r0
 800448e:	4606      	mov	r6, r0
 8004490:	d802      	bhi.n	8004498 <_realloc_r+0x34>
 8004492:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004496:	d8f4      	bhi.n	8004482 <_realloc_r+0x1e>
 8004498:	4629      	mov	r1, r5
 800449a:	4640      	mov	r0, r8
 800449c:	f7ff fc60 	bl	8003d60 <_malloc_r>
 80044a0:	4607      	mov	r7, r0
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d0ec      	beq.n	8004480 <_realloc_r+0x1c>
 80044a6:	42b5      	cmp	r5, r6
 80044a8:	462a      	mov	r2, r5
 80044aa:	4621      	mov	r1, r4
 80044ac:	bf28      	it	cs
 80044ae:	4632      	movcs	r2, r6
 80044b0:	f7ff fbdc 	bl	8003c6c <memcpy>
 80044b4:	4621      	mov	r1, r4
 80044b6:	4640      	mov	r0, r8
 80044b8:	f7ff fbe6 	bl	8003c88 <_free_r>
 80044bc:	463c      	mov	r4, r7
 80044be:	e7e0      	b.n	8004482 <_realloc_r+0x1e>

080044c0 <_malloc_usable_size_r>:
 80044c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044c4:	1f18      	subs	r0, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bfbc      	itt	lt
 80044ca:	580b      	ldrlt	r3, [r1, r0]
 80044cc:	18c0      	addlt	r0, r0, r3
 80044ce:	4770      	bx	lr

080044d0 <_init>:
 80044d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d2:	bf00      	nop
 80044d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044d6:	bc08      	pop	{r3}
 80044d8:	469e      	mov	lr, r3
 80044da:	4770      	bx	lr

080044dc <_fini>:
 80044dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044de:	bf00      	nop
 80044e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044e2:	bc08      	pop	{r3}
 80044e4:	469e      	mov	lr, r3
 80044e6:	4770      	bx	lr
