{"vcs1":{"timestamp_begin":1683485374.900916251, "rt":2.48, "ut":0.68, "st":0.25}}
{"vcselab":{"timestamp_begin":1683485377.472973844, "rt":1.89, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1683485379.447505303, "rt":0.77, "ut":0.41, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683485374.238834432}
{"VCS_COMP_START_TIME": 1683485374.238834432}
{"VCS_COMP_END_TIME": 1683485382.324672200}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350500}}
{"stitch_vcselab": {"peak_mem": 222288}}
