module PC(clk, address , outPC);
	reg [31:0] pc;
	input [31:0] address;
	input clk;
	output reg [31:0] out;
	
	initial pc = 0;
	
	always @(address)
		begin
			pc = address;
		end
	
	always @(clk)
		begin
			outPC = pc ;
		end
endmodule 