library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity counterdb is
	Port ( clk : in std_logic;
			 btn : in std_logic;
			 data : out std_logic_vector(7 downto 0)
		   );
end counterdb;
			