V3 28
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/bucleFor.vhd 2023/06/29.06:15:51 P.20131013
EN work/bucleFor 1688019354 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/bucleFor.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/bucleFor/Behavioral 1688019355 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/bucleFor.vhd \
      EN work/bucleFor 1688019354
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/comparador.vhd 2023/06/28.12:30:57 P.20131013
EN work/comparador 1687956288 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/comparador.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/comparador/nombreArquitectura 1687956289 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/comparador.vhd \
      EN work/comparador 1687956288
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxCase.vhd 2023/06/28.12:35:08 P.20131013
EN work/demuxCase 1687956297 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxCase.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/demuxCase/nombreArquitectura 1687956298 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxCase.vhd \
      EN work/demuxCase 1687956297
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxIf.vhd 2023/06/28.12:39:20 P.20131013
EN work/demuxIf 1687956303 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxIf.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/demuxIf/nombreArquitectura 1687956304 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/demuxIf.vhd \
      EN work/demuxIf 1687956303
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxBucleWhile.vhd 2023/06/29.06:32:32 P.20131013
EN work/muxBucleWhile 1688020356 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxBucleWhile.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/muxBucleWhile/Behavioral 1688020357 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxBucleWhile.vhd \
      EN work/muxBucleWhile 1688020356
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxCase.vhd 2023/06/28.12:42:27 P.20131013
EN work/muxCase 1687956307 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxCase.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/muxCase/nombreArquitectura 1687956308 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxCase.vhd \
      EN work/muxCase 1687956307
FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxIf.vhd 2023/06/28.12:42:57 P.20131013
EN work/muxIf 1687956313 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxIf.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/muxIf/nombreArquitectura 1687956314 \
      FL /home/ise/Aprendiendo/VHDL_Verilog/3.-DemuxMuxComparadorVHDL/muxIf.vhd \
      EN work/muxIf 1687956313
FL C:/electDigit/demuxMuxComparadorVHDL/comparador.vhd 2020/04/17.01:19:36 P.20131013
FL C:/electDigit/demuxMuxComparadorVHDL/demuxCase.vhd 2020/04/17.01:09:24 P.20131013
FL C:/electDigit/demuxMuxComparadorVHDL/demuxIf.vhd 2020/04/17.01:32:03 P.20131013
AR work/demuxIf/Behavioral -1 FL C:/electDigit/demuxMuxComparadorVHDL/demuxIf.vhd \
      EN work/demuxIf 1687956303
FL C:/electDigit/demuxMuxComparadorVHDL/muxCase.vhd 2020/04/17.01:32:47 P.20131013
AR work/muxCase/Behavioral -1 FL C:/electDigit/demuxMuxComparadorVHDL/muxCase.vhd \
      EN work/muxCase 1687956307
FL C:/electDigit/demuxMuxComparadorVHDL/muxIf.vhd 2020/04/17.01:32:55 P.20131013
