{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586775190853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586775190926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586775190963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586775190963 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1586775191411 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586775191429 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "TD_CLK27 " "Reserve pin assignment ignored because of existing pin with name \"TD_CLK27\"" {  } { { "m:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "m:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/" { { 0 { 0 ""} 0 550 9695 10437 0 0 }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1586775191674 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1586775191676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586775191678 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1586775191795 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586775200429 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1731 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1731 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1586775200989 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 32 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1586775200989 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586775200989 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586775201541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586775201592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586775201602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586775201632 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586775201653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586775201653 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586775201663 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203307 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1586775203307 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1586775203307 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586775203372 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Divided_Clk:Divided_Clk_7200\|outclk Divided_Clk:Divided_Clk_7200\|outclk " "create_clock -period 40.000 -name Divided_Clk:Divided_Clk_7200\|outclk Divided_Clk:Divided_Clk_7200\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name TD_CLK27 TD_CLK27 " "create_clock -period 40.000 -name TD_CLK27 TD_CLK27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name CLK_25 CLK_25 " "create_clock -period 40.000 -name CLK_25 CLK_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203381 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1586775203381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586775203382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1586775203485 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1586775203488 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       CLK_25 " "  40.000       CLK_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Divided_Clk:Divided_Clk_7200\|outclk " "  40.000 Divided_Clk:Divided_Clk_7200\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:ps2c_doublsync\|reg2 " "  40.000 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready " "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000     TD_CLK27 " "  40.000     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586775203490 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1586775203490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586775204062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1586775204074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586775204074 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1586775204202 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586775205449 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 535 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 535 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586775209294 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1586775210894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586775211545 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586775211595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586775211595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586775211610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586775212486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1586775212502 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586775212502 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "m:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586775213156 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586775213156 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586775213159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586775217995 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586775220113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586775231493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operat