# VHDL-Pipelining
 Developed and implemented a MIPS processor in VHDL, incorporating key components including the ALU, register file, and control unit. Used ModelSim for simulation and verification, achieving successful synthesis and timing analysis.
