
Lab_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d98  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ec  08008f68  08008f68  00018f68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009754  08009754  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009754  08009754  00019754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800975c  0800975c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800975c  0800975c  0001975c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009760  08009760  00019760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009764  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000988  200001e4  08009948  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b6c  08009948  00020b6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001192d  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000260d  00000000  00000000  00031b41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00034150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed8  00000000  00000000  00035120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002486e  00000000  00000000  00035ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d3c  00000000  00000000  0005a866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0cd6  00000000  00000000  0006d5a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014e278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005634  00000000  00000000  0014e2c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008f50 	.word	0x08008f50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08008f50 	.word	0x08008f50

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	0000      	movs	r0, r0
	...

08000f90 <generate_sin>:
void handle_command(char* command);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void generate_sin(float ampl, float offset, float freq) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f9a:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f9e:	ed87 1a01 	vstr	s2, [r7, #4]
	float omega = 2.0f * M_PI * freq / SAMPLE_RATE;
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff faf0 	bl	8000588 <__aeabi_f2d>
 8000fa8:	a331      	add	r3, pc, #196	; (adr r3, 8001070 <generate_sin+0xe0>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff fb43 	bl	8000638 <__aeabi_dmul>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	4b28      	ldr	r3, [pc, #160]	; (8001060 <generate_sin+0xd0>)
 8000fc0:	f7ff fc64 	bl	800088c <__aeabi_ddiv>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f7ff fe0c 	bl	8000be8 <__aeabi_d2f>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < SAMPLE_RATE; i++) {
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
 8000fd8:	e036      	b.n	8001048 <generate_sin+0xb8>
		float value = offset + ampl * sinf(omega * i);
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	ee07 3a90 	vmov	s15, r3
 8000fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fec:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff0:	f007 fa52 	bl	8008498 <sinf>
 8000ff4:	eeb0 7a40 	vmov.f32	s14, s0
 8000ff8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ffc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001000:	ed97 7a02 	vldr	s14, [r7, #8]
 8001004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001008:	edc7 7a05 	vstr	s15, [r7, #20]
		value = (value + ampl) / (2 * VREF);
 800100c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001010:	edd7 7a03 	vldr	s15, [r7, #12]
 8001014:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001018:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001064 <generate_sin+0xd4>
 800101c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001020:	edc7 7a05 	vstr	s15, [r7, #20]
		sine[i] = (uint16_t)(value * 4095);
 8001024:	edd7 7a05 	vldr	s15, [r7, #20]
 8001028:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001068 <generate_sin+0xd8>
 800102c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001034:	ee17 3a90 	vmov	r3, s15
 8001038:	b299      	uxth	r1, r3
 800103a:	4a0c      	ldr	r2, [pc, #48]	; (800106c <generate_sin+0xdc>)
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < SAMPLE_RATE; i++) {
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	3301      	adds	r3, #1
 8001046:	61fb      	str	r3, [r7, #28]
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800104e:	dbc4      	blt.n	8000fda <generate_sin+0x4a>
	}
}
 8001050:	bf00      	nop
 8001052:	bf00      	nop
 8001054:	3720      	adds	r7, #32
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	f3af 8000 	nop.w
 8001060:	408f4000 	.word	0x408f4000
 8001064:	40d33333 	.word	0x40d33333
 8001068:	457ff000 	.word	0x457ff000
 800106c:	20000348 	.word	0x20000348
 8001070:	54442d18 	.word	0x54442d18
 8001074:	401921fb 	.word	0x401921fb

08001078 <handle_invalid_command>:


void handle_invalid_command() {
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(&huart2, (uint8_t *)INVALID_COMMAND, strlen(INVALID_COMMAND));
 800107c:	220f      	movs	r2, #15
 800107e:	4903      	ldr	r1, [pc, #12]	; (800108c <handle_invalid_command+0x14>)
 8001080:	4803      	ldr	r0, [pc, #12]	; (8001090 <handle_invalid_command+0x18>)
 8001082:	f003 fb60 	bl	8004746 <HAL_UART_Transmit_IT>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	08008f68 	.word	0x08008f68
 8001090:	20000304 	.word	0x20000304
 8001094:	00000000 	.word	0x00000000

08001098 <handle_command>:


void handle_command(char* command) {
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	if (command[0] == FREQUENCY_SYMBOL && command[4] == AMPLITUDE_SYMBOL) {
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b46      	cmp	r3, #70	; 0x46
 80010a6:	d169      	bne.n	800117c <handle_command+0xe4>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3304      	adds	r3, #4
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b41      	cmp	r3, #65	; 0x41
 80010b0:	d164      	bne.n	800117c <handle_command+0xe4>
		f = (float)((command[1] - '0') * 100 + (command[2] - '0') * 10 + command[3] - '0');
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3301      	adds	r3, #1
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	3b30      	subs	r3, #48	; 0x30
 80010ba:	2264      	movs	r2, #100	; 0x64
 80010bc:	fb02 f103 	mul.w	r1, r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3302      	adds	r3, #2
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80010ca:	4613      	mov	r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	4413      	add	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	440b      	add	r3, r1
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	3203      	adds	r2, #3
 80010d8:	7812      	ldrb	r2, [r2, #0]
 80010da:	4413      	add	r3, r2
 80010dc:	3b30      	subs	r3, #48	; 0x30
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e6:	4b2c      	ldr	r3, [pc, #176]	; (8001198 <handle_command+0x100>)
 80010e8:	edc3 7a00 	vstr	s15, [r3]
		amplitude = command[5] - '0' + (command[7] - '0') * 0.1;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3305      	adds	r3, #5
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	3b30      	subs	r3, #48	; 0x30
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fa35 	bl	8000564 <__aeabi_i2d>
 80010fa:	4604      	mov	r4, r0
 80010fc:	460d      	mov	r5, r1
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3307      	adds	r3, #7
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	3b30      	subs	r3, #48	; 0x30
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa2c 	bl	8000564 <__aeabi_i2d>
 800110c:	a320      	add	r3, pc, #128	; (adr r3, 8001190 <handle_command+0xf8>)
 800110e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001112:	f7ff fa91 	bl	8000638 <__aeabi_dmul>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4620      	mov	r0, r4
 800111c:	4629      	mov	r1, r5
 800111e:	f7ff f8d5 	bl	80002cc <__adddf3>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4610      	mov	r0, r2
 8001128:	4619      	mov	r1, r3
 800112a:	f7ff fd5d 	bl	8000be8 <__aeabi_d2f>
 800112e:	4603      	mov	r3, r0
 8001130:	4a1a      	ldr	r2, [pc, #104]	; (800119c <handle_command+0x104>)
 8001132:	6013      	str	r3, [r2, #0]
		if (amplitude > VREF) {
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <handle_command+0x104>)
 8001136:	edd3 7a00 	vldr	s15, [r3]
 800113a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80011a0 <handle_command+0x108>
 800113e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	dd02      	ble.n	800114e <handle_command+0xb6>
			amplitude = VREF;
 8001148:	4b14      	ldr	r3, [pc, #80]	; (800119c <handle_command+0x104>)
 800114a:	4a16      	ldr	r2, [pc, #88]	; (80011a4 <handle_command+0x10c>)
 800114c:	601a      	str	r2, [r3, #0]
		}
		generate_sin(amplitude, offs, f);
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <handle_command+0x104>)
 8001150:	edd3 7a00 	vldr	s15, [r3]
 8001154:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <handle_command+0x110>)
 8001156:	ed93 7a00 	vldr	s14, [r3]
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <handle_command+0x100>)
 800115c:	edd3 6a00 	vldr	s13, [r3]
 8001160:	eeb0 1a66 	vmov.f32	s2, s13
 8001164:	eef0 0a47 	vmov.f32	s1, s14
 8001168:	eeb0 0a67 	vmov.f32	s0, s15
 800116c:	f7ff ff10 	bl	8000f90 <generate_sin>
		HAL_UART_Transmit_IT(&huart2, (uint8_t *)SUCCESSFUL, strlen(SUCCESSFUL));
 8001170:	220a      	movs	r2, #10
 8001172:	490e      	ldr	r1, [pc, #56]	; (80011ac <handle_command+0x114>)
 8001174:	480e      	ldr	r0, [pc, #56]	; (80011b0 <handle_command+0x118>)
 8001176:	f003 fae6 	bl	8004746 <HAL_UART_Transmit_IT>
 800117a:	e002      	b.n	8001182 <handle_command+0xea>
	} else {
		handle_invalid_command();
 800117c:	f7ff ff7c 	bl	8001078 <handle_invalid_command>
	}
}
 8001180:	bf00      	nop
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bdb0      	pop	{r4, r5, r7, pc}
 800118a:	bf00      	nop
 800118c:	f3af 8000 	nop.w
 8001190:	9999999a 	.word	0x9999999a
 8001194:	3fb99999 	.word	0x3fb99999
 8001198:	20000004 	.word	0x20000004
 800119c:	20000000 	.word	0x20000000
 80011a0:	40533333 	.word	0x40533333
 80011a4:	40533333 	.word	0x40533333
 80011a8:	20000b1c 	.word	0x20000b1c
 80011ac:	08008f78 	.word	0x08008f78
 80011b0:	20000304 	.word	0x20000304

080011b4 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) {
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a10      	ldr	r2, [pc, #64]	; (8001204 <HAL_ADC_ConvCpltCallback+0x50>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d11a      	bne.n	80011fc <HAL_ADC_ConvCpltCallback+0x48>
    	adc_voltage = VREF * adcData[0] / 4095.0;
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_ADC_ConvCpltCallback+0x54>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011d2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800120c <HAL_ADC_ConvCpltCallback+0x58>
 80011d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011da:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001210 <HAL_ADC_ConvCpltCallback+0x5c>
 80011de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <HAL_ADC_ConvCpltCallback+0x60>)
 80011e4:	edc3 7a00 	vstr	s15, [r3]
    	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcData, ADC_BUFFER_SIZE) != HAL_OK) {
 80011e8:	2201      	movs	r2, #1
 80011ea:	4907      	ldr	r1, [pc, #28]	; (8001208 <HAL_ADC_ConvCpltCallback+0x54>)
 80011ec:	480a      	ldr	r0, [pc, #40]	; (8001218 <HAL_ADC_ConvCpltCallback+0x64>)
 80011ee:	f000 fe09 	bl	8001e04 <HAL_ADC_Start_DMA>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_ADC_ConvCpltCallback+0x48>
    		  Error_Handler();
 80011f8:	f000 fa98 	bl	800172c <Error_Handler>
    	}
    }
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40012000 	.word	0x40012000
 8001208:	20000b4c 	.word	0x20000b4c
 800120c:	40533333 	.word	0x40533333
 8001210:	457ff000 	.word	0x457ff000
 8001214:	20000b50 	.word	0x20000b50
 8001218:	20000200 	.word	0x20000200

0800121c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
 8001222:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a1d      	ldr	r2, [pc, #116]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d133      	bne.n	8001296 <HAL_TIM_PeriodElapsedCallback+0x7a>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, sine[sample_index]);
 800122e:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001236:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	481b      	ldr	r0, [pc, #108]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001240:	f001 fb93 	bl	800296a <HAL_DAC_SetValue>
		sample_index = (sample_index + 1) % SAMPLE_RATE;
 8001244:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a19      	ldr	r2, [pc, #100]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800124c:	fb82 1203 	smull	r1, r2, r2, r3
 8001250:	1191      	asrs	r1, r2, #6
 8001252:	17da      	asrs	r2, r3, #31
 8001254:	1a8a      	subs	r2, r1, r2
 8001256:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800125a:	fb01 f202 	mul.w	r2, r1, r2
 800125e:	1a9a      	subs	r2, r3, r2
 8001260:	b292      	uxth	r2, r2
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001264:	801a      	strh	r2, [r3, #0]

		snprintf((char*)txData, sizeof(txData), "v:%f\r\n", adc_voltage);
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f98c 	bl	8000588 <__aeabi_f2d>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	e9cd 2300 	strd	r2, r3, [sp]
 8001278:	4a0f      	ldr	r2, [pc, #60]	; (80012b8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800127a:	2120      	movs	r1, #32
 800127c:	480f      	ldr	r0, [pc, #60]	; (80012bc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800127e:	f004 fe6d 	bl	8005f5c <sniprintf>
		HAL_UART_Transmit_IT(&huart2, txData, strlen((char*)txData));
 8001282:	480e      	ldr	r0, [pc, #56]	; (80012bc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001284:	f7fe ffc4 	bl	8000210 <strlen>
 8001288:	4603      	mov	r3, r0
 800128a:	b29b      	uxth	r3, r3
 800128c:	461a      	mov	r2, r3
 800128e:	490b      	ldr	r1, [pc, #44]	; (80012bc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001292:	f003 fa58 	bl	8004746 <HAL_UART_Transmit_IT>
	}
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40001000 	.word	0x40001000
 80012a4:	20000b18 	.word	0x20000b18
 80012a8:	20000348 	.word	0x20000348
 80012ac:	200002a8 	.word	0x200002a8
 80012b0:	10624dd3 	.word	0x10624dd3
 80012b4:	20000b50 	.word	0x20000b50
 80012b8:	08008f84 	.word	0x08008f84
 80012bc:	20000b2c 	.word	0x20000b2c
 80012c0:	20000304 	.word	0x20000304

080012c4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a14      	ldr	r2, [pc, #80]	; (8001324 <HAL_UART_RxCpltCallback+0x60>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d122      	bne.n	800131c <HAL_UART_RxCpltCallback+0x58>
		if (rxData[0] == START_SYMBOL && rxData[9] == END_SYMBOL) {
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <HAL_UART_RxCpltCallback+0x64>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b53      	cmp	r3, #83	; 0x53
 80012dc:	d112      	bne.n	8001304 <HAL_UART_RxCpltCallback+0x40>
 80012de:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_UART_RxCpltCallback+0x64>)
 80012e0:	7a5b      	ldrb	r3, [r3, #9]
 80012e2:	2b45      	cmp	r3, #69	; 0x45
 80012e4:	d10e      	bne.n	8001304 <HAL_UART_RxCpltCallback+0x40>
			char command[COMMAND_SIZE + 1];
			strncpy(command, (char *)&rxData[1], COMMAND_SIZE);
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	2208      	movs	r2, #8
 80012ec:	490f      	ldr	r1, [pc, #60]	; (800132c <HAL_UART_RxCpltCallback+0x68>)
 80012ee:	4618      	mov	r0, r3
 80012f0:	f004 fe68 	bl	8005fc4 <strncpy>
			command[COMMAND_SIZE] = '\0';
 80012f4:	2300      	movs	r3, #0
 80012f6:	753b      	strb	r3, [r7, #20]
			handle_command(command);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fecb 	bl	8001098 <handle_command>
		if (rxData[0] == START_SYMBOL && rxData[9] == END_SYMBOL) {
 8001302:	e001      	b.n	8001308 <HAL_UART_RxCpltCallback+0x44>
		} else {
			handle_invalid_command();
 8001304:	f7ff feb8 	bl	8001078 <handle_invalid_command>
		}
		memset(rxData, 0, sizeof(rxData));
 8001308:	220a      	movs	r2, #10
 800130a:	2100      	movs	r1, #0
 800130c:	4806      	ldr	r0, [pc, #24]	; (8001328 <HAL_UART_RxCpltCallback+0x64>)
 800130e:	f004 f9b3 	bl	8005678 <memset>
		HAL_UART_Receive_IT(&huart2, rxData, sizeof(rxData));
 8001312:	220a      	movs	r2, #10
 8001314:	4904      	ldr	r1, [pc, #16]	; (8001328 <HAL_UART_RxCpltCallback+0x64>)
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <HAL_UART_RxCpltCallback+0x6c>)
 8001318:	f003 fa5a 	bl	80047d0 <HAL_UART_Receive_IT>
	}
}
 800131c:	bf00      	nop
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40004400 	.word	0x40004400
 8001328:	20000b20 	.word	0x20000b20
 800132c:	20000b21 	.word	0x20000b21
 8001330:	20000304 	.word	0x20000304

08001334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001338:	f000 fcae 	bl	8001c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133c:	f000 f858 	bl	80013f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001340:	f000 f9be 	bl	80016c0 <MX_GPIO_Init>
  MX_TIM6_Init();
 8001344:	f000 f93c 	bl	80015c0 <MX_TIM6_Init>
  MX_DAC_Init();
 8001348:	f000 f910 	bl	800156c <MX_DAC_Init>
  MX_DMA_Init();
 800134c:	f000 f998 	bl	8001680 <MX_DMA_Init>
  MX_ADC1_Init();
 8001350:	f000 f8ba 	bl	80014c8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001354:	f000 f96a 	bl	800162c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  if (amplitude > VREF) {
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <main+0x90>)
 800135a:	edd3 7a00 	vldr	s15, [r3]
 800135e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80013c8 <main+0x94>
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	dd02      	ble.n	8001372 <main+0x3e>
  	  amplitude = VREF;
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <main+0x90>)
 800136e:	4a17      	ldr	r2, [pc, #92]	; (80013cc <main+0x98>)
 8001370:	601a      	str	r2, [r3, #0]
  }
  generate_sin(amplitude, offs, f);
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <main+0x90>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <main+0x9c>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <main+0xa0>)
 8001380:	edd3 6a00 	vldr	s13, [r3]
 8001384:	eeb0 1a66 	vmov.f32	s2, s13
 8001388:	eef0 0a47 	vmov.f32	s1, s14
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	f7ff fdfe 	bl	8000f90 <generate_sin>

  HAL_TIM_Base_Start_IT(&htim6);
 8001394:	4810      	ldr	r0, [pc, #64]	; (80013d8 <main+0xa4>)
 8001396:	f002 feb9 	bl	800410c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, rxData, sizeof(rxData));
 800139a:	220a      	movs	r2, #10
 800139c:	490f      	ldr	r1, [pc, #60]	; (80013dc <main+0xa8>)
 800139e:	4810      	ldr	r0, [pc, #64]	; (80013e0 <main+0xac>)
 80013a0:	f003 fa16 	bl	80047d0 <HAL_UART_Receive_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80013a4:	2100      	movs	r1, #0
 80013a6:	480f      	ldr	r0, [pc, #60]	; (80013e4 <main+0xb0>)
 80013a8:	f001 fa33 	bl	8002812 <HAL_DAC_Start>

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcData, ADC_BUFFER_SIZE) != HAL_OK) {
 80013ac:	2201      	movs	r2, #1
 80013ae:	490e      	ldr	r1, [pc, #56]	; (80013e8 <main+0xb4>)
 80013b0:	480e      	ldr	r0, [pc, #56]	; (80013ec <main+0xb8>)
 80013b2:	f000 fd27 	bl	8001e04 <HAL_ADC_Start_DMA>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <main+0x8c>
          Error_Handler();
 80013bc:	f000 f9b6 	bl	800172c <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <main+0x8c>
 80013c2:	bf00      	nop
 80013c4:	20000000 	.word	0x20000000
 80013c8:	40533333 	.word	0x40533333
 80013cc:	40533333 	.word	0x40533333
 80013d0:	20000b1c 	.word	0x20000b1c
 80013d4:	20000004 	.word	0x20000004
 80013d8:	200002bc 	.word	0x200002bc
 80013dc:	20000b20 	.word	0x20000b20
 80013e0:	20000304 	.word	0x20000304
 80013e4:	200002a8 	.word	0x200002a8
 80013e8:	20000b4c 	.word	0x20000b4c
 80013ec:	20000200 	.word	0x20000200

080013f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b094      	sub	sp, #80	; 0x50
 80013f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	2234      	movs	r2, #52	; 0x34
 80013fc:	2100      	movs	r1, #0
 80013fe:	4618      	mov	r0, r3
 8001400:	f004 f93a 	bl	8005678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <SystemClock_Config+0xd0>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141c:	4a28      	ldr	r2, [pc, #160]	; (80014c0 <SystemClock_Config+0xd0>)
 800141e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001422:	6413      	str	r3, [r2, #64]	; 0x40
 8001424:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <SystemClock_Config+0xd0>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001430:	2300      	movs	r3, #0
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	4b23      	ldr	r3, [pc, #140]	; (80014c4 <SystemClock_Config+0xd4>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a22      	ldr	r2, [pc, #136]	; (80014c4 <SystemClock_Config+0xd4>)
 800143a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <SystemClock_Config+0xd4>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001448:	603b      	str	r3, [r7, #0]
 800144a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800144c:	2301      	movs	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001454:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001456:	2302      	movs	r3, #2
 8001458:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800145a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800145e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001460:	2306      	movs	r3, #6
 8001462:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 150;
 8001464:	2396      	movs	r3, #150	; 0x96
 8001466:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001468:	2302      	movs	r3, #2
 800146a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800146c:	2302      	movs	r3, #2
 800146e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001470:	2302      	movs	r3, #2
 8001472:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001474:	f107 031c 	add.w	r3, r7, #28
 8001478:	4618      	mov	r0, r3
 800147a:	f002 fb59 	bl	8003b30 <HAL_RCC_OscConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001484:	f000 f952 	bl	800172c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001488:	230f      	movs	r3, #15
 800148a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800148c:	2302      	movs	r3, #2
 800148e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001494:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001498:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800149a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800149e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014a0:	f107 0308 	add.w	r3, r7, #8
 80014a4:	2104      	movs	r1, #4
 80014a6:	4618      	mov	r0, r3
 80014a8:	f002 f87e 	bl	80035a8 <HAL_RCC_ClockConfig>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80014b2:	f000 f93b 	bl	800172c <Error_Handler>
  }
}
 80014b6:	bf00      	nop
 80014b8:	3750      	adds	r7, #80	; 0x50
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40007000 	.word	0x40007000

080014c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ce:	463b      	mov	r3, r7
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014da:	4b21      	ldr	r3, [pc, #132]	; (8001560 <MX_ADC1_Init+0x98>)
 80014dc:	4a21      	ldr	r2, [pc, #132]	; (8001564 <MX_ADC1_Init+0x9c>)
 80014de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <MX_ADC1_Init+0x98>)
 80014e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014e8:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <MX_ADC1_Init+0x98>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ee:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014f4:	4b1a      	ldr	r3, [pc, #104]	; (8001560 <MX_ADC1_Init+0x98>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014fa:	4b19      	ldr	r3, [pc, #100]	; (8001560 <MX_ADC1_Init+0x98>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001502:	4b17      	ldr	r3, [pc, #92]	; (8001560 <MX_ADC1_Init+0x98>)
 8001504:	2200      	movs	r2, #0
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001508:	4b15      	ldr	r3, [pc, #84]	; (8001560 <MX_ADC1_Init+0x98>)
 800150a:	4a17      	ldr	r2, [pc, #92]	; (8001568 <MX_ADC1_Init+0xa0>)
 800150c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800150e:	4b14      	ldr	r3, [pc, #80]	; (8001560 <MX_ADC1_Init+0x98>)
 8001510:	2200      	movs	r2, #0
 8001512:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001514:	4b12      	ldr	r3, [pc, #72]	; (8001560 <MX_ADC1_Init+0x98>)
 8001516:	2201      	movs	r2, #1
 8001518:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800151a:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_ADC1_Init+0x98>)
 800151c:	2200      	movs	r2, #0
 800151e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001522:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <MX_ADC1_Init+0x98>)
 8001524:	2201      	movs	r2, #1
 8001526:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001528:	480d      	ldr	r0, [pc, #52]	; (8001560 <MX_ADC1_Init+0x98>)
 800152a:	f000 fc27 	bl	8001d7c <HAL_ADC_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001534:	f000 f8fa 	bl	800172c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001538:	230c      	movs	r3, #12
 800153a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800153c:	2301      	movs	r3, #1
 800153e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001544:	463b      	mov	r3, r7
 8001546:	4619      	mov	r1, r3
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_ADC1_Init+0x98>)
 800154a:	f000 fd7f 	bl	800204c <HAL_ADC_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001554:	f000 f8ea 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000200 	.word	0x20000200
 8001564:	40012000 	.word	0x40012000
 8001568:	0f000001 	.word	0x0f000001

0800156c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001572:	463b      	mov	r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_DAC_Init+0x4c>)
 800157c:	4a0f      	ldr	r2, [pc, #60]	; (80015bc <MX_DAC_Init+0x50>)
 800157e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001580:	480d      	ldr	r0, [pc, #52]	; (80015b8 <MX_DAC_Init+0x4c>)
 8001582:	f001 f924 	bl	80027ce <HAL_DAC_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800158c:	f000 f8ce 	bl	800172c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	2200      	movs	r2, #0
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	; (80015b8 <MX_DAC_Init+0x4c>)
 80015a0:	f001 fa12 	bl	80029c8 <HAL_DAC_ConfigChannel>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80015aa:	f000 f8bf 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200002a8 	.word	0x200002a8
 80015bc:	40007400 	.word	0x40007400

080015c0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c6:	463b      	mov	r3, r7
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <MX_TIM6_Init+0x64>)
 80015d0:	4a15      	ldr	r2, [pc, #84]	; (8001628 <MX_TIM6_Init+0x68>)
 80015d2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 74;
 80015d4:	4b13      	ldr	r3, [pc, #76]	; (8001624 <MX_TIM6_Init+0x64>)
 80015d6:	224a      	movs	r2, #74	; 0x4a
 80015d8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b12      	ldr	r3, [pc, #72]	; (8001624 <MX_TIM6_Init+0x64>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80015e0:	4b10      	ldr	r3, [pc, #64]	; (8001624 <MX_TIM6_Init+0x64>)
 80015e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015e6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e8:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <MX_TIM6_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015ee:	480d      	ldr	r0, [pc, #52]	; (8001624 <MX_TIM6_Init+0x64>)
 80015f0:	f002 fd3c 	bl	800406c <HAL_TIM_Base_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80015fa:	f000 f897 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001606:	463b      	mov	r3, r7
 8001608:	4619      	mov	r1, r3
 800160a:	4806      	ldr	r0, [pc, #24]	; (8001624 <MX_TIM6_Init+0x64>)
 800160c:	f002 ffbe 	bl	800458c <HAL_TIMEx_MasterConfigSynchronization>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001616:	f000 f889 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200002bc 	.word	0x200002bc
 8001628:	40001000 	.word	0x40001000

0800162c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001630:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001632:	4a11      	ldr	r2, [pc, #68]	; (8001678 <MX_USART2_UART_Init+0x4c>)
 8001634:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 900000;
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001638:	4a10      	ldr	r2, [pc, #64]	; (800167c <MX_USART2_UART_Init+0x50>)
 800163a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <MX_USART2_UART_Init+0x48>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <MX_USART2_UART_Init+0x48>)
 800164a:	2200      	movs	r2, #0
 800164c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001650:	220c      	movs	r2, #12
 8001652:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_USART2_UART_Init+0x48>)
 800165c:	2200      	movs	r2, #0
 800165e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	; (8001674 <MX_USART2_UART_Init+0x48>)
 8001662:	f003 f823 	bl	80046ac <HAL_UART_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 800166c:	f000 f85e 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000304 	.word	0x20000304
 8001678:	40004400 	.word	0x40004400
 800167c:	000dbba0 	.word	0x000dbba0

08001680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_DMA_Init+0x3c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <MX_DMA_Init+0x3c>)
 8001690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001694:	6313      	str	r3, [r2, #48]	; 0x30
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_DMA_Init+0x3c>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	2038      	movs	r0, #56	; 0x38
 80016a8:	f001 f85b 	bl	8002762 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016ac:	2038      	movs	r0, #56	; 0x38
 80016ae:	f001 f874 	bl	800279a <HAL_NVIC_EnableIRQ>

}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40023800 	.word	0x40023800

080016c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b17      	ldr	r3, [pc, #92]	; (8001728 <MX_GPIO_Init+0x68>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a16      	ldr	r2, [pc, #88]	; (8001728 <MX_GPIO_Init+0x68>)
 80016d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <MX_GPIO_Init+0x68>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_GPIO_Init+0x68>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a0f      	ldr	r2, [pc, #60]	; (8001728 <MX_GPIO_Init+0x68>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <MX_GPIO_Init+0x68>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_GPIO_Init+0x68>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a08      	ldr	r2, [pc, #32]	; (8001728 <MX_GPIO_Init+0x68>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_GPIO_Init+0x68>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

}
 800171a:	bf00      	nop
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001730:	b672      	cpsid	i
}
 8001732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001734:	e7fe      	b.n	8001734 <Error_Handler+0x8>
	...

08001738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	4b10      	ldr	r3, [pc, #64]	; (8001784 <HAL_MspInit+0x4c>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001746:	4a0f      	ldr	r2, [pc, #60]	; (8001784 <HAL_MspInit+0x4c>)
 8001748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800174c:	6453      	str	r3, [r2, #68]	; 0x44
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <HAL_MspInit+0x4c>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_MspInit+0x4c>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	4a08      	ldr	r2, [pc, #32]	; (8001784 <HAL_MspInit+0x4c>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	; 0x40
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <HAL_MspInit+0x4c>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800

08001788 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08a      	sub	sp, #40	; 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a2e      	ldr	r2, [pc, #184]	; (8001860 <HAL_ADC_MspInit+0xd8>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d156      	bne.n	8001858 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b2:	4a2c      	ldr	r2, [pc, #176]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b8:	6453      	str	r3, [r2, #68]	; 0x44
 80017ba:	4b2a      	ldr	r3, [pc, #168]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
 80017ca:	4b26      	ldr	r3, [pc, #152]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a25      	ldr	r2, [pc, #148]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017d0:	f043 0304 	orr.w	r3, r3, #4
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b23      	ldr	r3, [pc, #140]	; (8001864 <HAL_ADC_MspInit+0xdc>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017e2:	2304      	movs	r3, #4
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e6:	2303      	movs	r3, #3
 80017e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	4619      	mov	r1, r3
 80017f4:	481c      	ldr	r0, [pc, #112]	; (8001868 <HAL_ADC_MspInit+0xe0>)
 80017f6:	f001 fd43 	bl	8003280 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	; (800186c <HAL_ADC_MspInit+0xe4>)
 80017fc:	4a1c      	ldr	r2, [pc, #112]	; (8001870 <HAL_ADC_MspInit+0xe8>)
 80017fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001802:	2200      	movs	r2, #0
 8001804:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001806:	4b19      	ldr	r3, [pc, #100]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800180c:	4b17      	ldr	r3, [pc, #92]	; (800186c <HAL_ADC_MspInit+0xe4>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001814:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001818:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800181a:	4b14      	ldr	r3, [pc, #80]	; (800186c <HAL_ADC_MspInit+0xe4>)
 800181c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001820:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001824:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001828:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800182a:	4b10      	ldr	r3, [pc, #64]	; (800186c <HAL_ADC_MspInit+0xe4>)
 800182c:	2200      	movs	r2, #0
 800182e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001830:	4b0e      	ldr	r3, [pc, #56]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001832:	2200      	movs	r2, #0
 8001834:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001838:	2200      	movs	r2, #0
 800183a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800183c:	480b      	ldr	r0, [pc, #44]	; (800186c <HAL_ADC_MspInit+0xe4>)
 800183e:	f001 f91d 	bl	8002a7c <HAL_DMA_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001848:	f7ff ff70 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a07      	ldr	r2, [pc, #28]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001850:	639a      	str	r2, [r3, #56]	; 0x38
 8001852:	4a06      	ldr	r2, [pc, #24]	; (800186c <HAL_ADC_MspInit+0xe4>)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001858:	bf00      	nop
 800185a:	3728      	adds	r7, #40	; 0x28
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40012000 	.word	0x40012000
 8001864:	40023800 	.word	0x40023800
 8001868:	40020800 	.word	0x40020800
 800186c:	20000248 	.word	0x20000248
 8001870:	40026410 	.word	0x40026410

08001874 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	; 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1b      	ldr	r2, [pc, #108]	; (8001900 <HAL_DAC_MspInit+0x8c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d12f      	bne.n	80018f6 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <HAL_DAC_MspInit+0x90>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	4a19      	ldr	r2, [pc, #100]	; (8001904 <HAL_DAC_MspInit+0x90>)
 80018a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80018a4:	6413      	str	r3, [r2, #64]	; 0x40
 80018a6:	4b17      	ldr	r3, [pc, #92]	; (8001904 <HAL_DAC_MspInit+0x90>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	4b13      	ldr	r3, [pc, #76]	; (8001904 <HAL_DAC_MspInit+0x90>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <HAL_DAC_MspInit+0x90>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b10      	ldr	r3, [pc, #64]	; (8001904 <HAL_DAC_MspInit+0x90>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ce:	2310      	movs	r3, #16
 80018d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d2:	2303      	movs	r3, #3
 80018d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4809      	ldr	r0, [pc, #36]	; (8001908 <HAL_DAC_MspInit+0x94>)
 80018e2:	f001 fccd 	bl	8003280 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	2036      	movs	r0, #54	; 0x36
 80018ec:	f000 ff39 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018f0:	2036      	movs	r0, #54	; 0x36
 80018f2:	f000 ff52 	bl	800279a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80018f6:	bf00      	nop
 80018f8:	3728      	adds	r7, #40	; 0x28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40007400 	.word	0x40007400
 8001904:	40023800 	.word	0x40023800
 8001908:	40020000 	.word	0x40020000

0800190c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0e      	ldr	r2, [pc, #56]	; (8001954 <HAL_TIM_Base_MspInit+0x48>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d115      	bne.n	800194a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <HAL_TIM_Base_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	4a0c      	ldr	r2, [pc, #48]	; (8001958 <HAL_TIM_Base_MspInit+0x4c>)
 8001928:	f043 0310 	orr.w	r3, r3, #16
 800192c:	6413      	str	r3, [r2, #64]	; 0x40
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <HAL_TIM_Base_MspInit+0x4c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f003 0310 	and.w	r3, r3, #16
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	2100      	movs	r1, #0
 800193e:	2036      	movs	r0, #54	; 0x36
 8001940:	f000 ff0f 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001944:	2036      	movs	r0, #54	; 0x36
 8001946:	f000 ff28 	bl	800279a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40001000 	.word	0x40001000
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	; 0x28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a1d      	ldr	r2, [pc, #116]	; (80019f0 <HAL_UART_MspInit+0x94>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d133      	bne.n	80019e6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <HAL_UART_MspInit+0x98>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	4a1b      	ldr	r2, [pc, #108]	; (80019f4 <HAL_UART_MspInit+0x98>)
 8001988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800198c:	6413      	str	r3, [r2, #64]	; 0x40
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_UART_MspInit+0x98>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <HAL_UART_MspInit+0x98>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a14      	ldr	r2, [pc, #80]	; (80019f4 <HAL_UART_MspInit+0x98>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_UART_MspInit+0x98>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019b6:	230c      	movs	r3, #12
 80019b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019c6:	2307      	movs	r3, #7
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	4809      	ldr	r0, [pc, #36]	; (80019f8 <HAL_UART_MspInit+0x9c>)
 80019d2:	f001 fc55 	bl	8003280 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	2026      	movs	r0, #38	; 0x26
 80019dc:	f000 fec1 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019e0:	2026      	movs	r0, #38	; 0x26
 80019e2:	f000 feda 	bl	800279a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e6:	bf00      	nop
 80019e8:	3728      	adds	r7, #40	; 0x28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40004400 	.word	0x40004400
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40020000 	.word	0x40020000

080019fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <NMI_Handler+0x4>

08001a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <MemManage_Handler+0x4>

08001a0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a12:	e7fe      	b.n	8001a12 <BusFault_Handler+0x4>

08001a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <UsageFault_Handler+0x4>

08001a1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a48:	f000 f978 	bl	8001d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a54:	4802      	ldr	r0, [pc, #8]	; (8001a60 <USART2_IRQHandler+0x10>)
 8001a56:	f002 feeb 	bl	8004830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000304 	.word	0x20000304

08001a64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <TIM6_DAC_IRQHandler+0x14>)
 8001a6a:	f000 ff24 	bl	80028b6 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8001a6e:	4803      	ldr	r0, [pc, #12]	; (8001a7c <TIM6_DAC_IRQHandler+0x18>)
 8001a70:	f002 fbbc 	bl	80041ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	200002a8 	.word	0x200002a8
 8001a7c:	200002bc 	.word	0x200002bc

08001a80 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <DMA2_Stream0_IRQHandler+0x10>)
 8001a86:	f001 f991 	bl	8002dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000248 	.word	0x20000248

08001a94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
	return 1;
 8001a98:	2301      	movs	r3, #1
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <_kill>:

int _kill(int pid, int sig)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001aae:	f003 fdb9 	bl	8005624 <__errno>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2216      	movs	r2, #22
 8001ab6:	601a      	str	r2, [r3, #0]
	return -1;
 8001ab8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <_exit>:

void _exit (int status)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001acc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ffe7 	bl	8001aa4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ad6:	e7fe      	b.n	8001ad6 <_exit+0x12>

08001ad8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	e00a      	b.n	8001b00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001aea:	f3af 8000 	nop.w
 8001aee:	4601      	mov	r1, r0
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	60ba      	str	r2, [r7, #8]
 8001af6:	b2ca      	uxtb	r2, r1
 8001af8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	3301      	adds	r3, #1
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dbf0      	blt.n	8001aea <_read+0x12>
	}

return len;
 8001b08:	687b      	ldr	r3, [r7, #4]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	e009      	b.n	8001b38 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	1c5a      	adds	r2, r3, #1
 8001b28:	60ba      	str	r2, [r7, #8]
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3301      	adds	r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	dbf1      	blt.n	8001b24 <_write+0x12>
	}
	return len;
 8001b40:	687b      	ldr	r3, [r7, #4]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_close>:

int _close(int file)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
	return -1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
 8001b6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b72:	605a      	str	r2, [r3, #4]
	return 0;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <_isatty>:

int _isatty(int file)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
	return 1;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bbc:	4a14      	ldr	r2, [pc, #80]	; (8001c10 <_sbrk+0x5c>)
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <_sbrk+0x60>)
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc8:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d102      	bne.n	8001bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd0:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <_sbrk+0x64>)
 8001bd2:	4a12      	ldr	r2, [pc, #72]	; (8001c1c <_sbrk+0x68>)
 8001bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bd6:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d207      	bcs.n	8001bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be4:	f003 fd1e 	bl	8005624 <__errno>
 8001be8:	4603      	mov	r3, r0
 8001bea:	220c      	movs	r2, #12
 8001bec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bee:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf2:	e009      	b.n	8001c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <_sbrk+0x64>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bfa:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <_sbrk+0x64>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	4a05      	ldr	r2, [pc, #20]	; (8001c18 <_sbrk+0x64>)
 8001c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c06:	68fb      	ldr	r3, [r7, #12]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20020000 	.word	0x20020000
 8001c14:	00000400 	.word	0x00000400
 8001c18:	20000b54 	.word	0x20000b54
 8001c1c:	20000b70 	.word	0x20000b70

08001c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <SystemInit+0x20>)
 8001c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <SystemInit+0x20>)
 8001c2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c48:	480d      	ldr	r0, [pc, #52]	; (8001c80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c4a:	490e      	ldr	r1, [pc, #56]	; (8001c84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c4c:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c50:	e002      	b.n	8001c58 <LoopCopyDataInit>

08001c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c56:	3304      	adds	r3, #4

08001c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c5c:	d3f9      	bcc.n	8001c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5e:	4a0b      	ldr	r2, [pc, #44]	; (8001c8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c60:	4c0b      	ldr	r4, [pc, #44]	; (8001c90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c64:	e001      	b.n	8001c6a <LoopFillZerobss>

08001c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c68:	3204      	adds	r2, #4

08001c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c6c:	d3fb      	bcc.n	8001c66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c6e:	f7ff ffd7 	bl	8001c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c72:	f003 fcdd 	bl	8005630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c76:	f7ff fb5d 	bl	8001334 <main>
  bx  lr    
 8001c7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c84:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001c88:	08009764 	.word	0x08009764
  ldr r2, =_sbss
 8001c8c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001c90:	20000b6c 	.word	0x20000b6c

08001c94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c94:	e7fe      	b.n	8001c94 <ADC_IRQHandler>
	...

08001c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	; (8001cd8 <HAL_Init+0x40>)
 8001ca2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ca8:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0a      	ldr	r2, [pc, #40]	; (8001cd8 <HAL_Init+0x40>)
 8001cae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cb4:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <HAL_Init+0x40>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a07      	ldr	r2, [pc, #28]	; (8001cd8 <HAL_Init+0x40>)
 8001cba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc0:	2003      	movs	r0, #3
 8001cc2:	f000 fd43 	bl	800274c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc6:	200f      	movs	r0, #15
 8001cc8:	f000 f808 	bl	8001cdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ccc:	f7ff fd34 	bl	8001738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40023c00 	.word	0x40023c00

08001cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_InitTick+0x54>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_InitTick+0x58>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4619      	mov	r1, r3
 8001cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 fd5b 	bl	80027b6 <HAL_SYSTICK_Config>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00e      	b.n	8001d28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b0f      	cmp	r3, #15
 8001d0e:	d80a      	bhi.n	8001d26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d10:	2200      	movs	r2, #0
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295
 8001d18:	f000 fd23 	bl	8002762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d1c:	4a06      	ldr	r2, [pc, #24]	; (8001d38 <HAL_InitTick+0x5c>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e000      	b.n	8001d28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000010 	.word	0x20000010
 8001d38:	2000000c 	.word	0x2000000c

08001d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_IncTick+0x20>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_IncTick+0x24>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a04      	ldr	r2, [pc, #16]	; (8001d60 <HAL_IncTick+0x24>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000010 	.word	0x20000010
 8001d60:	20000b58 	.word	0x20000b58

08001d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return uwTick;
 8001d68:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <HAL_GetTick+0x14>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000b58 	.word	0x20000b58

08001d7c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e033      	b.n	8001dfa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d109      	bne.n	8001dae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff fcf4 	bl	8001788 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d118      	bne.n	8001dec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dc2:	f023 0302 	bic.w	r3, r3, #2
 8001dc6:	f043 0202 	orr.w	r2, r3, #2
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 fa6e 	bl	80022b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f023 0303 	bic.w	r3, r3, #3
 8001de2:	f043 0201 	orr.w	r2, r3, #1
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dea:	e001      	b.n	8001df0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d101      	bne.n	8001e22 <HAL_ADC_Start_DMA+0x1e>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	e0e9      	b.n	8001ff6 <HAL_ADC_Start_DMA+0x1f2>
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d018      	beq.n	8001e6a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0201 	orr.w	r2, r2, #1
 8001e46:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e48:	4b6d      	ldr	r3, [pc, #436]	; (8002000 <HAL_ADC_Start_DMA+0x1fc>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a6d      	ldr	r2, [pc, #436]	; (8002004 <HAL_ADC_Start_DMA+0x200>)
 8001e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e52:	0c9a      	lsrs	r2, r3, #18
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e5c:	e002      	b.n	8001e64 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1f9      	bne.n	8001e5e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e78:	d107      	bne.n	8001e8a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e88:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	f040 80a1 	bne.w	8001fdc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ea2:	f023 0301 	bic.w	r3, r3, #1
 8001ea6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ec4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ed8:	d106      	bne.n	8001ee8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	f023 0206 	bic.w	r2, r3, #6
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	645a      	str	r2, [r3, #68]	; 0x44
 8001ee6:	e002      	b.n	8001eee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ef6:	4b44      	ldr	r3, [pc, #272]	; (8002008 <HAL_ADC_Start_DMA+0x204>)
 8001ef8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001efe:	4a43      	ldr	r2, [pc, #268]	; (800200c <HAL_ADC_Start_DMA+0x208>)
 8001f00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f06:	4a42      	ldr	r2, [pc, #264]	; (8002010 <HAL_ADC_Start_DMA+0x20c>)
 8001f08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0e:	4a41      	ldr	r2, [pc, #260]	; (8002014 <HAL_ADC_Start_DMA+0x210>)
 8001f10:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f1a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f2a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f3a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	334c      	adds	r3, #76	; 0x4c
 8001f46:	4619      	mov	r1, r3
 8001f48:	68ba      	ldr	r2, [r7, #8]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f000 fe44 	bl	8002bd8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d12a      	bne.n	8001fb2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a2d      	ldr	r2, [pc, #180]	; (8002018 <HAL_ADC_Start_DMA+0x214>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d015      	beq.n	8001f92 <HAL_ADC_Start_DMA+0x18e>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a2c      	ldr	r2, [pc, #176]	; (800201c <HAL_ADC_Start_DMA+0x218>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d105      	bne.n	8001f7c <HAL_ADC_Start_DMA+0x178>
 8001f70:	4b25      	ldr	r3, [pc, #148]	; (8002008 <HAL_ADC_Start_DMA+0x204>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 031f 	and.w	r3, r3, #31
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00a      	beq.n	8001f92 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a27      	ldr	r2, [pc, #156]	; (8002020 <HAL_ADC_Start_DMA+0x21c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d136      	bne.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
 8001f86:	4b20      	ldr	r3, [pc, #128]	; (8002008 <HAL_ADC_Start_DMA+0x204>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d130      	bne.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d129      	bne.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	e020      	b.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_ADC_Start_DMA+0x214>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d11b      	bne.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d114      	bne.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	e00b      	b.n	8001ff4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f043 0210 	orr.w	r2, r3, #16
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fec:	f043 0201 	orr.w	r2, r3, #1
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000008 	.word	0x20000008
 8002004:	431bde83 	.word	0x431bde83
 8002008:	40012300 	.word	0x40012300
 800200c:	080024a9 	.word	0x080024a9
 8002010:	08002563 	.word	0x08002563
 8002014:	0800257f 	.word	0x0800257f
 8002018:	40012000 	.word	0x40012000
 800201c:	40012100 	.word	0x40012100
 8002020:	40012200 	.word	0x40012200

08002024 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x1c>
 8002064:	2302      	movs	r3, #2
 8002066:	e113      	b.n	8002290 <HAL_ADC_ConfigChannel+0x244>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b09      	cmp	r3, #9
 8002076:	d925      	bls.n	80020c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68d9      	ldr	r1, [r3, #12]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b29b      	uxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	3b1e      	subs	r3, #30
 800208e:	2207      	movs	r2, #7
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68d9      	ldr	r1, [r3, #12]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	4603      	mov	r3, r0
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4403      	add	r3, r0
 80020b6:	3b1e      	subs	r3, #30
 80020b8:	409a      	lsls	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	e022      	b.n	800210a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6919      	ldr	r1, [r3, #16]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	461a      	mov	r2, r3
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	2207      	movs	r2, #7
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4403      	add	r3, r0
 8002100:	409a      	lsls	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b06      	cmp	r3, #6
 8002110:	d824      	bhi.n	800215c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	3b05      	subs	r3, #5
 8002124:	221f      	movs	r2, #31
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43da      	mvns	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	400a      	ands	r2, r1
 8002132:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	b29b      	uxth	r3, r3
 8002140:	4618      	mov	r0, r3
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	3b05      	subs	r3, #5
 800214e:	fa00 f203 	lsl.w	r2, r0, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	635a      	str	r2, [r3, #52]	; 0x34
 800215a:	e04c      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b0c      	cmp	r3, #12
 8002162:	d824      	bhi.n	80021ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b23      	subs	r3, #35	; 0x23
 8002176:	221f      	movs	r2, #31
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43da      	mvns	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	400a      	ands	r2, r1
 8002184:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b23      	subs	r3, #35	; 0x23
 80021a0:	fa00 f203 	lsl.w	r2, r0, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	631a      	str	r2, [r3, #48]	; 0x30
 80021ac:	e023      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b41      	subs	r3, #65	; 0x41
 80021c0:	221f      	movs	r2, #31
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	400a      	ands	r2, r1
 80021ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	3b41      	subs	r3, #65	; 0x41
 80021ea:	fa00 f203 	lsl.w	r2, r0, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f6:	4b29      	ldr	r3, [pc, #164]	; (800229c <HAL_ADC_ConfigChannel+0x250>)
 80021f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a28      	ldr	r2, [pc, #160]	; (80022a0 <HAL_ADC_ConfigChannel+0x254>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d10f      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1d8>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b12      	cmp	r3, #18
 800220a:	d10b      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_ADC_ConfigChannel+0x254>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d12b      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a1c      	ldr	r2, [pc, #112]	; (80022a4 <HAL_ADC_ConfigChannel+0x258>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d003      	beq.n	8002240 <HAL_ADC_ConfigChannel+0x1f4>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b11      	cmp	r3, #17
 800223e:	d122      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <HAL_ADC_ConfigChannel+0x258>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d111      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002262:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <HAL_ADC_ConfigChannel+0x25c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a11      	ldr	r2, [pc, #68]	; (80022ac <HAL_ADC_ConfigChannel+0x260>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	0c9a      	lsrs	r2, r3, #18
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002278:	e002      	b.n	8002280 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3b01      	subs	r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f9      	bne.n	800227a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	40012300 	.word	0x40012300
 80022a0:	40012000 	.word	0x40012000
 80022a4:	10000012 	.word	0x10000012
 80022a8:	20000008 	.word	0x20000008
 80022ac:	431bde83 	.word	0x431bde83

080022b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b8:	4b79      	ldr	r3, [pc, #484]	; (80024a0 <ADC_Init+0x1f0>)
 80022ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6859      	ldr	r1, [r3, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	021a      	lsls	r2, r3, #8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6859      	ldr	r1, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800232a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6899      	ldr	r1, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68da      	ldr	r2, [r3, #12]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002342:	4a58      	ldr	r2, [pc, #352]	; (80024a4 <ADC_Init+0x1f4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d022      	beq.n	800238e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002356:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6899      	ldr	r1, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	e00f      	b.n	80023ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800239c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0202 	bic.w	r2, r2, #2
 80023bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6899      	ldr	r1, [r3, #8]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7e1b      	ldrb	r3, [r3, #24]
 80023c8:	005a      	lsls	r2, r3, #1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01b      	beq.n	8002414 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6859      	ldr	r1, [r3, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	3b01      	subs	r3, #1
 8002408:	035a      	lsls	r2, r3, #13
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	e007      	b.n	8002424 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002422:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	3b01      	subs	r3, #1
 8002440:	051a      	lsls	r2, r3, #20
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002458:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6899      	ldr	r1, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002466:	025a      	lsls	r2, r3, #9
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800247e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6899      	ldr	r1, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	029a      	lsls	r2, r3, #10
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	609a      	str	r2, [r3, #8]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	40012300 	.word	0x40012300
 80024a4:	0f000001 	.word	0x0f000001

080024a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d13c      	bne.n	800253c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d12b      	bne.n	8002534 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d127      	bne.n	8002534 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d006      	beq.n	8002500 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d119      	bne.n	8002534 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 0220 	bic.w	r2, r2, #32
 800250e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d105      	bne.n	8002534 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f043 0201 	orr.w	r2, r3, #1
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f7fe fe3d 	bl	80011b4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800253a:	e00e      	b.n	800255a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	f003 0310 	and.w	r3, r3, #16
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f7ff fd75 	bl	8002038 <HAL_ADC_ErrorCallback>
}
 800254e:	e004      	b.n	800255a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	4798      	blx	r3
}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f7ff fd57 	bl	8002024 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b084      	sub	sp, #16
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2240      	movs	r2, #64	; 0x40
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002596:	f043 0204 	orr.w	r2, r3, #4
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f7ff fd4a 	bl	8002038 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025a4:	bf00      	nop
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025c8:	4013      	ands	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025de:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	60d3      	str	r3, [r2, #12]
}
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f8:	4b04      	ldr	r3, [pc, #16]	; (800260c <__NVIC_GetPriorityGrouping+0x18>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	f003 0307 	and.w	r3, r3, #7
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261e:	2b00      	cmp	r3, #0
 8002620:	db0b      	blt.n	800263a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	f003 021f 	and.w	r2, r3, #31
 8002628:	4907      	ldr	r1, [pc, #28]	; (8002648 <__NVIC_EnableIRQ+0x38>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2001      	movs	r0, #1
 8002632:	fa00 f202 	lsl.w	r2, r0, r2
 8002636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000e100 	.word	0xe000e100

0800264c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265c:	2b00      	cmp	r3, #0
 800265e:	db0a      	blt.n	8002676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	b2da      	uxtb	r2, r3
 8002664:	490c      	ldr	r1, [pc, #48]	; (8002698 <__NVIC_SetPriority+0x4c>)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	440b      	add	r3, r1
 8002670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002674:	e00a      	b.n	800268c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	b2da      	uxtb	r2, r3
 800267a:	4908      	ldr	r1, [pc, #32]	; (800269c <__NVIC_SetPriority+0x50>)
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	3b04      	subs	r3, #4
 8002684:	0112      	lsls	r2, r2, #4
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	440b      	add	r3, r1
 800268a:	761a      	strb	r2, [r3, #24]
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000e100 	.word	0xe000e100
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	; 0x24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f1c3 0307 	rsb	r3, r3, #7
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	bf28      	it	cs
 80026be:	2304      	movcs	r3, #4
 80026c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3304      	adds	r3, #4
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d902      	bls.n	80026d0 <NVIC_EncodePriority+0x30>
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3b03      	subs	r3, #3
 80026ce:	e000      	b.n	80026d2 <NVIC_EncodePriority+0x32>
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d4:	f04f 32ff 	mov.w	r2, #4294967295
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	43da      	mvns	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	401a      	ands	r2, r3
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	43d9      	mvns	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	4313      	orrs	r3, r2
         );
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3724      	adds	r7, #36	; 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3b01      	subs	r3, #1
 8002714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002718:	d301      	bcc.n	800271e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800271a:	2301      	movs	r3, #1
 800271c:	e00f      	b.n	800273e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271e:	4a0a      	ldr	r2, [pc, #40]	; (8002748 <SysTick_Config+0x40>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3b01      	subs	r3, #1
 8002724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002726:	210f      	movs	r1, #15
 8002728:	f04f 30ff 	mov.w	r0, #4294967295
 800272c:	f7ff ff8e 	bl	800264c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <SysTick_Config+0x40>)
 8002732:	2200      	movs	r2, #0
 8002734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002736:	4b04      	ldr	r3, [pc, #16]	; (8002748 <SysTick_Config+0x40>)
 8002738:	2207      	movs	r2, #7
 800273a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	e000e010 	.word	0xe000e010

0800274c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff ff29 	bl	80025ac <__NVIC_SetPriorityGrouping>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002762:	b580      	push	{r7, lr}
 8002764:	b086      	sub	sp, #24
 8002766:	af00      	add	r7, sp, #0
 8002768:	4603      	mov	r3, r0
 800276a:	60b9      	str	r1, [r7, #8]
 800276c:	607a      	str	r2, [r7, #4]
 800276e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002774:	f7ff ff3e 	bl	80025f4 <__NVIC_GetPriorityGrouping>
 8002778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	68b9      	ldr	r1, [r7, #8]
 800277e:	6978      	ldr	r0, [r7, #20]
 8002780:	f7ff ff8e 	bl	80026a0 <NVIC_EncodePriority>
 8002784:	4602      	mov	r2, r0
 8002786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278a:	4611      	mov	r1, r2
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff ff5d 	bl	800264c <__NVIC_SetPriority>
}
 8002792:	bf00      	nop
 8002794:	3718      	adds	r7, #24
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	4603      	mov	r3, r0
 80027a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ff31 	bl	8002610 <__NVIC_EnableIRQ>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7ff ffa2 	bl	8002708 <SysTick_Config>
 80027c4:	4603      	mov	r3, r0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e014      	b.n	800280a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	791b      	ldrb	r3, [r3, #4]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d105      	bne.n	80027f6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff f83f 	bl	8001874 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2202      	movs	r2, #2
 80027fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	795b      	ldrb	r3, [r3, #5]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_DAC_Start+0x16>
 8002824:	2302      	movs	r3, #2
 8002826:	e040      	b.n	80028aa <HAL_DAC_Start+0x98>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2202      	movs	r2, #2
 8002832:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6819      	ldr	r1, [r3, #0]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	f003 0310 	and.w	r3, r3, #16
 8002840:	2201      	movs	r2, #1
 8002842:	409a      	lsls	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10f      	bne.n	8002872 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800285c:	2b3c      	cmp	r3, #60	; 0x3c
 800285e:	d11d      	bne.n	800289c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	e014      	b.n	800289c <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	213c      	movs	r1, #60	; 0x3c
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	429a      	cmp	r2, r3
 800288a:	d107      	bne.n	800289c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0202 	orr.w	r2, r2, #2
 800289a:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b082      	sub	sp, #8
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028cc:	d120      	bne.n	8002910 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028dc:	d118      	bne.n	8002910 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2204      	movs	r2, #4
 80028e2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	f043 0201 	orr.w	r2, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002908:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f852 	bl	80029b4 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800291a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800291e:	d120      	bne.n	8002962 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002926:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800292a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800292e:	d118      	bne.n	8002962 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2204      	movs	r2, #4
 8002934:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	f043 0202 	orr.w	r2, r3, #2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800294a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800295a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f882 	bl	8002a66 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800296a:	b480      	push	{r7}
 800296c:	b087      	sub	sp, #28
 800296e:	af00      	add	r7, sp, #0
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4413      	add	r3, r2
 800298e:	3308      	adds	r3, #8
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	e004      	b.n	800299e <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4413      	add	r3, r2
 800299a:	3314      	adds	r3, #20
 800299c:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	461a      	mov	r2, r3
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	371c      	adds	r7, #28
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	795b      	ldrb	r3, [r3, #5]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_DAC_ConfigChannel+0x18>
 80029dc:	2302      	movs	r3, #2
 80029de:	e03c      	b.n	8002a5a <HAL_DAC_ConfigChannel+0x92>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2202      	movs	r2, #2
 80029ea:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	f640 72fe 	movw	r2, #4094	; 0xffe
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4013      	ands	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f003 0310 	and.w	r3, r3, #16
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6819      	ldr	r1, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	22c0      	movs	r2, #192	; 0xc0
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43da      	mvns	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	400a      	ands	r2, r1
 8002a4a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	371c      	adds	r7, #28
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
	...

08002a7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a88:	f7ff f96c 	bl	8001d64 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d101      	bne.n	8002a98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e099      	b.n	8002bcc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ab8:	e00f      	b.n	8002ada <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aba:	f7ff f953 	bl	8001d64 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b05      	cmp	r3, #5
 8002ac6:	d908      	bls.n	8002ada <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e078      	b.n	8002bcc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1e8      	bne.n	8002aba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <HAL_DMA_Init+0x158>)
 8002af4:	4013      	ands	r3, r2
 8002af6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d107      	bne.n	8002b44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f023 0307 	bic.w	r3, r3, #7
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d117      	bne.n	8002b9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00e      	beq.n	8002b9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 fb01 	bl	8003188 <DMA_CheckFifoParam>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2240      	movs	r2, #64	; 0x40
 8002b90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e016      	b.n	8002bcc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fab8 	bl	800311c <DMA_CalcBaseAndBitshift>
 8002bac:	4603      	mov	r3, r0
 8002bae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb4:	223f      	movs	r2, #63	; 0x3f
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	f010803f 	.word	0xf010803f

08002bd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_DMA_Start_IT+0x26>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e040      	b.n	8002c80 <HAL_DMA_Start_IT+0xa8>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d12f      	bne.n	8002c72 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2202      	movs	r2, #2
 8002c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	68b9      	ldr	r1, [r7, #8]
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fa4a 	bl	80030c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c30:	223f      	movs	r2, #63	; 0x3f
 8002c32:	409a      	lsls	r2, r3
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f042 0216 	orr.w	r2, r2, #22
 8002c46:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0208 	orr.w	r2, r2, #8
 8002c5e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e005      	b.n	8002c7e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c94:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c96:	f7ff f865 	bl	8001d64 <HAL_GetTick>
 8002c9a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d008      	beq.n	8002cba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2280      	movs	r2, #128	; 0x80
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e052      	b.n	8002d60 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0216 	bic.w	r2, r2, #22
 8002cc8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695a      	ldr	r2, [r3, #20]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cd8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d103      	bne.n	8002cea <HAL_DMA_Abort+0x62>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d007      	beq.n	8002cfa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0208 	bic.w	r2, r2, #8
 8002cf8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0201 	bic.w	r2, r2, #1
 8002d08:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d0a:	e013      	b.n	8002d34 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d0c:	f7ff f82a 	bl	8001d64 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b05      	cmp	r3, #5
 8002d18:	d90c      	bls.n	8002d34 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2203      	movs	r2, #3
 8002d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e015      	b.n	8002d60 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1e4      	bne.n	8002d0c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d46:	223f      	movs	r2, #63	; 0x3f
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d004      	beq.n	8002d86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2280      	movs	r2, #128	; 0x80
 8002d80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00c      	b.n	8002da0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2205      	movs	r2, #5
 8002d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0201 	bic.w	r2, r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002db8:	4b8e      	ldr	r3, [pc, #568]	; (8002ff4 <HAL_DMA_IRQHandler+0x248>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a8e      	ldr	r2, [pc, #568]	; (8002ff8 <HAL_DMA_IRQHandler+0x24c>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	0a9b      	lsrs	r3, r3, #10
 8002dc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd6:	2208      	movs	r2, #8
 8002dd8:	409a      	lsls	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d01a      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d013      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0204 	bic.w	r2, r2, #4
 8002dfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e04:	2208      	movs	r2, #8
 8002e06:	409a      	lsls	r2, r3
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e10:	f043 0201 	orr.w	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d012      	beq.n	8002e4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00b      	beq.n	8002e4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e46:	f043 0202 	orr.w	r2, r3, #2
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e52:	2204      	movs	r2, #4
 8002e54:	409a      	lsls	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d012      	beq.n	8002e84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00b      	beq.n	8002e84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	2204      	movs	r2, #4
 8002e72:	409a      	lsls	r2, r3
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7c:	f043 0204 	orr.w	r2, r3, #4
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e88:	2210      	movs	r2, #16
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d043      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0308 	and.w	r3, r3, #8
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d03c      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea6:	2210      	movs	r2, #16
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d018      	beq.n	8002eee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d108      	bne.n	8002edc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d024      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	4798      	blx	r3
 8002eda:	e01f      	b.n	8002f1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01b      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	4798      	blx	r3
 8002eec:	e016      	b.n	8002f1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d107      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0208 	bic.w	r2, r2, #8
 8002f0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f20:	2220      	movs	r2, #32
 8002f22:	409a      	lsls	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 808f 	beq.w	800304c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0310 	and.w	r3, r3, #16
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 8087 	beq.w	800304c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f42:	2220      	movs	r2, #32
 8002f44:	409a      	lsls	r2, r3
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b05      	cmp	r3, #5
 8002f54:	d136      	bne.n	8002fc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0216 	bic.w	r2, r2, #22
 8002f64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d103      	bne.n	8002f86 <HAL_DMA_IRQHandler+0x1da>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d007      	beq.n	8002f96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0208 	bic.w	r2, r2, #8
 8002f94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9a:	223f      	movs	r2, #63	; 0x3f
 8002f9c:	409a      	lsls	r2, r3
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d07e      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
        }
        return;
 8002fc2:	e079      	b.n	80030b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d01d      	beq.n	800300e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10d      	bne.n	8002ffc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d031      	beq.n	800304c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	4798      	blx	r3
 8002ff0:	e02c      	b.n	800304c <HAL_DMA_IRQHandler+0x2a0>
 8002ff2:	bf00      	nop
 8002ff4:	20000008 	.word	0x20000008
 8002ff8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003000:	2b00      	cmp	r3, #0
 8003002:	d023      	beq.n	800304c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	4798      	blx	r3
 800300c:	e01e      	b.n	800304c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10f      	bne.n	800303c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0210 	bic.w	r2, r2, #16
 800302a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003050:	2b00      	cmp	r3, #0
 8003052:	d032      	beq.n	80030ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	d022      	beq.n	80030a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2205      	movs	r2, #5
 8003064:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0201 	bic.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	3301      	adds	r3, #1
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	429a      	cmp	r2, r3
 8003082:	d307      	bcc.n	8003094 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f2      	bne.n	8003078 <HAL_DMA_IRQHandler+0x2cc>
 8003092:	e000      	b.n	8003096 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003094:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d005      	beq.n	80030ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	4798      	blx	r3
 80030b6:	e000      	b.n	80030ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80030b8:	bf00      	nop
    }
  }
}
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	2b40      	cmp	r3, #64	; 0x40
 80030ec:	d108      	bne.n	8003100 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030fe:	e007      	b.n	8003110 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	60da      	str	r2, [r3, #12]
}
 8003110:	bf00      	nop
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	b2db      	uxtb	r3, r3
 800312a:	3b10      	subs	r3, #16
 800312c:	4a14      	ldr	r2, [pc, #80]	; (8003180 <DMA_CalcBaseAndBitshift+0x64>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	091b      	lsrs	r3, r3, #4
 8003134:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003136:	4a13      	ldr	r2, [pc, #76]	; (8003184 <DMA_CalcBaseAndBitshift+0x68>)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4413      	add	r3, r2
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b03      	cmp	r3, #3
 8003148:	d909      	bls.n	800315e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	1d1a      	adds	r2, r3, #4
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	659a      	str	r2, [r3, #88]	; 0x58
 800315c:	e007      	b.n	800316e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003166:	f023 0303 	bic.w	r3, r3, #3
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	aaaaaaab 	.word	0xaaaaaaab
 8003184:	08008fa4 	.word	0x08008fa4

08003188 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003198:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d11f      	bne.n	80031e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b03      	cmp	r3, #3
 80031a6:	d856      	bhi.n	8003256 <DMA_CheckFifoParam+0xce>
 80031a8:	a201      	add	r2, pc, #4	; (adr r2, 80031b0 <DMA_CheckFifoParam+0x28>)
 80031aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ae:	bf00      	nop
 80031b0:	080031c1 	.word	0x080031c1
 80031b4:	080031d3 	.word	0x080031d3
 80031b8:	080031c1 	.word	0x080031c1
 80031bc:	08003257 	.word	0x08003257
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d046      	beq.n	800325a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031d0:	e043      	b.n	800325a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031da:	d140      	bne.n	800325e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e0:	e03d      	b.n	800325e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031ea:	d121      	bne.n	8003230 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d837      	bhi.n	8003262 <DMA_CheckFifoParam+0xda>
 80031f2:	a201      	add	r2, pc, #4	; (adr r2, 80031f8 <DMA_CheckFifoParam+0x70>)
 80031f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f8:	08003209 	.word	0x08003209
 80031fc:	0800320f 	.word	0x0800320f
 8003200:	08003209 	.word	0x08003209
 8003204:	08003221 	.word	0x08003221
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	73fb      	strb	r3, [r7, #15]
      break;
 800320c:	e030      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003212:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d025      	beq.n	8003266 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800321e:	e022      	b.n	8003266 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003228:	d11f      	bne.n	800326a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800322e:	e01c      	b.n	800326a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b02      	cmp	r3, #2
 8003234:	d903      	bls.n	800323e <DMA_CheckFifoParam+0xb6>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b03      	cmp	r3, #3
 800323a:	d003      	beq.n	8003244 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800323c:	e018      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	73fb      	strb	r3, [r7, #15]
      break;
 8003242:	e015      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00e      	beq.n	800326e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
      break;
 8003254:	e00b      	b.n	800326e <DMA_CheckFifoParam+0xe6>
      break;
 8003256:	bf00      	nop
 8003258:	e00a      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;
 800325a:	bf00      	nop
 800325c:	e008      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;
 800325e:	bf00      	nop
 8003260:	e006      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;
 8003262:	bf00      	nop
 8003264:	e004      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;
 8003266:	bf00      	nop
 8003268:	e002      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;   
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <DMA_CheckFifoParam+0xe8>
      break;
 800326e:	bf00      	nop
    }
  } 
  
  return status; 
 8003270:	7bfb      	ldrb	r3, [r7, #15]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop

08003280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003280:	b480      	push	{r7}
 8003282:	b089      	sub	sp, #36	; 0x24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800328e:	2300      	movs	r3, #0
 8003290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	e165      	b.n	8003568 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800329c:	2201      	movs	r2, #1
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4013      	ands	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	f040 8154 	bne.w	8003562 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d005      	beq.n	80032d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d130      	bne.n	8003334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	2203      	movs	r2, #3
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4013      	ands	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	68da      	ldr	r2, [r3, #12]
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003308:	2201      	movs	r2, #1
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 0201 	and.w	r2, r3, #1
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b03      	cmp	r3, #3
 800333e:	d017      	beq.n	8003370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 0303 	and.w	r3, r3, #3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d123      	bne.n	80033c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	08da      	lsrs	r2, r3, #3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3208      	adds	r2, #8
 8003384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	220f      	movs	r2, #15
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	08da      	lsrs	r2, r3, #3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	3208      	adds	r2, #8
 80033be:	69b9      	ldr	r1, [r7, #24]
 80033c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	2203      	movs	r2, #3
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 0203 	and.w	r2, r3, #3
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 80ae 	beq.w	8003562 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003406:	2300      	movs	r3, #0
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	4b5d      	ldr	r3, [pc, #372]	; (8003580 <HAL_GPIO_Init+0x300>)
 800340c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340e:	4a5c      	ldr	r2, [pc, #368]	; (8003580 <HAL_GPIO_Init+0x300>)
 8003410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003414:	6453      	str	r3, [r2, #68]	; 0x44
 8003416:	4b5a      	ldr	r3, [pc, #360]	; (8003580 <HAL_GPIO_Init+0x300>)
 8003418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003422:	4a58      	ldr	r2, [pc, #352]	; (8003584 <HAL_GPIO_Init+0x304>)
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	089b      	lsrs	r3, r3, #2
 8003428:	3302      	adds	r3, #2
 800342a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	220f      	movs	r2, #15
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	43db      	mvns	r3, r3
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	4013      	ands	r3, r2
 8003444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4f      	ldr	r2, [pc, #316]	; (8003588 <HAL_GPIO_Init+0x308>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d025      	beq.n	800349a <HAL_GPIO_Init+0x21a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a4e      	ldr	r2, [pc, #312]	; (800358c <HAL_GPIO_Init+0x30c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d01f      	beq.n	8003496 <HAL_GPIO_Init+0x216>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4d      	ldr	r2, [pc, #308]	; (8003590 <HAL_GPIO_Init+0x310>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d019      	beq.n	8003492 <HAL_GPIO_Init+0x212>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a4c      	ldr	r2, [pc, #304]	; (8003594 <HAL_GPIO_Init+0x314>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d013      	beq.n	800348e <HAL_GPIO_Init+0x20e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a4b      	ldr	r2, [pc, #300]	; (8003598 <HAL_GPIO_Init+0x318>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00d      	beq.n	800348a <HAL_GPIO_Init+0x20a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a4a      	ldr	r2, [pc, #296]	; (800359c <HAL_GPIO_Init+0x31c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d007      	beq.n	8003486 <HAL_GPIO_Init+0x206>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a49      	ldr	r2, [pc, #292]	; (80035a0 <HAL_GPIO_Init+0x320>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_GPIO_Init+0x202>
 800347e:	2306      	movs	r3, #6
 8003480:	e00c      	b.n	800349c <HAL_GPIO_Init+0x21c>
 8003482:	2307      	movs	r3, #7
 8003484:	e00a      	b.n	800349c <HAL_GPIO_Init+0x21c>
 8003486:	2305      	movs	r3, #5
 8003488:	e008      	b.n	800349c <HAL_GPIO_Init+0x21c>
 800348a:	2304      	movs	r3, #4
 800348c:	e006      	b.n	800349c <HAL_GPIO_Init+0x21c>
 800348e:	2303      	movs	r3, #3
 8003490:	e004      	b.n	800349c <HAL_GPIO_Init+0x21c>
 8003492:	2302      	movs	r3, #2
 8003494:	e002      	b.n	800349c <HAL_GPIO_Init+0x21c>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_GPIO_Init+0x21c>
 800349a:	2300      	movs	r3, #0
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	f002 0203 	and.w	r2, r2, #3
 80034a2:	0092      	lsls	r2, r2, #2
 80034a4:	4093      	lsls	r3, r2
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034ac:	4935      	ldr	r1, [pc, #212]	; (8003584 <HAL_GPIO_Init+0x304>)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	089b      	lsrs	r3, r3, #2
 80034b2:	3302      	adds	r3, #2
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ba:	4b3a      	ldr	r3, [pc, #232]	; (80035a4 <HAL_GPIO_Init+0x324>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034de:	4a31      	ldr	r2, [pc, #196]	; (80035a4 <HAL_GPIO_Init+0x324>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034e4:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <HAL_GPIO_Init+0x324>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003508:	4a26      	ldr	r2, [pc, #152]	; (80035a4 <HAL_GPIO_Init+0x324>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800350e:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <HAL_GPIO_Init+0x324>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003532:	4a1c      	ldr	r2, [pc, #112]	; (80035a4 <HAL_GPIO_Init+0x324>)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003538:	4b1a      	ldr	r3, [pc, #104]	; (80035a4 <HAL_GPIO_Init+0x324>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800355c:	4a11      	ldr	r2, [pc, #68]	; (80035a4 <HAL_GPIO_Init+0x324>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	3301      	adds	r3, #1
 8003566:	61fb      	str	r3, [r7, #28]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	2b0f      	cmp	r3, #15
 800356c:	f67f ae96 	bls.w	800329c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	3724      	adds	r7, #36	; 0x24
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40023800 	.word	0x40023800
 8003584:	40013800 	.word	0x40013800
 8003588:	40020000 	.word	0x40020000
 800358c:	40020400 	.word	0x40020400
 8003590:	40020800 	.word	0x40020800
 8003594:	40020c00 	.word	0x40020c00
 8003598:	40021000 	.word	0x40021000
 800359c:	40021400 	.word	0x40021400
 80035a0:	40021800 	.word	0x40021800
 80035a4:	40013c00 	.word	0x40013c00

080035a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0cc      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035bc:	4b68      	ldr	r3, [pc, #416]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 030f 	and.w	r3, r3, #15
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d90c      	bls.n	80035e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ca:	4b65      	ldr	r3, [pc, #404]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	4b63      	ldr	r3, [pc, #396]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0b8      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d020      	beq.n	8003632 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d005      	beq.n	8003608 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035fc:	4b59      	ldr	r3, [pc, #356]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	4a58      	ldr	r2, [pc, #352]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003606:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0308 	and.w	r3, r3, #8
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003614:	4b53      	ldr	r3, [pc, #332]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a52      	ldr	r2, [pc, #328]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800361e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003620:	4b50      	ldr	r3, [pc, #320]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	494d      	ldr	r1, [pc, #308]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	4313      	orrs	r3, r2
 8003630:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d044      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d107      	bne.n	8003656 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003646:	4b47      	ldr	r3, [pc, #284]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d119      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e07f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d003      	beq.n	8003666 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003662:	2b03      	cmp	r3, #3
 8003664:	d107      	bne.n	8003676 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003666:	4b3f      	ldr	r3, [pc, #252]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d109      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e06f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003676:	4b3b      	ldr	r3, [pc, #236]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e067      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003686:	4b37      	ldr	r3, [pc, #220]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f023 0203 	bic.w	r2, r3, #3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	4934      	ldr	r1, [pc, #208]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003694:	4313      	orrs	r3, r2
 8003696:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003698:	f7fe fb64 	bl	8001d64 <HAL_GetTick>
 800369c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369e:	e00a      	b.n	80036b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a0:	f7fe fb60 	bl	8001d64 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e04f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	4b2b      	ldr	r3, [pc, #172]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 020c 	and.w	r2, r3, #12
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d1eb      	bne.n	80036a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c8:	4b25      	ldr	r3, [pc, #148]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 030f 	and.w	r3, r3, #15
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d20c      	bcs.n	80036f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d6:	4b22      	ldr	r3, [pc, #136]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b20      	ldr	r3, [pc, #128]	; (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e032      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d008      	beq.n	800370e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036fc:	4b19      	ldr	r3, [pc, #100]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	4916      	ldr	r1, [pc, #88]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	4313      	orrs	r3, r2
 800370c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d009      	beq.n	800372e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800371a:	4b12      	ldr	r3, [pc, #72]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	490e      	ldr	r1, [pc, #56]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	4313      	orrs	r3, r2
 800372c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800372e:	f000 f855 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 8003732:	4602      	mov	r2, r0
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	091b      	lsrs	r3, r3, #4
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	490a      	ldr	r1, [pc, #40]	; (8003768 <HAL_RCC_ClockConfig+0x1c0>)
 8003740:	5ccb      	ldrb	r3, [r1, r3]
 8003742:	fa22 f303 	lsr.w	r3, r2, r3
 8003746:	4a09      	ldr	r2, [pc, #36]	; (800376c <HAL_RCC_ClockConfig+0x1c4>)
 8003748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800374a:	4b09      	ldr	r3, [pc, #36]	; (8003770 <HAL_RCC_ClockConfig+0x1c8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe fac4 	bl	8001cdc <HAL_InitTick>

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023c00 	.word	0x40023c00
 8003764:	40023800 	.word	0x40023800
 8003768:	08008f8c 	.word	0x08008f8c
 800376c:	20000008 	.word	0x20000008
 8003770:	2000000c 	.word	0x2000000c

08003774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <HAL_RCC_GetHCLKFreq+0x14>)
 800377a:	681b      	ldr	r3, [r3, #0]
}
 800377c:	4618      	mov	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000008 	.word	0x20000008

0800378c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003790:	f7ff fff0 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 8003794:	4602      	mov	r2, r0
 8003796:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	0a9b      	lsrs	r3, r3, #10
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	4903      	ldr	r1, [pc, #12]	; (80037b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40023800 	.word	0x40023800
 80037b0:	08008f9c 	.word	0x08008f9c

080037b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037b8:	f7ff ffdc 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 80037bc:	4602      	mov	r2, r0
 80037be:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	0b5b      	lsrs	r3, r3, #13
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	4903      	ldr	r1, [pc, #12]	; (80037d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037ca:	5ccb      	ldrb	r3, [r1, r3]
 80037cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	40023800 	.word	0x40023800
 80037d8:	08008f9c 	.word	0x08008f9c

080037dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037e0:	b0a6      	sub	sp, #152	; 0x98
 80037e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003802:	4bc8      	ldr	r3, [pc, #800]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 030c 	and.w	r3, r3, #12
 800380a:	2b0c      	cmp	r3, #12
 800380c:	f200 817e 	bhi.w	8003b0c <HAL_RCC_GetSysClockFreq+0x330>
 8003810:	a201      	add	r2, pc, #4	; (adr r2, 8003818 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003816:	bf00      	nop
 8003818:	0800384d 	.word	0x0800384d
 800381c:	08003b0d 	.word	0x08003b0d
 8003820:	08003b0d 	.word	0x08003b0d
 8003824:	08003b0d 	.word	0x08003b0d
 8003828:	08003855 	.word	0x08003855
 800382c:	08003b0d 	.word	0x08003b0d
 8003830:	08003b0d 	.word	0x08003b0d
 8003834:	08003b0d 	.word	0x08003b0d
 8003838:	0800385d 	.word	0x0800385d
 800383c:	08003b0d 	.word	0x08003b0d
 8003840:	08003b0d 	.word	0x08003b0d
 8003844:	08003b0d 	.word	0x08003b0d
 8003848:	080039c7 	.word	0x080039c7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800384c:	4bb6      	ldr	r3, [pc, #728]	; (8003b28 <HAL_RCC_GetSysClockFreq+0x34c>)
 800384e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8003852:	e15f      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003854:	4bb5      	ldr	r3, [pc, #724]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x350>)
 8003856:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800385a:	e15b      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800385c:	4bb1      	ldr	r3, [pc, #708]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003864:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003868:	4bae      	ldr	r3, [pc, #696]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d031      	beq.n	80038d8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003874:	4bab      	ldr	r3, [pc, #684]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	099b      	lsrs	r3, r3, #6
 800387a:	2200      	movs	r2, #0
 800387c:	66bb      	str	r3, [r7, #104]	; 0x68
 800387e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003880:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003886:	663b      	str	r3, [r7, #96]	; 0x60
 8003888:	2300      	movs	r3, #0
 800388a:	667b      	str	r3, [r7, #100]	; 0x64
 800388c:	4ba7      	ldr	r3, [pc, #668]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x350>)
 800388e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003892:	462a      	mov	r2, r5
 8003894:	fb03 f202 	mul.w	r2, r3, r2
 8003898:	2300      	movs	r3, #0
 800389a:	4621      	mov	r1, r4
 800389c:	fb01 f303 	mul.w	r3, r1, r3
 80038a0:	4413      	add	r3, r2
 80038a2:	4aa2      	ldr	r2, [pc, #648]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x350>)
 80038a4:	4621      	mov	r1, r4
 80038a6:	fba1 1202 	umull	r1, r2, r1, r2
 80038aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80038ac:	460a      	mov	r2, r1
 80038ae:	67ba      	str	r2, [r7, #120]	; 0x78
 80038b0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80038b2:	4413      	add	r3, r2
 80038b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80038b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038ba:	2200      	movs	r2, #0
 80038bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80038be:	65fa      	str	r2, [r7, #92]	; 0x5c
 80038c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80038c4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80038c8:	f7fd f9de 	bl	8000c88 <__aeabi_uldivmod>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4613      	mov	r3, r2
 80038d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80038d6:	e064      	b.n	80039a2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d8:	4b92      	ldr	r3, [pc, #584]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	099b      	lsrs	r3, r3, #6
 80038de:	2200      	movs	r2, #0
 80038e0:	653b      	str	r3, [r7, #80]	; 0x50
 80038e2:	657a      	str	r2, [r7, #84]	; 0x54
 80038e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80038ec:	2300      	movs	r3, #0
 80038ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038f0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80038f4:	4622      	mov	r2, r4
 80038f6:	462b      	mov	r3, r5
 80038f8:	f04f 0000 	mov.w	r0, #0
 80038fc:	f04f 0100 	mov.w	r1, #0
 8003900:	0159      	lsls	r1, r3, #5
 8003902:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003906:	0150      	lsls	r0, r2, #5
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4621      	mov	r1, r4
 800390e:	1a51      	subs	r1, r2, r1
 8003910:	6139      	str	r1, [r7, #16]
 8003912:	4629      	mov	r1, r5
 8003914:	eb63 0301 	sbc.w	r3, r3, r1
 8003918:	617b      	str	r3, [r7, #20]
 800391a:	f04f 0200 	mov.w	r2, #0
 800391e:	f04f 0300 	mov.w	r3, #0
 8003922:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003926:	4659      	mov	r1, fp
 8003928:	018b      	lsls	r3, r1, #6
 800392a:	4651      	mov	r1, sl
 800392c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003930:	4651      	mov	r1, sl
 8003932:	018a      	lsls	r2, r1, #6
 8003934:	4651      	mov	r1, sl
 8003936:	ebb2 0801 	subs.w	r8, r2, r1
 800393a:	4659      	mov	r1, fp
 800393c:	eb63 0901 	sbc.w	r9, r3, r1
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800394c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003950:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003954:	4690      	mov	r8, r2
 8003956:	4699      	mov	r9, r3
 8003958:	4623      	mov	r3, r4
 800395a:	eb18 0303 	adds.w	r3, r8, r3
 800395e:	60bb      	str	r3, [r7, #8]
 8003960:	462b      	mov	r3, r5
 8003962:	eb49 0303 	adc.w	r3, r9, r3
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	f04f 0200 	mov.w	r2, #0
 800396c:	f04f 0300 	mov.w	r3, #0
 8003970:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003974:	4629      	mov	r1, r5
 8003976:	028b      	lsls	r3, r1, #10
 8003978:	4621      	mov	r1, r4
 800397a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800397e:	4621      	mov	r1, r4
 8003980:	028a      	lsls	r2, r1, #10
 8003982:	4610      	mov	r0, r2
 8003984:	4619      	mov	r1, r3
 8003986:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800398a:	2200      	movs	r2, #0
 800398c:	643b      	str	r3, [r7, #64]	; 0x40
 800398e:	647a      	str	r2, [r7, #68]	; 0x44
 8003990:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003994:	f7fd f978 	bl	8000c88 <__aeabi_uldivmod>
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	4613      	mov	r3, r2
 800399e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039a2:	4b60      	ldr	r3, [pc, #384]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	0c1b      	lsrs	r3, r3, #16
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	3301      	adds	r3, #1
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80039b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80039b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80039c4:	e0a6      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039c6:	4b57      	ldr	r3, [pc, #348]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039d2:	4b54      	ldr	r3, [pc, #336]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d02a      	beq.n	8003a34 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039de:	4b51      	ldr	r3, [pc, #324]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	099b      	lsrs	r3, r3, #6
 80039e4:	2200      	movs	r2, #0
 80039e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80039e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80039f0:	2100      	movs	r1, #0
 80039f2:	4b4e      	ldr	r3, [pc, #312]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x350>)
 80039f4:	fb03 f201 	mul.w	r2, r3, r1
 80039f8:	2300      	movs	r3, #0
 80039fa:	fb00 f303 	mul.w	r3, r0, r3
 80039fe:	4413      	add	r3, r2
 8003a00:	4a4a      	ldr	r2, [pc, #296]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x350>)
 8003a02:	fba0 1202 	umull	r1, r2, r0, r2
 8003a06:	677a      	str	r2, [r7, #116]	; 0x74
 8003a08:	460a      	mov	r2, r1
 8003a0a:	673a      	str	r2, [r7, #112]	; 0x70
 8003a0c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003a0e:	4413      	add	r3, r2
 8003a10:	677b      	str	r3, [r7, #116]	; 0x74
 8003a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a16:	2200      	movs	r2, #0
 8003a18:	633b      	str	r3, [r7, #48]	; 0x30
 8003a1a:	637a      	str	r2, [r7, #52]	; 0x34
 8003a1c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003a20:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003a24:	f7fd f930 	bl	8000c88 <__aeabi_uldivmod>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a32:	e05b      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a34:	4b3b      	ldr	r3, [pc, #236]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	099b      	lsrs	r3, r3, #6
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a46:	623b      	str	r3, [r7, #32]
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a50:	4642      	mov	r2, r8
 8003a52:	464b      	mov	r3, r9
 8003a54:	f04f 0000 	mov.w	r0, #0
 8003a58:	f04f 0100 	mov.w	r1, #0
 8003a5c:	0159      	lsls	r1, r3, #5
 8003a5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a62:	0150      	lsls	r0, r2, #5
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4641      	mov	r1, r8
 8003a6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a6e:	4649      	mov	r1, r9
 8003a70:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a88:	ebb2 040a 	subs.w	r4, r2, sl
 8003a8c:	eb63 050b 	sbc.w	r5, r3, fp
 8003a90:	f04f 0200 	mov.w	r2, #0
 8003a94:	f04f 0300 	mov.w	r3, #0
 8003a98:	00eb      	lsls	r3, r5, #3
 8003a9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a9e:	00e2      	lsls	r2, r4, #3
 8003aa0:	4614      	mov	r4, r2
 8003aa2:	461d      	mov	r5, r3
 8003aa4:	4643      	mov	r3, r8
 8003aa6:	18e3      	adds	r3, r4, r3
 8003aa8:	603b      	str	r3, [r7, #0]
 8003aaa:	464b      	mov	r3, r9
 8003aac:	eb45 0303 	adc.w	r3, r5, r3
 8003ab0:	607b      	str	r3, [r7, #4]
 8003ab2:	f04f 0200 	mov.w	r2, #0
 8003ab6:	f04f 0300 	mov.w	r3, #0
 8003aba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003abe:	4629      	mov	r1, r5
 8003ac0:	028b      	lsls	r3, r1, #10
 8003ac2:	4621      	mov	r1, r4
 8003ac4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ac8:	4621      	mov	r1, r4
 8003aca:	028a      	lsls	r2, r1, #10
 8003acc:	4610      	mov	r0, r2
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	61bb      	str	r3, [r7, #24]
 8003ad8:	61fa      	str	r2, [r7, #28]
 8003ada:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ade:	f7fd f8d3 	bl	8000c88 <__aeabi_uldivmod>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003aec:	4b0d      	ldr	r3, [pc, #52]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x348>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	0f1b      	lsrs	r3, r3, #28
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8003afa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003b0a:	e003      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b0c:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003b0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003b12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3798      	adds	r7, #152	; 0x98
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b22:	bf00      	nop
 8003b24:	40023800 	.word	0x40023800
 8003b28:	00f42400 	.word	0x00f42400
 8003b2c:	00b71b00 	.word	0x00b71b00

08003b30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e28d      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 8083 	beq.w	8003c56 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b50:	4b94      	ldr	r3, [pc, #592]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 030c 	and.w	r3, r3, #12
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d019      	beq.n	8003b90 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b5c:	4b91      	ldr	r3, [pc, #580]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b64:	2b08      	cmp	r3, #8
 8003b66:	d106      	bne.n	8003b76 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b68:	4b8e      	ldr	r3, [pc, #568]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b74:	d00c      	beq.n	8003b90 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b76:	4b8b      	ldr	r3, [pc, #556]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b7e:	2b0c      	cmp	r3, #12
 8003b80:	d112      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b82:	4b88      	ldr	r3, [pc, #544]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8e:	d10b      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b90:	4b84      	ldr	r3, [pc, #528]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d05b      	beq.n	8003c54 <HAL_RCC_OscConfig+0x124>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d157      	bne.n	8003c54 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e25a      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb0:	d106      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x90>
 8003bb2:	4b7c      	ldr	r3, [pc, #496]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a7b      	ldr	r2, [pc, #492]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e01d      	b.n	8003bfc <HAL_RCC_OscConfig+0xcc>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bc8:	d10c      	bne.n	8003be4 <HAL_RCC_OscConfig+0xb4>
 8003bca:	4b76      	ldr	r3, [pc, #472]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a75      	ldr	r2, [pc, #468]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	4b73      	ldr	r3, [pc, #460]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a72      	ldr	r2, [pc, #456]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	e00b      	b.n	8003bfc <HAL_RCC_OscConfig+0xcc>
 8003be4:	4b6f      	ldr	r3, [pc, #444]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a6e      	ldr	r2, [pc, #440]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	4b6c      	ldr	r3, [pc, #432]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a6b      	ldr	r2, [pc, #428]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d013      	beq.n	8003c2c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7fe f8ae 	bl	8001d64 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c0c:	f7fe f8aa 	bl	8001d64 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b64      	cmp	r3, #100	; 0x64
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e21f      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1e:	4b61      	ldr	r3, [pc, #388]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f0      	beq.n	8003c0c <HAL_RCC_OscConfig+0xdc>
 8003c2a:	e014      	b.n	8003c56 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2c:	f7fe f89a 	bl	8001d64 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c34:	f7fe f896 	bl	8001d64 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b64      	cmp	r3, #100	; 0x64
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e20b      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c46:	4b57      	ldr	r3, [pc, #348]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1f0      	bne.n	8003c34 <HAL_RCC_OscConfig+0x104>
 8003c52:	e000      	b.n	8003c56 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d06f      	beq.n	8003d42 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c62:	4b50      	ldr	r3, [pc, #320]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d017      	beq.n	8003c9e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c6e:	4b4d      	ldr	r3, [pc, #308]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d105      	bne.n	8003c86 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c7a:	4b4a      	ldr	r3, [pc, #296]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c86:	4b47      	ldr	r3, [pc, #284]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c8e:	2b0c      	cmp	r3, #12
 8003c90:	d11c      	bne.n	8003ccc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c92:	4b44      	ldr	r3, [pc, #272]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d116      	bne.n	8003ccc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c9e:	4b41      	ldr	r3, [pc, #260]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d005      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x186>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d001      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e1d3      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb6:	4b3b      	ldr	r3, [pc, #236]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	4937      	ldr	r1, [pc, #220]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cca:	e03a      	b.n	8003d42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d020      	beq.n	8003d16 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cd4:	4b34      	ldr	r3, [pc, #208]	; (8003da8 <HAL_RCC_OscConfig+0x278>)
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cda:	f7fe f843 	bl	8001d64 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ce2:	f7fe f83f 	bl	8001d64 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e1b4      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	4b2b      	ldr	r3, [pc, #172]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f0      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d00:	4b28      	ldr	r3, [pc, #160]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	4925      	ldr	r1, [pc, #148]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	600b      	str	r3, [r1, #0]
 8003d14:	e015      	b.n	8003d42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d16:	4b24      	ldr	r3, [pc, #144]	; (8003da8 <HAL_RCC_OscConfig+0x278>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1c:	f7fe f822 	bl	8001d64 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d24:	f7fe f81e 	bl	8001d64 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e193      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	4b1b      	ldr	r3, [pc, #108]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d036      	beq.n	8003dbc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d016      	beq.n	8003d84 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d56:	4b15      	ldr	r3, [pc, #84]	; (8003dac <HAL_RCC_OscConfig+0x27c>)
 8003d58:	2201      	movs	r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5c:	f7fe f802 	bl	8001d64 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d64:	f7fd fffe 	bl	8001d64 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e173      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	4b0b      	ldr	r3, [pc, #44]	; (8003da4 <HAL_RCC_OscConfig+0x274>)
 8003d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0x234>
 8003d82:	e01b      	b.n	8003dbc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d84:	4b09      	ldr	r3, [pc, #36]	; (8003dac <HAL_RCC_OscConfig+0x27c>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8a:	f7fd ffeb 	bl	8001d64 <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d90:	e00e      	b.n	8003db0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d92:	f7fd ffe7 	bl	8001d64 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d907      	bls.n	8003db0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e15c      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
 8003da4:	40023800 	.word	0x40023800
 8003da8:	42470000 	.word	0x42470000
 8003dac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db0:	4b8a      	ldr	r3, [pc, #552]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1ea      	bne.n	8003d92 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8097 	beq.w	8003ef8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dce:	4b83      	ldr	r3, [pc, #524]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10f      	bne.n	8003dfa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	4b7f      	ldr	r3, [pc, #508]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	4a7e      	ldr	r2, [pc, #504]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003de8:	6413      	str	r3, [r2, #64]	; 0x40
 8003dea:	4b7c      	ldr	r3, [pc, #496]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003df6:	2301      	movs	r3, #1
 8003df8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfa:	4b79      	ldr	r3, [pc, #484]	; (8003fe0 <HAL_RCC_OscConfig+0x4b0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d118      	bne.n	8003e38 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e06:	4b76      	ldr	r3, [pc, #472]	; (8003fe0 <HAL_RCC_OscConfig+0x4b0>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a75      	ldr	r2, [pc, #468]	; (8003fe0 <HAL_RCC_OscConfig+0x4b0>)
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e12:	f7fd ffa7 	bl	8001d64 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e18:	e008      	b.n	8003e2c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e1a:	f7fd ffa3 	bl	8001d64 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e118      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e2c:	4b6c      	ldr	r3, [pc, #432]	; (8003fe0 <HAL_RCC_OscConfig+0x4b0>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0f0      	beq.n	8003e1a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d106      	bne.n	8003e4e <HAL_RCC_OscConfig+0x31e>
 8003e40:	4b66      	ldr	r3, [pc, #408]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e44:	4a65      	ldr	r2, [pc, #404]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e4c:	e01c      	b.n	8003e88 <HAL_RCC_OscConfig+0x358>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	2b05      	cmp	r3, #5
 8003e54:	d10c      	bne.n	8003e70 <HAL_RCC_OscConfig+0x340>
 8003e56:	4b61      	ldr	r3, [pc, #388]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a60      	ldr	r2, [pc, #384]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e5c:	f043 0304 	orr.w	r3, r3, #4
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
 8003e62:	4b5e      	ldr	r3, [pc, #376]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e66:	4a5d      	ldr	r2, [pc, #372]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e6e:	e00b      	b.n	8003e88 <HAL_RCC_OscConfig+0x358>
 8003e70:	4b5a      	ldr	r3, [pc, #360]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e74:	4a59      	ldr	r2, [pc, #356]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e76:	f023 0301 	bic.w	r3, r3, #1
 8003e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e7c:	4b57      	ldr	r3, [pc, #348]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e80:	4a56      	ldr	r2, [pc, #344]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003e82:	f023 0304 	bic.w	r3, r3, #4
 8003e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d015      	beq.n	8003ebc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e90:	f7fd ff68 	bl	8001d64 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e96:	e00a      	b.n	8003eae <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e98:	f7fd ff64 	bl	8001d64 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e0d7      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eae:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d0ee      	beq.n	8003e98 <HAL_RCC_OscConfig+0x368>
 8003eba:	e014      	b.n	8003ee6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ebc:	f7fd ff52 	bl	8001d64 <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec2:	e00a      	b.n	8003eda <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ec4:	f7fd ff4e 	bl	8001d64 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e0c1      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eda:	4b40      	ldr	r3, [pc, #256]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1ee      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ee6:	7dfb      	ldrb	r3, [r7, #23]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d105      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eec:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	4a3a      	ldr	r2, [pc, #232]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003ef2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ef6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80ad 	beq.w	800405c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f02:	4b36      	ldr	r3, [pc, #216]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d060      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d145      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f16:	4b33      	ldr	r3, [pc, #204]	; (8003fe4 <HAL_RCC_OscConfig+0x4b4>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1c:	f7fd ff22 	bl	8001d64 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f24:	f7fd ff1e 	bl	8001d64 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e093      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f36:	4b29      	ldr	r3, [pc, #164]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	69da      	ldr	r2, [r3, #28]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	019b      	lsls	r3, r3, #6
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f58:	085b      	lsrs	r3, r3, #1
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	041b      	lsls	r3, r3, #16
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f64:	061b      	lsls	r3, r3, #24
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6c:	071b      	lsls	r3, r3, #28
 8003f6e:	491b      	ldr	r1, [pc, #108]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f74:	4b1b      	ldr	r3, [pc, #108]	; (8003fe4 <HAL_RCC_OscConfig+0x4b4>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7a:	f7fd fef3 	bl	8001d64 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f82:	f7fd feef 	bl	8001d64 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e064      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f94:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0f0      	beq.n	8003f82 <HAL_RCC_OscConfig+0x452>
 8003fa0:	e05c      	b.n	800405c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa2:	4b10      	ldr	r3, [pc, #64]	; (8003fe4 <HAL_RCC_OscConfig+0x4b4>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7fd fedc 	bl	8001d64 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb0:	f7fd fed8 	bl	8001d64 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e04d      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <HAL_RCC_OscConfig+0x4ac>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x480>
 8003fce:	e045      	b.n	800405c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d107      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e040      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40007000 	.word	0x40007000
 8003fe4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fe8:	4b1f      	ldr	r3, [pc, #124]	; (8004068 <HAL_RCC_OscConfig+0x538>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d030      	beq.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004000:	429a      	cmp	r2, r3
 8004002:	d129      	bne.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d122      	bne.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004018:	4013      	ands	r3, r2
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800401e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004020:	4293      	cmp	r3, r2
 8004022:	d119      	bne.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402e:	085b      	lsrs	r3, r3, #1
 8004030:	3b01      	subs	r3, #1
 8004032:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004034:	429a      	cmp	r2, r3
 8004036:	d10f      	bne.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004042:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004044:	429a      	cmp	r2, r3
 8004046:	d107      	bne.n	8004058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004052:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004054:	429a      	cmp	r2, r3
 8004056:	d001      	beq.n	800405c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	40023800 	.word	0x40023800

0800406c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e041      	b.n	8004102 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d106      	bne.n	8004098 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fd fc3a 	bl	800190c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3304      	adds	r3, #4
 80040a8:	4619      	mov	r1, r3
 80040aa:	4610      	mov	r0, r2
 80040ac:	f000 f9ce 	bl	800444c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
	...

0800410c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	d001      	beq.n	8004124 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e04e      	b.n	80041c2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68da      	ldr	r2, [r3, #12]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a23      	ldr	r2, [pc, #140]	; (80041d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d022      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414e:	d01d      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a1f      	ldr	r2, [pc, #124]	; (80041d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d018      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a1e      	ldr	r2, [pc, #120]	; (80041d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d013      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a1c      	ldr	r2, [pc, #112]	; (80041dc <HAL_TIM_Base_Start_IT+0xd0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00e      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a1b      	ldr	r2, [pc, #108]	; (80041e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d009      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a19      	ldr	r2, [pc, #100]	; (80041e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a18      	ldr	r2, [pc, #96]	; (80041e8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d111      	bne.n	80041b0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b06      	cmp	r3, #6
 800419c:	d010      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f042 0201 	orr.w	r2, r2, #1
 80041ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	e007      	b.n	80041c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0201 	orr.w	r2, r2, #1
 80041be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40010000 	.word	0x40010000
 80041d4:	40000400 	.word	0x40000400
 80041d8:	40000800 	.word	0x40000800
 80041dc:	40000c00 	.word	0x40000c00
 80041e0:	40010400 	.word	0x40010400
 80041e4:	40014000 	.word	0x40014000
 80041e8:	40001800 	.word	0x40001800

080041ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d122      	bne.n	8004248 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b02      	cmp	r3, #2
 800420e:	d11b      	bne.n	8004248 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0202 	mvn.w	r2, #2
 8004218:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f8ee 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 8004234:	e005      	b.n	8004242 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f8e0 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f8f1 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d122      	bne.n	800429c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b04      	cmp	r3, #4
 8004262:	d11b      	bne.n	800429c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f06f 0204 	mvn.w	r2, #4
 800426c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2202      	movs	r2, #2
 8004272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f8c4 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 8004288:	e005      	b.n	8004296 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f8b6 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 f8c7 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d122      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d11b      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0208 	mvn.w	r2, #8
 80042c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2204      	movs	r2, #4
 80042c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f89a 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 80042dc:	e005      	b.n	80042ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f88c 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f89d 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d122      	bne.n	8004344 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f003 0310 	and.w	r3, r3, #16
 8004308:	2b10      	cmp	r3, #16
 800430a:	d11b      	bne.n	8004344 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0210 	mvn.w	r2, #16
 8004314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2208      	movs	r2, #8
 800431a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f870 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 8004330:	e005      	b.n	800433e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f862 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f873 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b01      	cmp	r3, #1
 8004350:	d10e      	bne.n	8004370 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b01      	cmp	r3, #1
 800435e:	d107      	bne.n	8004370 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f06f 0201 	mvn.w	r2, #1
 8004368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fc ff56 	bl	800121c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437a:	2b80      	cmp	r3, #128	; 0x80
 800437c:	d10e      	bne.n	800439c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004388:	2b80      	cmp	r3, #128	; 0x80
 800438a:	d107      	bne.n	800439c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f97e 	bl	8004698 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a6:	2b40      	cmp	r3, #64	; 0x40
 80043a8:	d10e      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b4:	2b40      	cmp	r3, #64	; 0x40
 80043b6:	d107      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f838 	bl	8004438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b20      	cmp	r3, #32
 80043d4:	d10e      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f003 0320 	and.w	r3, r3, #32
 80043e0:	2b20      	cmp	r3, #32
 80043e2:	d107      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f06f 0220 	mvn.w	r2, #32
 80043ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f948 	bl	8004684 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043f4:	bf00      	nop
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a40      	ldr	r2, [pc, #256]	; (8004560 <TIM_Base_SetConfig+0x114>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d013      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446a:	d00f      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a3d      	ldr	r2, [pc, #244]	; (8004564 <TIM_Base_SetConfig+0x118>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00b      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a3c      	ldr	r2, [pc, #240]	; (8004568 <TIM_Base_SetConfig+0x11c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d007      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a3b      	ldr	r2, [pc, #236]	; (800456c <TIM_Base_SetConfig+0x120>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d003      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a3a      	ldr	r2, [pc, #232]	; (8004570 <TIM_Base_SetConfig+0x124>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d108      	bne.n	800449e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a2f      	ldr	r2, [pc, #188]	; (8004560 <TIM_Base_SetConfig+0x114>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d02b      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ac:	d027      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a2c      	ldr	r2, [pc, #176]	; (8004564 <TIM_Base_SetConfig+0x118>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d023      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a2b      	ldr	r2, [pc, #172]	; (8004568 <TIM_Base_SetConfig+0x11c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d01f      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a2a      	ldr	r2, [pc, #168]	; (800456c <TIM_Base_SetConfig+0x120>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d01b      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a29      	ldr	r2, [pc, #164]	; (8004570 <TIM_Base_SetConfig+0x124>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d017      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a28      	ldr	r2, [pc, #160]	; (8004574 <TIM_Base_SetConfig+0x128>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d013      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a27      	ldr	r2, [pc, #156]	; (8004578 <TIM_Base_SetConfig+0x12c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00f      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a26      	ldr	r2, [pc, #152]	; (800457c <TIM_Base_SetConfig+0x130>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00b      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a25      	ldr	r2, [pc, #148]	; (8004580 <TIM_Base_SetConfig+0x134>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d007      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a24      	ldr	r2, [pc, #144]	; (8004584 <TIM_Base_SetConfig+0x138>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d003      	beq.n	80044fe <TIM_Base_SetConfig+0xb2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a23      	ldr	r2, [pc, #140]	; (8004588 <TIM_Base_SetConfig+0x13c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d108      	bne.n	8004510 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <TIM_Base_SetConfig+0x114>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d003      	beq.n	8004544 <TIM_Base_SetConfig+0xf8>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a0c      	ldr	r2, [pc, #48]	; (8004570 <TIM_Base_SetConfig+0x124>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d103      	bne.n	800454c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	615a      	str	r2, [r3, #20]
}
 8004552:	bf00      	nop
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40010000 	.word	0x40010000
 8004564:	40000400 	.word	0x40000400
 8004568:	40000800 	.word	0x40000800
 800456c:	40000c00 	.word	0x40000c00
 8004570:	40010400 	.word	0x40010400
 8004574:	40014000 	.word	0x40014000
 8004578:	40014400 	.word	0x40014400
 800457c:	40014800 	.word	0x40014800
 8004580:	40001800 	.word	0x40001800
 8004584:	40001c00 	.word	0x40001c00
 8004588:	40002000 	.word	0x40002000

0800458c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e05a      	b.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a21      	ldr	r2, [pc, #132]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d022      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045f0:	d01d      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a1d      	ldr	r2, [pc, #116]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d018      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a1b      	ldr	r2, [pc, #108]	; (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d013      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a1a      	ldr	r2, [pc, #104]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00e      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a18      	ldr	r2, [pc, #96]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d009      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a17      	ldr	r2, [pc, #92]	; (800467c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a15      	ldr	r2, [pc, #84]	; (8004680 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10c      	bne.n	8004648 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004634:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	4313      	orrs	r3, r2
 800463e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40010000 	.word	0x40010000
 800466c:	40000400 	.word	0x40000400
 8004670:	40000800 	.word	0x40000800
 8004674:	40000c00 	.word	0x40000c00
 8004678:	40010400 	.word	0x40010400
 800467c:	40014000 	.word	0x40014000
 8004680:	40001800 	.word	0x40001800

08004684 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e03f      	b.n	800473e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d106      	bne.n	80046d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7fd f942 	bl	800195c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2224      	movs	r2, #36	; 0x24
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68da      	ldr	r2, [r3, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 fd23 	bl	800513c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004704:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695a      	ldr	r2, [r3, #20]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004714:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004724:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004746:	b480      	push	{r7}
 8004748:	b085      	sub	sp, #20
 800474a:	af00      	add	r7, sp, #0
 800474c:	60f8      	str	r0, [r7, #12]
 800474e:	60b9      	str	r1, [r7, #8]
 8004750:	4613      	mov	r3, r2
 8004752:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b20      	cmp	r3, #32
 800475e:	d130      	bne.n	80047c2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_UART_Transmit_IT+0x26>
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e029      	b.n	80047c4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004776:	2b01      	cmp	r3, #1
 8004778:	d101      	bne.n	800477e <HAL_UART_Transmit_IT+0x38>
 800477a:	2302      	movs	r3, #2
 800477c:	e022      	b.n	80047c4 <HAL_UART_Transmit_IT+0x7e>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	88fa      	ldrh	r2, [r7, #6]
 8004790:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	88fa      	ldrh	r2, [r7, #6]
 8004796:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2221      	movs	r2, #33	; 0x21
 80047a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047bc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	4613      	mov	r3, r2
 80047dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d11d      	bne.n	8004826 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_UART_Receive_IT+0x26>
 80047f0:	88fb      	ldrh	r3, [r7, #6]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e016      	b.n	8004828 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_UART_Receive_IT+0x38>
 8004804:	2302      	movs	r3, #2
 8004806:	e00f      	b.n	8004828 <HAL_UART_Receive_IT+0x58>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004816:	88fb      	ldrh	r3, [r7, #6]
 8004818:	461a      	mov	r2, r3
 800481a:	68b9      	ldr	r1, [r7, #8]
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 fab5 	bl	8004d8c <UART_Start_Receive_IT>
 8004822:	4603      	mov	r3, r0
 8004824:	e000      	b.n	8004828 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004826:	2302      	movs	r3, #2
  }
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b0ba      	sub	sp, #232	; 0xe8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004856:	2300      	movs	r3, #0
 8004858:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800485c:	2300      	movs	r3, #0
 800485e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800486e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10f      	bne.n	8004896 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d009      	beq.n	8004896 <HAL_UART_IRQHandler+0x66>
 8004882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fb99 	bl	8004fc6 <UART_Receive_IT>
      return;
 8004894:	e256      	b.n	8004d44 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004896:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 80de 	beq.w	8004a5c <HAL_UART_IRQHandler+0x22c>
 80048a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d106      	bne.n	80048ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80d1 	beq.w	8004a5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00b      	beq.n	80048de <HAL_UART_IRQHandler+0xae>
 80048c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	f043 0201 	orr.w	r2, r3, #1
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <HAL_UART_IRQHandler+0xd2>
 80048ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d005      	beq.n	8004902 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	f043 0202 	orr.w	r2, r3, #2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00b      	beq.n	8004926 <HAL_UART_IRQHandler+0xf6>
 800490e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d005      	beq.n	8004926 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491e:	f043 0204 	orr.w	r2, r3, #4
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d011      	beq.n	8004956 <HAL_UART_IRQHandler+0x126>
 8004932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004936:	f003 0320 	and.w	r3, r3, #32
 800493a:	2b00      	cmp	r3, #0
 800493c:	d105      	bne.n	800494a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800493e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	f043 0208 	orr.w	r2, r3, #8
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 81ed 	beq.w	8004d3a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004964:	f003 0320 	and.w	r3, r3, #32
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <HAL_UART_IRQHandler+0x14e>
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fb24 	bl	8004fc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004988:	2b40      	cmp	r3, #64	; 0x40
 800498a:	bf0c      	ite	eq
 800498c:	2301      	moveq	r3, #1
 800498e:	2300      	movne	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d103      	bne.n	80049aa <HAL_UART_IRQHandler+0x17a>
 80049a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d04f      	beq.n	8004a4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fa2c 	bl	8004e08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ba:	2b40      	cmp	r3, #64	; 0x40
 80049bc:	d141      	bne.n	8004a42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3314      	adds	r3, #20
 80049c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049cc:	e853 3f00 	ldrex	r3, [r3]
 80049d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80049d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	3314      	adds	r3, #20
 80049e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80049ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80049ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80049f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80049fa:	e841 2300 	strex	r3, r2, [r1]
 80049fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1d9      	bne.n	80049be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d013      	beq.n	8004a3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a16:	4a7d      	ldr	r2, [pc, #500]	; (8004c0c <HAL_UART_IRQHandler+0x3dc>)
 8004a18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7fe f9a2 	bl	8002d68 <HAL_DMA_Abort_IT>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d016      	beq.n	8004a58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a34:	4610      	mov	r0, r2
 8004a36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a38:	e00e      	b.n	8004a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f990 	bl	8004d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a40:	e00a      	b.n	8004a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f98c 	bl	8004d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a48:	e006      	b.n	8004a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f988 	bl	8004d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004a56:	e170      	b.n	8004d3a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a58:	bf00      	nop
    return;
 8004a5a:	e16e      	b.n	8004d3a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	f040 814a 	bne.w	8004cfa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a6a:	f003 0310 	and.w	r3, r3, #16
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f000 8143 	beq.w	8004cfa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 813c 	beq.w	8004cfa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a82:	2300      	movs	r3, #0
 8004a84:	60bb      	str	r3, [r7, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa2:	2b40      	cmp	r3, #64	; 0x40
 8004aa4:	f040 80b4 	bne.w	8004c10 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ab4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 8140 	beq.w	8004d3e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ac2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	f080 8139 	bcs.w	8004d3e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ade:	f000 8088 	beq.w	8004bf2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004af0:	e853 3f00 	ldrex	r3, [r3]
 8004af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004b0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b1e:	e841 2300 	strex	r3, r2, [r1]
 8004b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1d9      	bne.n	8004ae2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3314      	adds	r3, #20
 8004b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b38:	e853 3f00 	ldrex	r3, [r3]
 8004b3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b40:	f023 0301 	bic.w	r3, r3, #1
 8004b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	3314      	adds	r3, #20
 8004b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b5e:	e841 2300 	strex	r3, r2, [r1]
 8004b62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1e1      	bne.n	8004b2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	3314      	adds	r3, #20
 8004b70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b74:	e853 3f00 	ldrex	r3, [r3]
 8004b78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3314      	adds	r3, #20
 8004b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e3      	bne.n	8004b6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	330c      	adds	r3, #12
 8004bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bba:	e853 3f00 	ldrex	r3, [r3]
 8004bbe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bc2:	f023 0310 	bic.w	r3, r3, #16
 8004bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	330c      	adds	r3, #12
 8004bd0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004bd4:	65ba      	str	r2, [r7, #88]	; 0x58
 8004bd6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bdc:	e841 2300 	strex	r3, r2, [r1]
 8004be0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1e3      	bne.n	8004bb0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7fe f84b 	bl	8002c88 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	4619      	mov	r1, r3
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f8b6 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c08:	e099      	b.n	8004d3e <HAL_UART_IRQHandler+0x50e>
 8004c0a:	bf00      	nop
 8004c0c:	08004ecf 	.word	0x08004ecf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f000 808b 	beq.w	8004d42 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004c2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8086 	beq.w	8004d42 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	330c      	adds	r3, #12
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	e853 3f00 	ldrex	r3, [r3]
 8004c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	330c      	adds	r3, #12
 8004c56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004c5a:	647a      	str	r2, [r7, #68]	; 0x44
 8004c5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c62:	e841 2300 	strex	r3, r2, [r1]
 8004c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1e3      	bne.n	8004c36 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3314      	adds	r3, #20
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	f023 0301 	bic.w	r3, r3, #1
 8004c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3314      	adds	r3, #20
 8004c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c92:	633a      	str	r2, [r7, #48]	; 0x30
 8004c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c9a:	e841 2300 	strex	r3, r2, [r1]
 8004c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1e3      	bne.n	8004c6e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2220      	movs	r2, #32
 8004caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	330c      	adds	r3, #12
 8004cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	e853 3f00 	ldrex	r3, [r3]
 8004cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0310 	bic.w	r3, r3, #16
 8004cca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	330c      	adds	r3, #12
 8004cd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004cd8:	61fa      	str	r2, [r7, #28]
 8004cda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cdc:	69b9      	ldr	r1, [r7, #24]
 8004cde:	69fa      	ldr	r2, [r7, #28]
 8004ce0:	e841 2300 	strex	r3, r2, [r1]
 8004ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1e3      	bne.n	8004cb4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f83e 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cf8:	e023      	b.n	8004d42 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d009      	beq.n	8004d1a <HAL_UART_IRQHandler+0x4ea>
 8004d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f8ef 	bl	8004ef6 <UART_Transmit_IT>
    return;
 8004d18:	e014      	b.n	8004d44 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00e      	beq.n	8004d44 <HAL_UART_IRQHandler+0x514>
 8004d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f92f 	bl	8004f96 <UART_EndTransmit_IT>
    return;
 8004d38:	e004      	b.n	8004d44 <HAL_UART_IRQHandler+0x514>
    return;
 8004d3a:	bf00      	nop
 8004d3c:	e002      	b.n	8004d44 <HAL_UART_IRQHandler+0x514>
      return;
 8004d3e:	bf00      	nop
 8004d40:	e000      	b.n	8004d44 <HAL_UART_IRQHandler+0x514>
      return;
 8004d42:	bf00      	nop
  }
}
 8004d44:	37e8      	adds	r7, #232	; 0xe8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop

08004d4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	88fa      	ldrh	r2, [r7, #6]
 8004da4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	88fa      	ldrh	r2, [r7, #6]
 8004daa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2222      	movs	r2, #34	; 0x22
 8004db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d007      	beq.n	8004dda <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dd8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	695a      	ldr	r2, [r3, #20]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 0201 	orr.w	r2, r2, #1
 8004de8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0220 	orr.w	r2, r2, #32
 8004df8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b095      	sub	sp, #84	; 0x54
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	330c      	adds	r3, #12
 8004e16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e1a:	e853 3f00 	ldrex	r3, [r3]
 8004e1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	330c      	adds	r3, #12
 8004e2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e30:	643a      	str	r2, [r7, #64]	; 0x40
 8004e32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e36:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e38:	e841 2300 	strex	r3, r2, [r1]
 8004e3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1e5      	bne.n	8004e10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3314      	adds	r3, #20
 8004e4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	f023 0301 	bic.w	r3, r3, #1
 8004e5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	3314      	adds	r3, #20
 8004e62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e5      	bne.n	8004e44 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d119      	bne.n	8004eb4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330c      	adds	r3, #12
 8004e86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	e853 3f00 	ldrex	r3, [r3]
 8004e8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f023 0310 	bic.w	r3, r3, #16
 8004e96:	647b      	str	r3, [r7, #68]	; 0x44
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	330c      	adds	r3, #12
 8004e9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ea0:	61ba      	str	r2, [r7, #24]
 8004ea2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	69ba      	ldr	r2, [r7, #24]
 8004ea8:	e841 2300 	strex	r3, r2, [r1]
 8004eac:	613b      	str	r3, [r7, #16]
   return(result);
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1e5      	bne.n	8004e80 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2220      	movs	r2, #32
 8004eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ec2:	bf00      	nop
 8004ec4:	3754      	adds	r7, #84	; 0x54
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b084      	sub	sp, #16
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f7ff ff39 	bl	8004d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eee:	bf00      	nop
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b085      	sub	sp, #20
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b21      	cmp	r3, #33	; 0x21
 8004f08:	d13e      	bne.n	8004f88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f12:	d114      	bne.n	8004f3e <UART_Transmit_IT+0x48>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d110      	bne.n	8004f3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	881b      	ldrh	r3, [r3, #0]
 8004f26:	461a      	mov	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	1c9a      	adds	r2, r3, #2
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	621a      	str	r2, [r3, #32]
 8004f3c:	e008      	b.n	8004f50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	1c59      	adds	r1, r3, #1
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6211      	str	r1, [r2, #32]
 8004f48:	781a      	ldrb	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	3b01      	subs	r3, #1
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10f      	bne.n	8004f84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68da      	ldr	r2, [r3, #12]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	e000      	b.n	8004f8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f88:	2302      	movs	r3, #2
  }
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr

08004f96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b082      	sub	sp, #8
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7ff fec8 	bl	8004d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b08c      	sub	sp, #48	; 0x30
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b22      	cmp	r3, #34	; 0x22
 8004fd8:	f040 80ab 	bne.w	8005132 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe4:	d117      	bne.n	8005016 <UART_Receive_IT+0x50>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d113      	bne.n	8005016 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005004:	b29a      	uxth	r2, r3
 8005006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005008:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800500e:	1c9a      	adds	r2, r3, #2
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	629a      	str	r2, [r3, #40]	; 0x28
 8005014:	e026      	b.n	8005064 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800501c:	2300      	movs	r3, #0
 800501e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005028:	d007      	beq.n	800503a <UART_Receive_IT+0x74>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10a      	bne.n	8005048 <UART_Receive_IT+0x82>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	b2da      	uxtb	r2, r3
 8005042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005044:	701a      	strb	r2, [r3, #0]
 8005046:	e008      	b.n	800505a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	b2db      	uxtb	r3, r3
 8005050:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005054:	b2da      	uxtb	r2, r3
 8005056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005058:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005068:	b29b      	uxth	r3, r3
 800506a:	3b01      	subs	r3, #1
 800506c:	b29b      	uxth	r3, r3
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	4619      	mov	r1, r3
 8005072:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005074:	2b00      	cmp	r3, #0
 8005076:	d15a      	bne.n	800512e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0220 	bic.w	r2, r2, #32
 8005086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68da      	ldr	r2, [r3, #12]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005096:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	695a      	ldr	r2, [r3, #20]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0201 	bic.w	r2, r2, #1
 80050a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d135      	bne.n	8005124 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	330c      	adds	r3, #12
 80050c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	e853 3f00 	ldrex	r3, [r3]
 80050cc:	613b      	str	r3, [r7, #16]
   return(result);
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	f023 0310 	bic.w	r3, r3, #16
 80050d4:	627b      	str	r3, [r7, #36]	; 0x24
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	330c      	adds	r3, #12
 80050dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050de:	623a      	str	r2, [r7, #32]
 80050e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e2:	69f9      	ldr	r1, [r7, #28]
 80050e4:	6a3a      	ldr	r2, [r7, #32]
 80050e6:	e841 2300 	strex	r3, r2, [r1]
 80050ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1e5      	bne.n	80050be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0310 	and.w	r3, r3, #16
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d10a      	bne.n	8005116 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800511a:	4619      	mov	r1, r3
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7ff fe29 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
 8005122:	e002      	b.n	800512a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7fc f8cd 	bl	80012c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e002      	b.n	8005134 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3730      	adds	r7, #48	; 0x30
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800513c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005140:	b0c0      	sub	sp, #256	; 0x100
 8005142:	af00      	add	r7, sp, #0
 8005144:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005158:	68d9      	ldr	r1, [r3, #12]
 800515a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	ea40 0301 	orr.w	r3, r0, r1
 8005164:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	431a      	orrs	r2, r3
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	431a      	orrs	r2, r3
 800517c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005194:	f021 010c 	bic.w	r1, r1, #12
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80051a2:	430b      	orrs	r3, r1
 80051a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80051b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051b6:	6999      	ldr	r1, [r3, #24]
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	ea40 0301 	orr.w	r3, r0, r1
 80051c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b8f      	ldr	r3, [pc, #572]	; (8005408 <UART_SetConfig+0x2cc>)
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d005      	beq.n	80051dc <UART_SetConfig+0xa0>
 80051d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	4b8d      	ldr	r3, [pc, #564]	; (800540c <UART_SetConfig+0x2d0>)
 80051d8:	429a      	cmp	r2, r3
 80051da:	d104      	bne.n	80051e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051dc:	f7fe faea 	bl	80037b4 <HAL_RCC_GetPCLK2Freq>
 80051e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80051e4:	e003      	b.n	80051ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051e6:	f7fe fad1 	bl	800378c <HAL_RCC_GetPCLK1Freq>
 80051ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f8:	f040 810c 	bne.w	8005414 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005200:	2200      	movs	r2, #0
 8005202:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005206:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800520a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800520e:	4622      	mov	r2, r4
 8005210:	462b      	mov	r3, r5
 8005212:	1891      	adds	r1, r2, r2
 8005214:	65b9      	str	r1, [r7, #88]	; 0x58
 8005216:	415b      	adcs	r3, r3
 8005218:	65fb      	str	r3, [r7, #92]	; 0x5c
 800521a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800521e:	4621      	mov	r1, r4
 8005220:	eb12 0801 	adds.w	r8, r2, r1
 8005224:	4629      	mov	r1, r5
 8005226:	eb43 0901 	adc.w	r9, r3, r1
 800522a:	f04f 0200 	mov.w	r2, #0
 800522e:	f04f 0300 	mov.w	r3, #0
 8005232:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005236:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800523a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800523e:	4690      	mov	r8, r2
 8005240:	4699      	mov	r9, r3
 8005242:	4623      	mov	r3, r4
 8005244:	eb18 0303 	adds.w	r3, r8, r3
 8005248:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800524c:	462b      	mov	r3, r5
 800524e:	eb49 0303 	adc.w	r3, r9, r3
 8005252:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005262:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005266:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800526a:	460b      	mov	r3, r1
 800526c:	18db      	adds	r3, r3, r3
 800526e:	653b      	str	r3, [r7, #80]	; 0x50
 8005270:	4613      	mov	r3, r2
 8005272:	eb42 0303 	adc.w	r3, r2, r3
 8005276:	657b      	str	r3, [r7, #84]	; 0x54
 8005278:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800527c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005280:	f7fb fd02 	bl	8000c88 <__aeabi_uldivmod>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	4b61      	ldr	r3, [pc, #388]	; (8005410 <UART_SetConfig+0x2d4>)
 800528a:	fba3 2302 	umull	r2, r3, r3, r2
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	011c      	lsls	r4, r3, #4
 8005292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800529c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80052a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80052a4:	4642      	mov	r2, r8
 80052a6:	464b      	mov	r3, r9
 80052a8:	1891      	adds	r1, r2, r2
 80052aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80052ac:	415b      	adcs	r3, r3
 80052ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80052b4:	4641      	mov	r1, r8
 80052b6:	eb12 0a01 	adds.w	sl, r2, r1
 80052ba:	4649      	mov	r1, r9
 80052bc:	eb43 0b01 	adc.w	fp, r3, r1
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	f04f 0300 	mov.w	r3, #0
 80052c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052d4:	4692      	mov	sl, r2
 80052d6:	469b      	mov	fp, r3
 80052d8:	4643      	mov	r3, r8
 80052da:	eb1a 0303 	adds.w	r3, sl, r3
 80052de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052e2:	464b      	mov	r3, r9
 80052e4:	eb4b 0303 	adc.w	r3, fp, r3
 80052e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80052fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005300:	460b      	mov	r3, r1
 8005302:	18db      	adds	r3, r3, r3
 8005304:	643b      	str	r3, [r7, #64]	; 0x40
 8005306:	4613      	mov	r3, r2
 8005308:	eb42 0303 	adc.w	r3, r2, r3
 800530c:	647b      	str	r3, [r7, #68]	; 0x44
 800530e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005312:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005316:	f7fb fcb7 	bl	8000c88 <__aeabi_uldivmod>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	4611      	mov	r1, r2
 8005320:	4b3b      	ldr	r3, [pc, #236]	; (8005410 <UART_SetConfig+0x2d4>)
 8005322:	fba3 2301 	umull	r2, r3, r3, r1
 8005326:	095b      	lsrs	r3, r3, #5
 8005328:	2264      	movs	r2, #100	; 0x64
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	1acb      	subs	r3, r1, r3
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005336:	4b36      	ldr	r3, [pc, #216]	; (8005410 <UART_SetConfig+0x2d4>)
 8005338:	fba3 2302 	umull	r2, r3, r3, r2
 800533c:	095b      	lsrs	r3, r3, #5
 800533e:	005b      	lsls	r3, r3, #1
 8005340:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005344:	441c      	add	r4, r3
 8005346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800534a:	2200      	movs	r2, #0
 800534c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005350:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005354:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005358:	4642      	mov	r2, r8
 800535a:	464b      	mov	r3, r9
 800535c:	1891      	adds	r1, r2, r2
 800535e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005360:	415b      	adcs	r3, r3
 8005362:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005368:	4641      	mov	r1, r8
 800536a:	1851      	adds	r1, r2, r1
 800536c:	6339      	str	r1, [r7, #48]	; 0x30
 800536e:	4649      	mov	r1, r9
 8005370:	414b      	adcs	r3, r1
 8005372:	637b      	str	r3, [r7, #52]	; 0x34
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005380:	4659      	mov	r1, fp
 8005382:	00cb      	lsls	r3, r1, #3
 8005384:	4651      	mov	r1, sl
 8005386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800538a:	4651      	mov	r1, sl
 800538c:	00ca      	lsls	r2, r1, #3
 800538e:	4610      	mov	r0, r2
 8005390:	4619      	mov	r1, r3
 8005392:	4603      	mov	r3, r0
 8005394:	4642      	mov	r2, r8
 8005396:	189b      	adds	r3, r3, r2
 8005398:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800539c:	464b      	mov	r3, r9
 800539e:	460a      	mov	r2, r1
 80053a0:	eb42 0303 	adc.w	r3, r2, r3
 80053a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80053b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80053b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80053bc:	460b      	mov	r3, r1
 80053be:	18db      	adds	r3, r3, r3
 80053c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80053c2:	4613      	mov	r3, r2
 80053c4:	eb42 0303 	adc.w	r3, r2, r3
 80053c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80053ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80053d2:	f7fb fc59 	bl	8000c88 <__aeabi_uldivmod>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4b0d      	ldr	r3, [pc, #52]	; (8005410 <UART_SetConfig+0x2d4>)
 80053dc:	fba3 1302 	umull	r1, r3, r3, r2
 80053e0:	095b      	lsrs	r3, r3, #5
 80053e2:	2164      	movs	r1, #100	; 0x64
 80053e4:	fb01 f303 	mul.w	r3, r1, r3
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	3332      	adds	r3, #50	; 0x32
 80053ee:	4a08      	ldr	r2, [pc, #32]	; (8005410 <UART_SetConfig+0x2d4>)
 80053f0:	fba2 2303 	umull	r2, r3, r2, r3
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	f003 0207 	and.w	r2, r3, #7
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4422      	add	r2, r4
 8005402:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005404:	e105      	b.n	8005612 <UART_SetConfig+0x4d6>
 8005406:	bf00      	nop
 8005408:	40011000 	.word	0x40011000
 800540c:	40011400 	.word	0x40011400
 8005410:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005418:	2200      	movs	r2, #0
 800541a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800541e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005422:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005426:	4642      	mov	r2, r8
 8005428:	464b      	mov	r3, r9
 800542a:	1891      	adds	r1, r2, r2
 800542c:	6239      	str	r1, [r7, #32]
 800542e:	415b      	adcs	r3, r3
 8005430:	627b      	str	r3, [r7, #36]	; 0x24
 8005432:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005436:	4641      	mov	r1, r8
 8005438:	1854      	adds	r4, r2, r1
 800543a:	4649      	mov	r1, r9
 800543c:	eb43 0501 	adc.w	r5, r3, r1
 8005440:	f04f 0200 	mov.w	r2, #0
 8005444:	f04f 0300 	mov.w	r3, #0
 8005448:	00eb      	lsls	r3, r5, #3
 800544a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800544e:	00e2      	lsls	r2, r4, #3
 8005450:	4614      	mov	r4, r2
 8005452:	461d      	mov	r5, r3
 8005454:	4643      	mov	r3, r8
 8005456:	18e3      	adds	r3, r4, r3
 8005458:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800545c:	464b      	mov	r3, r9
 800545e:	eb45 0303 	adc.w	r3, r5, r3
 8005462:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005472:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005482:	4629      	mov	r1, r5
 8005484:	008b      	lsls	r3, r1, #2
 8005486:	4621      	mov	r1, r4
 8005488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800548c:	4621      	mov	r1, r4
 800548e:	008a      	lsls	r2, r1, #2
 8005490:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005494:	f7fb fbf8 	bl	8000c88 <__aeabi_uldivmod>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4b60      	ldr	r3, [pc, #384]	; (8005620 <UART_SetConfig+0x4e4>)
 800549e:	fba3 2302 	umull	r2, r3, r3, r2
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	011c      	lsls	r4, r3, #4
 80054a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054aa:	2200      	movs	r2, #0
 80054ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80054b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80054b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80054b8:	4642      	mov	r2, r8
 80054ba:	464b      	mov	r3, r9
 80054bc:	1891      	adds	r1, r2, r2
 80054be:	61b9      	str	r1, [r7, #24]
 80054c0:	415b      	adcs	r3, r3
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054c8:	4641      	mov	r1, r8
 80054ca:	1851      	adds	r1, r2, r1
 80054cc:	6139      	str	r1, [r7, #16]
 80054ce:	4649      	mov	r1, r9
 80054d0:	414b      	adcs	r3, r1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e0:	4659      	mov	r1, fp
 80054e2:	00cb      	lsls	r3, r1, #3
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054ea:	4651      	mov	r1, sl
 80054ec:	00ca      	lsls	r2, r1, #3
 80054ee:	4610      	mov	r0, r2
 80054f0:	4619      	mov	r1, r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	4642      	mov	r2, r8
 80054f6:	189b      	adds	r3, r3, r2
 80054f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80054fc:	464b      	mov	r3, r9
 80054fe:	460a      	mov	r2, r1
 8005500:	eb42 0303 	adc.w	r3, r2, r3
 8005504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	67bb      	str	r3, [r7, #120]	; 0x78
 8005512:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005520:	4649      	mov	r1, r9
 8005522:	008b      	lsls	r3, r1, #2
 8005524:	4641      	mov	r1, r8
 8005526:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800552a:	4641      	mov	r1, r8
 800552c:	008a      	lsls	r2, r1, #2
 800552e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005532:	f7fb fba9 	bl	8000c88 <__aeabi_uldivmod>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4b39      	ldr	r3, [pc, #228]	; (8005620 <UART_SetConfig+0x4e4>)
 800553c:	fba3 1302 	umull	r1, r3, r3, r2
 8005540:	095b      	lsrs	r3, r3, #5
 8005542:	2164      	movs	r1, #100	; 0x64
 8005544:	fb01 f303 	mul.w	r3, r1, r3
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	011b      	lsls	r3, r3, #4
 800554c:	3332      	adds	r3, #50	; 0x32
 800554e:	4a34      	ldr	r2, [pc, #208]	; (8005620 <UART_SetConfig+0x4e4>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	095b      	lsrs	r3, r3, #5
 8005556:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800555a:	441c      	add	r4, r3
 800555c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005560:	2200      	movs	r2, #0
 8005562:	673b      	str	r3, [r7, #112]	; 0x70
 8005564:	677a      	str	r2, [r7, #116]	; 0x74
 8005566:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800556a:	4642      	mov	r2, r8
 800556c:	464b      	mov	r3, r9
 800556e:	1891      	adds	r1, r2, r2
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	415b      	adcs	r3, r3
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800557a:	4641      	mov	r1, r8
 800557c:	1851      	adds	r1, r2, r1
 800557e:	6039      	str	r1, [r7, #0]
 8005580:	4649      	mov	r1, r9
 8005582:	414b      	adcs	r3, r1
 8005584:	607b      	str	r3, [r7, #4]
 8005586:	f04f 0200 	mov.w	r2, #0
 800558a:	f04f 0300 	mov.w	r3, #0
 800558e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005592:	4659      	mov	r1, fp
 8005594:	00cb      	lsls	r3, r1, #3
 8005596:	4651      	mov	r1, sl
 8005598:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800559c:	4651      	mov	r1, sl
 800559e:	00ca      	lsls	r2, r1, #3
 80055a0:	4610      	mov	r0, r2
 80055a2:	4619      	mov	r1, r3
 80055a4:	4603      	mov	r3, r0
 80055a6:	4642      	mov	r2, r8
 80055a8:	189b      	adds	r3, r3, r2
 80055aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80055ac:	464b      	mov	r3, r9
 80055ae:	460a      	mov	r2, r1
 80055b0:	eb42 0303 	adc.w	r3, r2, r3
 80055b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	663b      	str	r3, [r7, #96]	; 0x60
 80055c0:	667a      	str	r2, [r7, #100]	; 0x64
 80055c2:	f04f 0200 	mov.w	r2, #0
 80055c6:	f04f 0300 	mov.w	r3, #0
 80055ca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80055ce:	4649      	mov	r1, r9
 80055d0:	008b      	lsls	r3, r1, #2
 80055d2:	4641      	mov	r1, r8
 80055d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055d8:	4641      	mov	r1, r8
 80055da:	008a      	lsls	r2, r1, #2
 80055dc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80055e0:	f7fb fb52 	bl	8000c88 <__aeabi_uldivmod>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	4b0d      	ldr	r3, [pc, #52]	; (8005620 <UART_SetConfig+0x4e4>)
 80055ea:	fba3 1302 	umull	r1, r3, r3, r2
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	2164      	movs	r1, #100	; 0x64
 80055f2:	fb01 f303 	mul.w	r3, r1, r3
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	3332      	adds	r3, #50	; 0x32
 80055fc:	4a08      	ldr	r2, [pc, #32]	; (8005620 <UART_SetConfig+0x4e4>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	095b      	lsrs	r3, r3, #5
 8005604:	f003 020f 	and.w	r2, r3, #15
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4422      	add	r2, r4
 8005610:	609a      	str	r2, [r3, #8]
}
 8005612:	bf00      	nop
 8005614:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005618:	46bd      	mov	sp, r7
 800561a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800561e:	bf00      	nop
 8005620:	51eb851f 	.word	0x51eb851f

08005624 <__errno>:
 8005624:	4b01      	ldr	r3, [pc, #4]	; (800562c <__errno+0x8>)
 8005626:	6818      	ldr	r0, [r3, #0]
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	20000014 	.word	0x20000014

08005630 <__libc_init_array>:
 8005630:	b570      	push	{r4, r5, r6, lr}
 8005632:	4d0d      	ldr	r5, [pc, #52]	; (8005668 <__libc_init_array+0x38>)
 8005634:	4c0d      	ldr	r4, [pc, #52]	; (800566c <__libc_init_array+0x3c>)
 8005636:	1b64      	subs	r4, r4, r5
 8005638:	10a4      	asrs	r4, r4, #2
 800563a:	2600      	movs	r6, #0
 800563c:	42a6      	cmp	r6, r4
 800563e:	d109      	bne.n	8005654 <__libc_init_array+0x24>
 8005640:	4d0b      	ldr	r5, [pc, #44]	; (8005670 <__libc_init_array+0x40>)
 8005642:	4c0c      	ldr	r4, [pc, #48]	; (8005674 <__libc_init_array+0x44>)
 8005644:	f003 fc84 	bl	8008f50 <_init>
 8005648:	1b64      	subs	r4, r4, r5
 800564a:	10a4      	asrs	r4, r4, #2
 800564c:	2600      	movs	r6, #0
 800564e:	42a6      	cmp	r6, r4
 8005650:	d105      	bne.n	800565e <__libc_init_array+0x2e>
 8005652:	bd70      	pop	{r4, r5, r6, pc}
 8005654:	f855 3b04 	ldr.w	r3, [r5], #4
 8005658:	4798      	blx	r3
 800565a:	3601      	adds	r6, #1
 800565c:	e7ee      	b.n	800563c <__libc_init_array+0xc>
 800565e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005662:	4798      	blx	r3
 8005664:	3601      	adds	r6, #1
 8005666:	e7f2      	b.n	800564e <__libc_init_array+0x1e>
 8005668:	0800975c 	.word	0x0800975c
 800566c:	0800975c 	.word	0x0800975c
 8005670:	0800975c 	.word	0x0800975c
 8005674:	08009760 	.word	0x08009760

08005678 <memset>:
 8005678:	4402      	add	r2, r0
 800567a:	4603      	mov	r3, r0
 800567c:	4293      	cmp	r3, r2
 800567e:	d100      	bne.n	8005682 <memset+0xa>
 8005680:	4770      	bx	lr
 8005682:	f803 1b01 	strb.w	r1, [r3], #1
 8005686:	e7f9      	b.n	800567c <memset+0x4>

08005688 <__cvt>:
 8005688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800568c:	ec55 4b10 	vmov	r4, r5, d0
 8005690:	2d00      	cmp	r5, #0
 8005692:	460e      	mov	r6, r1
 8005694:	4619      	mov	r1, r3
 8005696:	462b      	mov	r3, r5
 8005698:	bfbb      	ittet	lt
 800569a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800569e:	461d      	movlt	r5, r3
 80056a0:	2300      	movge	r3, #0
 80056a2:	232d      	movlt	r3, #45	; 0x2d
 80056a4:	700b      	strb	r3, [r1, #0]
 80056a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80056ac:	4691      	mov	r9, r2
 80056ae:	f023 0820 	bic.w	r8, r3, #32
 80056b2:	bfbc      	itt	lt
 80056b4:	4622      	movlt	r2, r4
 80056b6:	4614      	movlt	r4, r2
 80056b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80056bc:	d005      	beq.n	80056ca <__cvt+0x42>
 80056be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80056c2:	d100      	bne.n	80056c6 <__cvt+0x3e>
 80056c4:	3601      	adds	r6, #1
 80056c6:	2102      	movs	r1, #2
 80056c8:	e000      	b.n	80056cc <__cvt+0x44>
 80056ca:	2103      	movs	r1, #3
 80056cc:	ab03      	add	r3, sp, #12
 80056ce:	9301      	str	r3, [sp, #4]
 80056d0:	ab02      	add	r3, sp, #8
 80056d2:	9300      	str	r3, [sp, #0]
 80056d4:	ec45 4b10 	vmov	d0, r4, r5
 80056d8:	4653      	mov	r3, sl
 80056da:	4632      	mov	r2, r6
 80056dc:	f000 fd10 	bl	8006100 <_dtoa_r>
 80056e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80056e4:	4607      	mov	r7, r0
 80056e6:	d102      	bne.n	80056ee <__cvt+0x66>
 80056e8:	f019 0f01 	tst.w	r9, #1
 80056ec:	d022      	beq.n	8005734 <__cvt+0xac>
 80056ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80056f2:	eb07 0906 	add.w	r9, r7, r6
 80056f6:	d110      	bne.n	800571a <__cvt+0x92>
 80056f8:	783b      	ldrb	r3, [r7, #0]
 80056fa:	2b30      	cmp	r3, #48	; 0x30
 80056fc:	d10a      	bne.n	8005714 <__cvt+0x8c>
 80056fe:	2200      	movs	r2, #0
 8005700:	2300      	movs	r3, #0
 8005702:	4620      	mov	r0, r4
 8005704:	4629      	mov	r1, r5
 8005706:	f7fb f9ff 	bl	8000b08 <__aeabi_dcmpeq>
 800570a:	b918      	cbnz	r0, 8005714 <__cvt+0x8c>
 800570c:	f1c6 0601 	rsb	r6, r6, #1
 8005710:	f8ca 6000 	str.w	r6, [sl]
 8005714:	f8da 3000 	ldr.w	r3, [sl]
 8005718:	4499      	add	r9, r3
 800571a:	2200      	movs	r2, #0
 800571c:	2300      	movs	r3, #0
 800571e:	4620      	mov	r0, r4
 8005720:	4629      	mov	r1, r5
 8005722:	f7fb f9f1 	bl	8000b08 <__aeabi_dcmpeq>
 8005726:	b108      	cbz	r0, 800572c <__cvt+0xa4>
 8005728:	f8cd 900c 	str.w	r9, [sp, #12]
 800572c:	2230      	movs	r2, #48	; 0x30
 800572e:	9b03      	ldr	r3, [sp, #12]
 8005730:	454b      	cmp	r3, r9
 8005732:	d307      	bcc.n	8005744 <__cvt+0xbc>
 8005734:	9b03      	ldr	r3, [sp, #12]
 8005736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005738:	1bdb      	subs	r3, r3, r7
 800573a:	4638      	mov	r0, r7
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	b004      	add	sp, #16
 8005740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005744:	1c59      	adds	r1, r3, #1
 8005746:	9103      	str	r1, [sp, #12]
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	e7f0      	b.n	800572e <__cvt+0xa6>

0800574c <__exponent>:
 800574c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800574e:	4603      	mov	r3, r0
 8005750:	2900      	cmp	r1, #0
 8005752:	bfb8      	it	lt
 8005754:	4249      	neglt	r1, r1
 8005756:	f803 2b02 	strb.w	r2, [r3], #2
 800575a:	bfb4      	ite	lt
 800575c:	222d      	movlt	r2, #45	; 0x2d
 800575e:	222b      	movge	r2, #43	; 0x2b
 8005760:	2909      	cmp	r1, #9
 8005762:	7042      	strb	r2, [r0, #1]
 8005764:	dd2a      	ble.n	80057bc <__exponent+0x70>
 8005766:	f10d 0407 	add.w	r4, sp, #7
 800576a:	46a4      	mov	ip, r4
 800576c:	270a      	movs	r7, #10
 800576e:	46a6      	mov	lr, r4
 8005770:	460a      	mov	r2, r1
 8005772:	fb91 f6f7 	sdiv	r6, r1, r7
 8005776:	fb07 1516 	mls	r5, r7, r6, r1
 800577a:	3530      	adds	r5, #48	; 0x30
 800577c:	2a63      	cmp	r2, #99	; 0x63
 800577e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005782:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005786:	4631      	mov	r1, r6
 8005788:	dcf1      	bgt.n	800576e <__exponent+0x22>
 800578a:	3130      	adds	r1, #48	; 0x30
 800578c:	f1ae 0502 	sub.w	r5, lr, #2
 8005790:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005794:	1c44      	adds	r4, r0, #1
 8005796:	4629      	mov	r1, r5
 8005798:	4561      	cmp	r1, ip
 800579a:	d30a      	bcc.n	80057b2 <__exponent+0x66>
 800579c:	f10d 0209 	add.w	r2, sp, #9
 80057a0:	eba2 020e 	sub.w	r2, r2, lr
 80057a4:	4565      	cmp	r5, ip
 80057a6:	bf88      	it	hi
 80057a8:	2200      	movhi	r2, #0
 80057aa:	4413      	add	r3, r2
 80057ac:	1a18      	subs	r0, r3, r0
 80057ae:	b003      	add	sp, #12
 80057b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80057ba:	e7ed      	b.n	8005798 <__exponent+0x4c>
 80057bc:	2330      	movs	r3, #48	; 0x30
 80057be:	3130      	adds	r1, #48	; 0x30
 80057c0:	7083      	strb	r3, [r0, #2]
 80057c2:	70c1      	strb	r1, [r0, #3]
 80057c4:	1d03      	adds	r3, r0, #4
 80057c6:	e7f1      	b.n	80057ac <__exponent+0x60>

080057c8 <_printf_float>:
 80057c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057cc:	ed2d 8b02 	vpush	{d8}
 80057d0:	b08d      	sub	sp, #52	; 0x34
 80057d2:	460c      	mov	r4, r1
 80057d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80057d8:	4616      	mov	r6, r2
 80057da:	461f      	mov	r7, r3
 80057dc:	4605      	mov	r5, r0
 80057de:	f001 fa7d 	bl	8006cdc <_localeconv_r>
 80057e2:	f8d0 a000 	ldr.w	sl, [r0]
 80057e6:	4650      	mov	r0, sl
 80057e8:	f7fa fd12 	bl	8000210 <strlen>
 80057ec:	2300      	movs	r3, #0
 80057ee:	930a      	str	r3, [sp, #40]	; 0x28
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	9305      	str	r3, [sp, #20]
 80057f4:	f8d8 3000 	ldr.w	r3, [r8]
 80057f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80057fc:	3307      	adds	r3, #7
 80057fe:	f023 0307 	bic.w	r3, r3, #7
 8005802:	f103 0208 	add.w	r2, r3, #8
 8005806:	f8c8 2000 	str.w	r2, [r8]
 800580a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005812:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005816:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800581a:	9307      	str	r3, [sp, #28]
 800581c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005820:	ee08 0a10 	vmov	s16, r0
 8005824:	4b9f      	ldr	r3, [pc, #636]	; (8005aa4 <_printf_float+0x2dc>)
 8005826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800582a:	f04f 32ff 	mov.w	r2, #4294967295
 800582e:	f7fb f99d 	bl	8000b6c <__aeabi_dcmpun>
 8005832:	bb88      	cbnz	r0, 8005898 <_printf_float+0xd0>
 8005834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005838:	4b9a      	ldr	r3, [pc, #616]	; (8005aa4 <_printf_float+0x2dc>)
 800583a:	f04f 32ff 	mov.w	r2, #4294967295
 800583e:	f7fb f977 	bl	8000b30 <__aeabi_dcmple>
 8005842:	bb48      	cbnz	r0, 8005898 <_printf_float+0xd0>
 8005844:	2200      	movs	r2, #0
 8005846:	2300      	movs	r3, #0
 8005848:	4640      	mov	r0, r8
 800584a:	4649      	mov	r1, r9
 800584c:	f7fb f966 	bl	8000b1c <__aeabi_dcmplt>
 8005850:	b110      	cbz	r0, 8005858 <_printf_float+0x90>
 8005852:	232d      	movs	r3, #45	; 0x2d
 8005854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005858:	4b93      	ldr	r3, [pc, #588]	; (8005aa8 <_printf_float+0x2e0>)
 800585a:	4894      	ldr	r0, [pc, #592]	; (8005aac <_printf_float+0x2e4>)
 800585c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005860:	bf94      	ite	ls
 8005862:	4698      	movls	r8, r3
 8005864:	4680      	movhi	r8, r0
 8005866:	2303      	movs	r3, #3
 8005868:	6123      	str	r3, [r4, #16]
 800586a:	9b05      	ldr	r3, [sp, #20]
 800586c:	f023 0204 	bic.w	r2, r3, #4
 8005870:	6022      	str	r2, [r4, #0]
 8005872:	f04f 0900 	mov.w	r9, #0
 8005876:	9700      	str	r7, [sp, #0]
 8005878:	4633      	mov	r3, r6
 800587a:	aa0b      	add	r2, sp, #44	; 0x2c
 800587c:	4621      	mov	r1, r4
 800587e:	4628      	mov	r0, r5
 8005880:	f000 f9d8 	bl	8005c34 <_printf_common>
 8005884:	3001      	adds	r0, #1
 8005886:	f040 8090 	bne.w	80059aa <_printf_float+0x1e2>
 800588a:	f04f 30ff 	mov.w	r0, #4294967295
 800588e:	b00d      	add	sp, #52	; 0x34
 8005890:	ecbd 8b02 	vpop	{d8}
 8005894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005898:	4642      	mov	r2, r8
 800589a:	464b      	mov	r3, r9
 800589c:	4640      	mov	r0, r8
 800589e:	4649      	mov	r1, r9
 80058a0:	f7fb f964 	bl	8000b6c <__aeabi_dcmpun>
 80058a4:	b140      	cbz	r0, 80058b8 <_printf_float+0xf0>
 80058a6:	464b      	mov	r3, r9
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	bfbc      	itt	lt
 80058ac:	232d      	movlt	r3, #45	; 0x2d
 80058ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80058b2:	487f      	ldr	r0, [pc, #508]	; (8005ab0 <_printf_float+0x2e8>)
 80058b4:	4b7f      	ldr	r3, [pc, #508]	; (8005ab4 <_printf_float+0x2ec>)
 80058b6:	e7d1      	b.n	800585c <_printf_float+0x94>
 80058b8:	6863      	ldr	r3, [r4, #4]
 80058ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80058be:	9206      	str	r2, [sp, #24]
 80058c0:	1c5a      	adds	r2, r3, #1
 80058c2:	d13f      	bne.n	8005944 <_printf_float+0x17c>
 80058c4:	2306      	movs	r3, #6
 80058c6:	6063      	str	r3, [r4, #4]
 80058c8:	9b05      	ldr	r3, [sp, #20]
 80058ca:	6861      	ldr	r1, [r4, #4]
 80058cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80058d0:	2300      	movs	r3, #0
 80058d2:	9303      	str	r3, [sp, #12]
 80058d4:	ab0a      	add	r3, sp, #40	; 0x28
 80058d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80058da:	ab09      	add	r3, sp, #36	; 0x24
 80058dc:	ec49 8b10 	vmov	d0, r8, r9
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	6022      	str	r2, [r4, #0]
 80058e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80058e8:	4628      	mov	r0, r5
 80058ea:	f7ff fecd 	bl	8005688 <__cvt>
 80058ee:	9b06      	ldr	r3, [sp, #24]
 80058f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058f2:	2b47      	cmp	r3, #71	; 0x47
 80058f4:	4680      	mov	r8, r0
 80058f6:	d108      	bne.n	800590a <_printf_float+0x142>
 80058f8:	1cc8      	adds	r0, r1, #3
 80058fa:	db02      	blt.n	8005902 <_printf_float+0x13a>
 80058fc:	6863      	ldr	r3, [r4, #4]
 80058fe:	4299      	cmp	r1, r3
 8005900:	dd41      	ble.n	8005986 <_printf_float+0x1be>
 8005902:	f1ab 0b02 	sub.w	fp, fp, #2
 8005906:	fa5f fb8b 	uxtb.w	fp, fp
 800590a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800590e:	d820      	bhi.n	8005952 <_printf_float+0x18a>
 8005910:	3901      	subs	r1, #1
 8005912:	465a      	mov	r2, fp
 8005914:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005918:	9109      	str	r1, [sp, #36]	; 0x24
 800591a:	f7ff ff17 	bl	800574c <__exponent>
 800591e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005920:	1813      	adds	r3, r2, r0
 8005922:	2a01      	cmp	r2, #1
 8005924:	4681      	mov	r9, r0
 8005926:	6123      	str	r3, [r4, #16]
 8005928:	dc02      	bgt.n	8005930 <_printf_float+0x168>
 800592a:	6822      	ldr	r2, [r4, #0]
 800592c:	07d2      	lsls	r2, r2, #31
 800592e:	d501      	bpl.n	8005934 <_printf_float+0x16c>
 8005930:	3301      	adds	r3, #1
 8005932:	6123      	str	r3, [r4, #16]
 8005934:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005938:	2b00      	cmp	r3, #0
 800593a:	d09c      	beq.n	8005876 <_printf_float+0xae>
 800593c:	232d      	movs	r3, #45	; 0x2d
 800593e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005942:	e798      	b.n	8005876 <_printf_float+0xae>
 8005944:	9a06      	ldr	r2, [sp, #24]
 8005946:	2a47      	cmp	r2, #71	; 0x47
 8005948:	d1be      	bne.n	80058c8 <_printf_float+0x100>
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1bc      	bne.n	80058c8 <_printf_float+0x100>
 800594e:	2301      	movs	r3, #1
 8005950:	e7b9      	b.n	80058c6 <_printf_float+0xfe>
 8005952:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005956:	d118      	bne.n	800598a <_printf_float+0x1c2>
 8005958:	2900      	cmp	r1, #0
 800595a:	6863      	ldr	r3, [r4, #4]
 800595c:	dd0b      	ble.n	8005976 <_printf_float+0x1ae>
 800595e:	6121      	str	r1, [r4, #16]
 8005960:	b913      	cbnz	r3, 8005968 <_printf_float+0x1a0>
 8005962:	6822      	ldr	r2, [r4, #0]
 8005964:	07d0      	lsls	r0, r2, #31
 8005966:	d502      	bpl.n	800596e <_printf_float+0x1a6>
 8005968:	3301      	adds	r3, #1
 800596a:	440b      	add	r3, r1
 800596c:	6123      	str	r3, [r4, #16]
 800596e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005970:	f04f 0900 	mov.w	r9, #0
 8005974:	e7de      	b.n	8005934 <_printf_float+0x16c>
 8005976:	b913      	cbnz	r3, 800597e <_printf_float+0x1b6>
 8005978:	6822      	ldr	r2, [r4, #0]
 800597a:	07d2      	lsls	r2, r2, #31
 800597c:	d501      	bpl.n	8005982 <_printf_float+0x1ba>
 800597e:	3302      	adds	r3, #2
 8005980:	e7f4      	b.n	800596c <_printf_float+0x1a4>
 8005982:	2301      	movs	r3, #1
 8005984:	e7f2      	b.n	800596c <_printf_float+0x1a4>
 8005986:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800598a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800598c:	4299      	cmp	r1, r3
 800598e:	db05      	blt.n	800599c <_printf_float+0x1d4>
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	6121      	str	r1, [r4, #16]
 8005994:	07d8      	lsls	r0, r3, #31
 8005996:	d5ea      	bpl.n	800596e <_printf_float+0x1a6>
 8005998:	1c4b      	adds	r3, r1, #1
 800599a:	e7e7      	b.n	800596c <_printf_float+0x1a4>
 800599c:	2900      	cmp	r1, #0
 800599e:	bfd4      	ite	le
 80059a0:	f1c1 0202 	rsble	r2, r1, #2
 80059a4:	2201      	movgt	r2, #1
 80059a6:	4413      	add	r3, r2
 80059a8:	e7e0      	b.n	800596c <_printf_float+0x1a4>
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	055a      	lsls	r2, r3, #21
 80059ae:	d407      	bmi.n	80059c0 <_printf_float+0x1f8>
 80059b0:	6923      	ldr	r3, [r4, #16]
 80059b2:	4642      	mov	r2, r8
 80059b4:	4631      	mov	r1, r6
 80059b6:	4628      	mov	r0, r5
 80059b8:	47b8      	blx	r7
 80059ba:	3001      	adds	r0, #1
 80059bc:	d12c      	bne.n	8005a18 <_printf_float+0x250>
 80059be:	e764      	b.n	800588a <_printf_float+0xc2>
 80059c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80059c4:	f240 80e0 	bls.w	8005b88 <_printf_float+0x3c0>
 80059c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059cc:	2200      	movs	r2, #0
 80059ce:	2300      	movs	r3, #0
 80059d0:	f7fb f89a 	bl	8000b08 <__aeabi_dcmpeq>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d034      	beq.n	8005a42 <_printf_float+0x27a>
 80059d8:	4a37      	ldr	r2, [pc, #220]	; (8005ab8 <_printf_float+0x2f0>)
 80059da:	2301      	movs	r3, #1
 80059dc:	4631      	mov	r1, r6
 80059de:	4628      	mov	r0, r5
 80059e0:	47b8      	blx	r7
 80059e2:	3001      	adds	r0, #1
 80059e4:	f43f af51 	beq.w	800588a <_printf_float+0xc2>
 80059e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059ec:	429a      	cmp	r2, r3
 80059ee:	db02      	blt.n	80059f6 <_printf_float+0x22e>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	07d8      	lsls	r0, r3, #31
 80059f4:	d510      	bpl.n	8005a18 <_printf_float+0x250>
 80059f6:	ee18 3a10 	vmov	r3, s16
 80059fa:	4652      	mov	r2, sl
 80059fc:	4631      	mov	r1, r6
 80059fe:	4628      	mov	r0, r5
 8005a00:	47b8      	blx	r7
 8005a02:	3001      	adds	r0, #1
 8005a04:	f43f af41 	beq.w	800588a <_printf_float+0xc2>
 8005a08:	f04f 0800 	mov.w	r8, #0
 8005a0c:	f104 091a 	add.w	r9, r4, #26
 8005a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a12:	3b01      	subs	r3, #1
 8005a14:	4543      	cmp	r3, r8
 8005a16:	dc09      	bgt.n	8005a2c <_printf_float+0x264>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	079b      	lsls	r3, r3, #30
 8005a1c:	f100 8105 	bmi.w	8005c2a <_printf_float+0x462>
 8005a20:	68e0      	ldr	r0, [r4, #12]
 8005a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a24:	4298      	cmp	r0, r3
 8005a26:	bfb8      	it	lt
 8005a28:	4618      	movlt	r0, r3
 8005a2a:	e730      	b.n	800588e <_printf_float+0xc6>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	464a      	mov	r2, r9
 8005a30:	4631      	mov	r1, r6
 8005a32:	4628      	mov	r0, r5
 8005a34:	47b8      	blx	r7
 8005a36:	3001      	adds	r0, #1
 8005a38:	f43f af27 	beq.w	800588a <_printf_float+0xc2>
 8005a3c:	f108 0801 	add.w	r8, r8, #1
 8005a40:	e7e6      	b.n	8005a10 <_printf_float+0x248>
 8005a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	dc39      	bgt.n	8005abc <_printf_float+0x2f4>
 8005a48:	4a1b      	ldr	r2, [pc, #108]	; (8005ab8 <_printf_float+0x2f0>)
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	4631      	mov	r1, r6
 8005a4e:	4628      	mov	r0, r5
 8005a50:	47b8      	blx	r7
 8005a52:	3001      	adds	r0, #1
 8005a54:	f43f af19 	beq.w	800588a <_printf_float+0xc2>
 8005a58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	d102      	bne.n	8005a66 <_printf_float+0x29e>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	07d9      	lsls	r1, r3, #31
 8005a64:	d5d8      	bpl.n	8005a18 <_printf_float+0x250>
 8005a66:	ee18 3a10 	vmov	r3, s16
 8005a6a:	4652      	mov	r2, sl
 8005a6c:	4631      	mov	r1, r6
 8005a6e:	4628      	mov	r0, r5
 8005a70:	47b8      	blx	r7
 8005a72:	3001      	adds	r0, #1
 8005a74:	f43f af09 	beq.w	800588a <_printf_float+0xc2>
 8005a78:	f04f 0900 	mov.w	r9, #0
 8005a7c:	f104 0a1a 	add.w	sl, r4, #26
 8005a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a82:	425b      	negs	r3, r3
 8005a84:	454b      	cmp	r3, r9
 8005a86:	dc01      	bgt.n	8005a8c <_printf_float+0x2c4>
 8005a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a8a:	e792      	b.n	80059b2 <_printf_float+0x1ea>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	4652      	mov	r2, sl
 8005a90:	4631      	mov	r1, r6
 8005a92:	4628      	mov	r0, r5
 8005a94:	47b8      	blx	r7
 8005a96:	3001      	adds	r0, #1
 8005a98:	f43f aef7 	beq.w	800588a <_printf_float+0xc2>
 8005a9c:	f109 0901 	add.w	r9, r9, #1
 8005aa0:	e7ee      	b.n	8005a80 <_printf_float+0x2b8>
 8005aa2:	bf00      	nop
 8005aa4:	7fefffff 	.word	0x7fefffff
 8005aa8:	08008fb0 	.word	0x08008fb0
 8005aac:	08008fb4 	.word	0x08008fb4
 8005ab0:	08008fbc 	.word	0x08008fbc
 8005ab4:	08008fb8 	.word	0x08008fb8
 8005ab8:	08008fc0 	.word	0x08008fc0
 8005abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005abe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	bfa8      	it	ge
 8005ac4:	461a      	movge	r2, r3
 8005ac6:	2a00      	cmp	r2, #0
 8005ac8:	4691      	mov	r9, r2
 8005aca:	dc37      	bgt.n	8005b3c <_printf_float+0x374>
 8005acc:	f04f 0b00 	mov.w	fp, #0
 8005ad0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ad4:	f104 021a 	add.w	r2, r4, #26
 8005ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ada:	9305      	str	r3, [sp, #20]
 8005adc:	eba3 0309 	sub.w	r3, r3, r9
 8005ae0:	455b      	cmp	r3, fp
 8005ae2:	dc33      	bgt.n	8005b4c <_printf_float+0x384>
 8005ae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	db3b      	blt.n	8005b64 <_printf_float+0x39c>
 8005aec:	6823      	ldr	r3, [r4, #0]
 8005aee:	07da      	lsls	r2, r3, #31
 8005af0:	d438      	bmi.n	8005b64 <_printf_float+0x39c>
 8005af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005af4:	9a05      	ldr	r2, [sp, #20]
 8005af6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005af8:	1a9a      	subs	r2, r3, r2
 8005afa:	eba3 0901 	sub.w	r9, r3, r1
 8005afe:	4591      	cmp	r9, r2
 8005b00:	bfa8      	it	ge
 8005b02:	4691      	movge	r9, r2
 8005b04:	f1b9 0f00 	cmp.w	r9, #0
 8005b08:	dc35      	bgt.n	8005b76 <_printf_float+0x3ae>
 8005b0a:	f04f 0800 	mov.w	r8, #0
 8005b0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b12:	f104 0a1a 	add.w	sl, r4, #26
 8005b16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b1a:	1a9b      	subs	r3, r3, r2
 8005b1c:	eba3 0309 	sub.w	r3, r3, r9
 8005b20:	4543      	cmp	r3, r8
 8005b22:	f77f af79 	ble.w	8005a18 <_printf_float+0x250>
 8005b26:	2301      	movs	r3, #1
 8005b28:	4652      	mov	r2, sl
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	47b8      	blx	r7
 8005b30:	3001      	adds	r0, #1
 8005b32:	f43f aeaa 	beq.w	800588a <_printf_float+0xc2>
 8005b36:	f108 0801 	add.w	r8, r8, #1
 8005b3a:	e7ec      	b.n	8005b16 <_printf_float+0x34e>
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	4631      	mov	r1, r6
 8005b40:	4642      	mov	r2, r8
 8005b42:	4628      	mov	r0, r5
 8005b44:	47b8      	blx	r7
 8005b46:	3001      	adds	r0, #1
 8005b48:	d1c0      	bne.n	8005acc <_printf_float+0x304>
 8005b4a:	e69e      	b.n	800588a <_printf_float+0xc2>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	9205      	str	r2, [sp, #20]
 8005b54:	47b8      	blx	r7
 8005b56:	3001      	adds	r0, #1
 8005b58:	f43f ae97 	beq.w	800588a <_printf_float+0xc2>
 8005b5c:	9a05      	ldr	r2, [sp, #20]
 8005b5e:	f10b 0b01 	add.w	fp, fp, #1
 8005b62:	e7b9      	b.n	8005ad8 <_printf_float+0x310>
 8005b64:	ee18 3a10 	vmov	r3, s16
 8005b68:	4652      	mov	r2, sl
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	47b8      	blx	r7
 8005b70:	3001      	adds	r0, #1
 8005b72:	d1be      	bne.n	8005af2 <_printf_float+0x32a>
 8005b74:	e689      	b.n	800588a <_printf_float+0xc2>
 8005b76:	9a05      	ldr	r2, [sp, #20]
 8005b78:	464b      	mov	r3, r9
 8005b7a:	4442      	add	r2, r8
 8005b7c:	4631      	mov	r1, r6
 8005b7e:	4628      	mov	r0, r5
 8005b80:	47b8      	blx	r7
 8005b82:	3001      	adds	r0, #1
 8005b84:	d1c1      	bne.n	8005b0a <_printf_float+0x342>
 8005b86:	e680      	b.n	800588a <_printf_float+0xc2>
 8005b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b8a:	2a01      	cmp	r2, #1
 8005b8c:	dc01      	bgt.n	8005b92 <_printf_float+0x3ca>
 8005b8e:	07db      	lsls	r3, r3, #31
 8005b90:	d538      	bpl.n	8005c04 <_printf_float+0x43c>
 8005b92:	2301      	movs	r3, #1
 8005b94:	4642      	mov	r2, r8
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f ae74 	beq.w	800588a <_printf_float+0xc2>
 8005ba2:	ee18 3a10 	vmov	r3, s16
 8005ba6:	4652      	mov	r2, sl
 8005ba8:	4631      	mov	r1, r6
 8005baa:	4628      	mov	r0, r5
 8005bac:	47b8      	blx	r7
 8005bae:	3001      	adds	r0, #1
 8005bb0:	f43f ae6b 	beq.w	800588a <_printf_float+0xc2>
 8005bb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f7fa ffa4 	bl	8000b08 <__aeabi_dcmpeq>
 8005bc0:	b9d8      	cbnz	r0, 8005bfa <_printf_float+0x432>
 8005bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bc4:	f108 0201 	add.w	r2, r8, #1
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4628      	mov	r0, r5
 8005bce:	47b8      	blx	r7
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	d10e      	bne.n	8005bf2 <_printf_float+0x42a>
 8005bd4:	e659      	b.n	800588a <_printf_float+0xc2>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4652      	mov	r2, sl
 8005bda:	4631      	mov	r1, r6
 8005bdc:	4628      	mov	r0, r5
 8005bde:	47b8      	blx	r7
 8005be0:	3001      	adds	r0, #1
 8005be2:	f43f ae52 	beq.w	800588a <_printf_float+0xc2>
 8005be6:	f108 0801 	add.w	r8, r8, #1
 8005bea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bec:	3b01      	subs	r3, #1
 8005bee:	4543      	cmp	r3, r8
 8005bf0:	dcf1      	bgt.n	8005bd6 <_printf_float+0x40e>
 8005bf2:	464b      	mov	r3, r9
 8005bf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005bf8:	e6dc      	b.n	80059b4 <_printf_float+0x1ec>
 8005bfa:	f04f 0800 	mov.w	r8, #0
 8005bfe:	f104 0a1a 	add.w	sl, r4, #26
 8005c02:	e7f2      	b.n	8005bea <_printf_float+0x422>
 8005c04:	2301      	movs	r3, #1
 8005c06:	4642      	mov	r2, r8
 8005c08:	e7df      	b.n	8005bca <_printf_float+0x402>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	464a      	mov	r2, r9
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4628      	mov	r0, r5
 8005c12:	47b8      	blx	r7
 8005c14:	3001      	adds	r0, #1
 8005c16:	f43f ae38 	beq.w	800588a <_printf_float+0xc2>
 8005c1a:	f108 0801 	add.w	r8, r8, #1
 8005c1e:	68e3      	ldr	r3, [r4, #12]
 8005c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c22:	1a5b      	subs	r3, r3, r1
 8005c24:	4543      	cmp	r3, r8
 8005c26:	dcf0      	bgt.n	8005c0a <_printf_float+0x442>
 8005c28:	e6fa      	b.n	8005a20 <_printf_float+0x258>
 8005c2a:	f04f 0800 	mov.w	r8, #0
 8005c2e:	f104 0919 	add.w	r9, r4, #25
 8005c32:	e7f4      	b.n	8005c1e <_printf_float+0x456>

08005c34 <_printf_common>:
 8005c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c38:	4616      	mov	r6, r2
 8005c3a:	4699      	mov	r9, r3
 8005c3c:	688a      	ldr	r2, [r1, #8]
 8005c3e:	690b      	ldr	r3, [r1, #16]
 8005c40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c44:	4293      	cmp	r3, r2
 8005c46:	bfb8      	it	lt
 8005c48:	4613      	movlt	r3, r2
 8005c4a:	6033      	str	r3, [r6, #0]
 8005c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c50:	4607      	mov	r7, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	b10a      	cbz	r2, 8005c5a <_printf_common+0x26>
 8005c56:	3301      	adds	r3, #1
 8005c58:	6033      	str	r3, [r6, #0]
 8005c5a:	6823      	ldr	r3, [r4, #0]
 8005c5c:	0699      	lsls	r1, r3, #26
 8005c5e:	bf42      	ittt	mi
 8005c60:	6833      	ldrmi	r3, [r6, #0]
 8005c62:	3302      	addmi	r3, #2
 8005c64:	6033      	strmi	r3, [r6, #0]
 8005c66:	6825      	ldr	r5, [r4, #0]
 8005c68:	f015 0506 	ands.w	r5, r5, #6
 8005c6c:	d106      	bne.n	8005c7c <_printf_common+0x48>
 8005c6e:	f104 0a19 	add.w	sl, r4, #25
 8005c72:	68e3      	ldr	r3, [r4, #12]
 8005c74:	6832      	ldr	r2, [r6, #0]
 8005c76:	1a9b      	subs	r3, r3, r2
 8005c78:	42ab      	cmp	r3, r5
 8005c7a:	dc26      	bgt.n	8005cca <_printf_common+0x96>
 8005c7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c80:	1e13      	subs	r3, r2, #0
 8005c82:	6822      	ldr	r2, [r4, #0]
 8005c84:	bf18      	it	ne
 8005c86:	2301      	movne	r3, #1
 8005c88:	0692      	lsls	r2, r2, #26
 8005c8a:	d42b      	bmi.n	8005ce4 <_printf_common+0xb0>
 8005c8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c90:	4649      	mov	r1, r9
 8005c92:	4638      	mov	r0, r7
 8005c94:	47c0      	blx	r8
 8005c96:	3001      	adds	r0, #1
 8005c98:	d01e      	beq.n	8005cd8 <_printf_common+0xa4>
 8005c9a:	6823      	ldr	r3, [r4, #0]
 8005c9c:	68e5      	ldr	r5, [r4, #12]
 8005c9e:	6832      	ldr	r2, [r6, #0]
 8005ca0:	f003 0306 	and.w	r3, r3, #6
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	bf08      	it	eq
 8005ca8:	1aad      	subeq	r5, r5, r2
 8005caa:	68a3      	ldr	r3, [r4, #8]
 8005cac:	6922      	ldr	r2, [r4, #16]
 8005cae:	bf0c      	ite	eq
 8005cb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cb4:	2500      	movne	r5, #0
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	bfc4      	itt	gt
 8005cba:	1a9b      	subgt	r3, r3, r2
 8005cbc:	18ed      	addgt	r5, r5, r3
 8005cbe:	2600      	movs	r6, #0
 8005cc0:	341a      	adds	r4, #26
 8005cc2:	42b5      	cmp	r5, r6
 8005cc4:	d11a      	bne.n	8005cfc <_printf_common+0xc8>
 8005cc6:	2000      	movs	r0, #0
 8005cc8:	e008      	b.n	8005cdc <_printf_common+0xa8>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	4652      	mov	r2, sl
 8005cce:	4649      	mov	r1, r9
 8005cd0:	4638      	mov	r0, r7
 8005cd2:	47c0      	blx	r8
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	d103      	bne.n	8005ce0 <_printf_common+0xac>
 8005cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce0:	3501      	adds	r5, #1
 8005ce2:	e7c6      	b.n	8005c72 <_printf_common+0x3e>
 8005ce4:	18e1      	adds	r1, r4, r3
 8005ce6:	1c5a      	adds	r2, r3, #1
 8005ce8:	2030      	movs	r0, #48	; 0x30
 8005cea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cee:	4422      	add	r2, r4
 8005cf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cf8:	3302      	adds	r3, #2
 8005cfa:	e7c7      	b.n	8005c8c <_printf_common+0x58>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	4622      	mov	r2, r4
 8005d00:	4649      	mov	r1, r9
 8005d02:	4638      	mov	r0, r7
 8005d04:	47c0      	blx	r8
 8005d06:	3001      	adds	r0, #1
 8005d08:	d0e6      	beq.n	8005cd8 <_printf_common+0xa4>
 8005d0a:	3601      	adds	r6, #1
 8005d0c:	e7d9      	b.n	8005cc2 <_printf_common+0x8e>
	...

08005d10 <_printf_i>:
 8005d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d14:	7e0f      	ldrb	r7, [r1, #24]
 8005d16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d18:	2f78      	cmp	r7, #120	; 0x78
 8005d1a:	4691      	mov	r9, r2
 8005d1c:	4680      	mov	r8, r0
 8005d1e:	460c      	mov	r4, r1
 8005d20:	469a      	mov	sl, r3
 8005d22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d26:	d807      	bhi.n	8005d38 <_printf_i+0x28>
 8005d28:	2f62      	cmp	r7, #98	; 0x62
 8005d2a:	d80a      	bhi.n	8005d42 <_printf_i+0x32>
 8005d2c:	2f00      	cmp	r7, #0
 8005d2e:	f000 80d8 	beq.w	8005ee2 <_printf_i+0x1d2>
 8005d32:	2f58      	cmp	r7, #88	; 0x58
 8005d34:	f000 80a3 	beq.w	8005e7e <_printf_i+0x16e>
 8005d38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d40:	e03a      	b.n	8005db8 <_printf_i+0xa8>
 8005d42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d46:	2b15      	cmp	r3, #21
 8005d48:	d8f6      	bhi.n	8005d38 <_printf_i+0x28>
 8005d4a:	a101      	add	r1, pc, #4	; (adr r1, 8005d50 <_printf_i+0x40>)
 8005d4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d50:	08005da9 	.word	0x08005da9
 8005d54:	08005dbd 	.word	0x08005dbd
 8005d58:	08005d39 	.word	0x08005d39
 8005d5c:	08005d39 	.word	0x08005d39
 8005d60:	08005d39 	.word	0x08005d39
 8005d64:	08005d39 	.word	0x08005d39
 8005d68:	08005dbd 	.word	0x08005dbd
 8005d6c:	08005d39 	.word	0x08005d39
 8005d70:	08005d39 	.word	0x08005d39
 8005d74:	08005d39 	.word	0x08005d39
 8005d78:	08005d39 	.word	0x08005d39
 8005d7c:	08005ec9 	.word	0x08005ec9
 8005d80:	08005ded 	.word	0x08005ded
 8005d84:	08005eab 	.word	0x08005eab
 8005d88:	08005d39 	.word	0x08005d39
 8005d8c:	08005d39 	.word	0x08005d39
 8005d90:	08005eeb 	.word	0x08005eeb
 8005d94:	08005d39 	.word	0x08005d39
 8005d98:	08005ded 	.word	0x08005ded
 8005d9c:	08005d39 	.word	0x08005d39
 8005da0:	08005d39 	.word	0x08005d39
 8005da4:	08005eb3 	.word	0x08005eb3
 8005da8:	682b      	ldr	r3, [r5, #0]
 8005daa:	1d1a      	adds	r2, r3, #4
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	602a      	str	r2, [r5, #0]
 8005db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005db8:	2301      	movs	r3, #1
 8005dba:	e0a3      	b.n	8005f04 <_printf_i+0x1f4>
 8005dbc:	6820      	ldr	r0, [r4, #0]
 8005dbe:	6829      	ldr	r1, [r5, #0]
 8005dc0:	0606      	lsls	r6, r0, #24
 8005dc2:	f101 0304 	add.w	r3, r1, #4
 8005dc6:	d50a      	bpl.n	8005dde <_printf_i+0xce>
 8005dc8:	680e      	ldr	r6, [r1, #0]
 8005dca:	602b      	str	r3, [r5, #0]
 8005dcc:	2e00      	cmp	r6, #0
 8005dce:	da03      	bge.n	8005dd8 <_printf_i+0xc8>
 8005dd0:	232d      	movs	r3, #45	; 0x2d
 8005dd2:	4276      	negs	r6, r6
 8005dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dd8:	485e      	ldr	r0, [pc, #376]	; (8005f54 <_printf_i+0x244>)
 8005dda:	230a      	movs	r3, #10
 8005ddc:	e019      	b.n	8005e12 <_printf_i+0x102>
 8005dde:	680e      	ldr	r6, [r1, #0]
 8005de0:	602b      	str	r3, [r5, #0]
 8005de2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005de6:	bf18      	it	ne
 8005de8:	b236      	sxthne	r6, r6
 8005dea:	e7ef      	b.n	8005dcc <_printf_i+0xbc>
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	6820      	ldr	r0, [r4, #0]
 8005df0:	1d19      	adds	r1, r3, #4
 8005df2:	6029      	str	r1, [r5, #0]
 8005df4:	0601      	lsls	r1, r0, #24
 8005df6:	d501      	bpl.n	8005dfc <_printf_i+0xec>
 8005df8:	681e      	ldr	r6, [r3, #0]
 8005dfa:	e002      	b.n	8005e02 <_printf_i+0xf2>
 8005dfc:	0646      	lsls	r6, r0, #25
 8005dfe:	d5fb      	bpl.n	8005df8 <_printf_i+0xe8>
 8005e00:	881e      	ldrh	r6, [r3, #0]
 8005e02:	4854      	ldr	r0, [pc, #336]	; (8005f54 <_printf_i+0x244>)
 8005e04:	2f6f      	cmp	r7, #111	; 0x6f
 8005e06:	bf0c      	ite	eq
 8005e08:	2308      	moveq	r3, #8
 8005e0a:	230a      	movne	r3, #10
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e12:	6865      	ldr	r5, [r4, #4]
 8005e14:	60a5      	str	r5, [r4, #8]
 8005e16:	2d00      	cmp	r5, #0
 8005e18:	bfa2      	ittt	ge
 8005e1a:	6821      	ldrge	r1, [r4, #0]
 8005e1c:	f021 0104 	bicge.w	r1, r1, #4
 8005e20:	6021      	strge	r1, [r4, #0]
 8005e22:	b90e      	cbnz	r6, 8005e28 <_printf_i+0x118>
 8005e24:	2d00      	cmp	r5, #0
 8005e26:	d04d      	beq.n	8005ec4 <_printf_i+0x1b4>
 8005e28:	4615      	mov	r5, r2
 8005e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e2e:	fb03 6711 	mls	r7, r3, r1, r6
 8005e32:	5dc7      	ldrb	r7, [r0, r7]
 8005e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005e38:	4637      	mov	r7, r6
 8005e3a:	42bb      	cmp	r3, r7
 8005e3c:	460e      	mov	r6, r1
 8005e3e:	d9f4      	bls.n	8005e2a <_printf_i+0x11a>
 8005e40:	2b08      	cmp	r3, #8
 8005e42:	d10b      	bne.n	8005e5c <_printf_i+0x14c>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	07de      	lsls	r6, r3, #31
 8005e48:	d508      	bpl.n	8005e5c <_printf_i+0x14c>
 8005e4a:	6923      	ldr	r3, [r4, #16]
 8005e4c:	6861      	ldr	r1, [r4, #4]
 8005e4e:	4299      	cmp	r1, r3
 8005e50:	bfde      	ittt	le
 8005e52:	2330      	movle	r3, #48	; 0x30
 8005e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e5c:	1b52      	subs	r2, r2, r5
 8005e5e:	6122      	str	r2, [r4, #16]
 8005e60:	f8cd a000 	str.w	sl, [sp]
 8005e64:	464b      	mov	r3, r9
 8005e66:	aa03      	add	r2, sp, #12
 8005e68:	4621      	mov	r1, r4
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	f7ff fee2 	bl	8005c34 <_printf_common>
 8005e70:	3001      	adds	r0, #1
 8005e72:	d14c      	bne.n	8005f0e <_printf_i+0x1fe>
 8005e74:	f04f 30ff 	mov.w	r0, #4294967295
 8005e78:	b004      	add	sp, #16
 8005e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e7e:	4835      	ldr	r0, [pc, #212]	; (8005f54 <_printf_i+0x244>)
 8005e80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005e84:	6829      	ldr	r1, [r5, #0]
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e8c:	6029      	str	r1, [r5, #0]
 8005e8e:	061d      	lsls	r5, r3, #24
 8005e90:	d514      	bpl.n	8005ebc <_printf_i+0x1ac>
 8005e92:	07df      	lsls	r7, r3, #31
 8005e94:	bf44      	itt	mi
 8005e96:	f043 0320 	orrmi.w	r3, r3, #32
 8005e9a:	6023      	strmi	r3, [r4, #0]
 8005e9c:	b91e      	cbnz	r6, 8005ea6 <_printf_i+0x196>
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	f023 0320 	bic.w	r3, r3, #32
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	2310      	movs	r3, #16
 8005ea8:	e7b0      	b.n	8005e0c <_printf_i+0xfc>
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	f043 0320 	orr.w	r3, r3, #32
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	2378      	movs	r3, #120	; 0x78
 8005eb4:	4828      	ldr	r0, [pc, #160]	; (8005f58 <_printf_i+0x248>)
 8005eb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005eba:	e7e3      	b.n	8005e84 <_printf_i+0x174>
 8005ebc:	0659      	lsls	r1, r3, #25
 8005ebe:	bf48      	it	mi
 8005ec0:	b2b6      	uxthmi	r6, r6
 8005ec2:	e7e6      	b.n	8005e92 <_printf_i+0x182>
 8005ec4:	4615      	mov	r5, r2
 8005ec6:	e7bb      	b.n	8005e40 <_printf_i+0x130>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	6826      	ldr	r6, [r4, #0]
 8005ecc:	6961      	ldr	r1, [r4, #20]
 8005ece:	1d18      	adds	r0, r3, #4
 8005ed0:	6028      	str	r0, [r5, #0]
 8005ed2:	0635      	lsls	r5, r6, #24
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	d501      	bpl.n	8005edc <_printf_i+0x1cc>
 8005ed8:	6019      	str	r1, [r3, #0]
 8005eda:	e002      	b.n	8005ee2 <_printf_i+0x1d2>
 8005edc:	0670      	lsls	r0, r6, #25
 8005ede:	d5fb      	bpl.n	8005ed8 <_printf_i+0x1c8>
 8005ee0:	8019      	strh	r1, [r3, #0]
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	6123      	str	r3, [r4, #16]
 8005ee6:	4615      	mov	r5, r2
 8005ee8:	e7ba      	b.n	8005e60 <_printf_i+0x150>
 8005eea:	682b      	ldr	r3, [r5, #0]
 8005eec:	1d1a      	adds	r2, r3, #4
 8005eee:	602a      	str	r2, [r5, #0]
 8005ef0:	681d      	ldr	r5, [r3, #0]
 8005ef2:	6862      	ldr	r2, [r4, #4]
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	f7fa f992 	bl	8000220 <memchr>
 8005efc:	b108      	cbz	r0, 8005f02 <_printf_i+0x1f2>
 8005efe:	1b40      	subs	r0, r0, r5
 8005f00:	6060      	str	r0, [r4, #4]
 8005f02:	6863      	ldr	r3, [r4, #4]
 8005f04:	6123      	str	r3, [r4, #16]
 8005f06:	2300      	movs	r3, #0
 8005f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f0c:	e7a8      	b.n	8005e60 <_printf_i+0x150>
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	462a      	mov	r2, r5
 8005f12:	4649      	mov	r1, r9
 8005f14:	4640      	mov	r0, r8
 8005f16:	47d0      	blx	sl
 8005f18:	3001      	adds	r0, #1
 8005f1a:	d0ab      	beq.n	8005e74 <_printf_i+0x164>
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	079b      	lsls	r3, r3, #30
 8005f20:	d413      	bmi.n	8005f4a <_printf_i+0x23a>
 8005f22:	68e0      	ldr	r0, [r4, #12]
 8005f24:	9b03      	ldr	r3, [sp, #12]
 8005f26:	4298      	cmp	r0, r3
 8005f28:	bfb8      	it	lt
 8005f2a:	4618      	movlt	r0, r3
 8005f2c:	e7a4      	b.n	8005e78 <_printf_i+0x168>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	4632      	mov	r2, r6
 8005f32:	4649      	mov	r1, r9
 8005f34:	4640      	mov	r0, r8
 8005f36:	47d0      	blx	sl
 8005f38:	3001      	adds	r0, #1
 8005f3a:	d09b      	beq.n	8005e74 <_printf_i+0x164>
 8005f3c:	3501      	adds	r5, #1
 8005f3e:	68e3      	ldr	r3, [r4, #12]
 8005f40:	9903      	ldr	r1, [sp, #12]
 8005f42:	1a5b      	subs	r3, r3, r1
 8005f44:	42ab      	cmp	r3, r5
 8005f46:	dcf2      	bgt.n	8005f2e <_printf_i+0x21e>
 8005f48:	e7eb      	b.n	8005f22 <_printf_i+0x212>
 8005f4a:	2500      	movs	r5, #0
 8005f4c:	f104 0619 	add.w	r6, r4, #25
 8005f50:	e7f5      	b.n	8005f3e <_printf_i+0x22e>
 8005f52:	bf00      	nop
 8005f54:	08008fc2 	.word	0x08008fc2
 8005f58:	08008fd3 	.word	0x08008fd3

08005f5c <sniprintf>:
 8005f5c:	b40c      	push	{r2, r3}
 8005f5e:	b530      	push	{r4, r5, lr}
 8005f60:	4b17      	ldr	r3, [pc, #92]	; (8005fc0 <sniprintf+0x64>)
 8005f62:	1e0c      	subs	r4, r1, #0
 8005f64:	681d      	ldr	r5, [r3, #0]
 8005f66:	b09d      	sub	sp, #116	; 0x74
 8005f68:	da08      	bge.n	8005f7c <sniprintf+0x20>
 8005f6a:	238b      	movs	r3, #139	; 0x8b
 8005f6c:	602b      	str	r3, [r5, #0]
 8005f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f72:	b01d      	add	sp, #116	; 0x74
 8005f74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f78:	b002      	add	sp, #8
 8005f7a:	4770      	bx	lr
 8005f7c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005f80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f84:	bf14      	ite	ne
 8005f86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f8a:	4623      	moveq	r3, r4
 8005f8c:	9304      	str	r3, [sp, #16]
 8005f8e:	9307      	str	r3, [sp, #28]
 8005f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005f94:	9002      	str	r0, [sp, #8]
 8005f96:	9006      	str	r0, [sp, #24]
 8005f98:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f9e:	ab21      	add	r3, sp, #132	; 0x84
 8005fa0:	a902      	add	r1, sp, #8
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	9301      	str	r3, [sp, #4]
 8005fa6:	f001 fb89 	bl	80076bc <_svfiprintf_r>
 8005faa:	1c43      	adds	r3, r0, #1
 8005fac:	bfbc      	itt	lt
 8005fae:	238b      	movlt	r3, #139	; 0x8b
 8005fb0:	602b      	strlt	r3, [r5, #0]
 8005fb2:	2c00      	cmp	r4, #0
 8005fb4:	d0dd      	beq.n	8005f72 <sniprintf+0x16>
 8005fb6:	9b02      	ldr	r3, [sp, #8]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	701a      	strb	r2, [r3, #0]
 8005fbc:	e7d9      	b.n	8005f72 <sniprintf+0x16>
 8005fbe:	bf00      	nop
 8005fc0:	20000014 	.word	0x20000014

08005fc4 <strncpy>:
 8005fc4:	b510      	push	{r4, lr}
 8005fc6:	3901      	subs	r1, #1
 8005fc8:	4603      	mov	r3, r0
 8005fca:	b132      	cbz	r2, 8005fda <strncpy+0x16>
 8005fcc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005fd0:	f803 4b01 	strb.w	r4, [r3], #1
 8005fd4:	3a01      	subs	r2, #1
 8005fd6:	2c00      	cmp	r4, #0
 8005fd8:	d1f7      	bne.n	8005fca <strncpy+0x6>
 8005fda:	441a      	add	r2, r3
 8005fdc:	2100      	movs	r1, #0
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d100      	bne.n	8005fe4 <strncpy+0x20>
 8005fe2:	bd10      	pop	{r4, pc}
 8005fe4:	f803 1b01 	strb.w	r1, [r3], #1
 8005fe8:	e7f9      	b.n	8005fde <strncpy+0x1a>

08005fea <quorem>:
 8005fea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fee:	6903      	ldr	r3, [r0, #16]
 8005ff0:	690c      	ldr	r4, [r1, #16]
 8005ff2:	42a3      	cmp	r3, r4
 8005ff4:	4607      	mov	r7, r0
 8005ff6:	f2c0 8081 	blt.w	80060fc <quorem+0x112>
 8005ffa:	3c01      	subs	r4, #1
 8005ffc:	f101 0814 	add.w	r8, r1, #20
 8006000:	f100 0514 	add.w	r5, r0, #20
 8006004:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800600e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006012:	3301      	adds	r3, #1
 8006014:	429a      	cmp	r2, r3
 8006016:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800601a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800601e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006022:	d331      	bcc.n	8006088 <quorem+0x9e>
 8006024:	f04f 0e00 	mov.w	lr, #0
 8006028:	4640      	mov	r0, r8
 800602a:	46ac      	mov	ip, r5
 800602c:	46f2      	mov	sl, lr
 800602e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006032:	b293      	uxth	r3, r2
 8006034:	fb06 e303 	mla	r3, r6, r3, lr
 8006038:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800603c:	b29b      	uxth	r3, r3
 800603e:	ebaa 0303 	sub.w	r3, sl, r3
 8006042:	f8dc a000 	ldr.w	sl, [ip]
 8006046:	0c12      	lsrs	r2, r2, #16
 8006048:	fa13 f38a 	uxtah	r3, r3, sl
 800604c:	fb06 e202 	mla	r2, r6, r2, lr
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	9b00      	ldr	r3, [sp, #0]
 8006054:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006058:	b292      	uxth	r2, r2
 800605a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800605e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006062:	f8bd 3000 	ldrh.w	r3, [sp]
 8006066:	4581      	cmp	r9, r0
 8006068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800606c:	f84c 3b04 	str.w	r3, [ip], #4
 8006070:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006074:	d2db      	bcs.n	800602e <quorem+0x44>
 8006076:	f855 300b 	ldr.w	r3, [r5, fp]
 800607a:	b92b      	cbnz	r3, 8006088 <quorem+0x9e>
 800607c:	9b01      	ldr	r3, [sp, #4]
 800607e:	3b04      	subs	r3, #4
 8006080:	429d      	cmp	r5, r3
 8006082:	461a      	mov	r2, r3
 8006084:	d32e      	bcc.n	80060e4 <quorem+0xfa>
 8006086:	613c      	str	r4, [r7, #16]
 8006088:	4638      	mov	r0, r7
 800608a:	f001 f8c3 	bl	8007214 <__mcmp>
 800608e:	2800      	cmp	r0, #0
 8006090:	db24      	blt.n	80060dc <quorem+0xf2>
 8006092:	3601      	adds	r6, #1
 8006094:	4628      	mov	r0, r5
 8006096:	f04f 0c00 	mov.w	ip, #0
 800609a:	f858 2b04 	ldr.w	r2, [r8], #4
 800609e:	f8d0 e000 	ldr.w	lr, [r0]
 80060a2:	b293      	uxth	r3, r2
 80060a4:	ebac 0303 	sub.w	r3, ip, r3
 80060a8:	0c12      	lsrs	r2, r2, #16
 80060aa:	fa13 f38e 	uxtah	r3, r3, lr
 80060ae:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80060b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060bc:	45c1      	cmp	r9, r8
 80060be:	f840 3b04 	str.w	r3, [r0], #4
 80060c2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80060c6:	d2e8      	bcs.n	800609a <quorem+0xb0>
 80060c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060d0:	b922      	cbnz	r2, 80060dc <quorem+0xf2>
 80060d2:	3b04      	subs	r3, #4
 80060d4:	429d      	cmp	r5, r3
 80060d6:	461a      	mov	r2, r3
 80060d8:	d30a      	bcc.n	80060f0 <quorem+0x106>
 80060da:	613c      	str	r4, [r7, #16]
 80060dc:	4630      	mov	r0, r6
 80060de:	b003      	add	sp, #12
 80060e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	3b04      	subs	r3, #4
 80060e8:	2a00      	cmp	r2, #0
 80060ea:	d1cc      	bne.n	8006086 <quorem+0x9c>
 80060ec:	3c01      	subs	r4, #1
 80060ee:	e7c7      	b.n	8006080 <quorem+0x96>
 80060f0:	6812      	ldr	r2, [r2, #0]
 80060f2:	3b04      	subs	r3, #4
 80060f4:	2a00      	cmp	r2, #0
 80060f6:	d1f0      	bne.n	80060da <quorem+0xf0>
 80060f8:	3c01      	subs	r4, #1
 80060fa:	e7eb      	b.n	80060d4 <quorem+0xea>
 80060fc:	2000      	movs	r0, #0
 80060fe:	e7ee      	b.n	80060de <quorem+0xf4>

08006100 <_dtoa_r>:
 8006100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006104:	ed2d 8b04 	vpush	{d8-d9}
 8006108:	ec57 6b10 	vmov	r6, r7, d0
 800610c:	b093      	sub	sp, #76	; 0x4c
 800610e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006110:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006114:	9106      	str	r1, [sp, #24]
 8006116:	ee10 aa10 	vmov	sl, s0
 800611a:	4604      	mov	r4, r0
 800611c:	9209      	str	r2, [sp, #36]	; 0x24
 800611e:	930c      	str	r3, [sp, #48]	; 0x30
 8006120:	46bb      	mov	fp, r7
 8006122:	b975      	cbnz	r5, 8006142 <_dtoa_r+0x42>
 8006124:	2010      	movs	r0, #16
 8006126:	f000 fddd 	bl	8006ce4 <malloc>
 800612a:	4602      	mov	r2, r0
 800612c:	6260      	str	r0, [r4, #36]	; 0x24
 800612e:	b920      	cbnz	r0, 800613a <_dtoa_r+0x3a>
 8006130:	4ba7      	ldr	r3, [pc, #668]	; (80063d0 <_dtoa_r+0x2d0>)
 8006132:	21ea      	movs	r1, #234	; 0xea
 8006134:	48a7      	ldr	r0, [pc, #668]	; (80063d4 <_dtoa_r+0x2d4>)
 8006136:	f001 fbd1 	bl	80078dc <__assert_func>
 800613a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800613e:	6005      	str	r5, [r0, #0]
 8006140:	60c5      	str	r5, [r0, #12]
 8006142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006144:	6819      	ldr	r1, [r3, #0]
 8006146:	b151      	cbz	r1, 800615e <_dtoa_r+0x5e>
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	604a      	str	r2, [r1, #4]
 800614c:	2301      	movs	r3, #1
 800614e:	4093      	lsls	r3, r2
 8006150:	608b      	str	r3, [r1, #8]
 8006152:	4620      	mov	r0, r4
 8006154:	f000 fe1c 	bl	8006d90 <_Bfree>
 8006158:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800615a:	2200      	movs	r2, #0
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	1e3b      	subs	r3, r7, #0
 8006160:	bfaa      	itet	ge
 8006162:	2300      	movge	r3, #0
 8006164:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006168:	f8c8 3000 	strge.w	r3, [r8]
 800616c:	4b9a      	ldr	r3, [pc, #616]	; (80063d8 <_dtoa_r+0x2d8>)
 800616e:	bfbc      	itt	lt
 8006170:	2201      	movlt	r2, #1
 8006172:	f8c8 2000 	strlt.w	r2, [r8]
 8006176:	ea33 030b 	bics.w	r3, r3, fp
 800617a:	d11b      	bne.n	80061b4 <_dtoa_r+0xb4>
 800617c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800617e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006188:	4333      	orrs	r3, r6
 800618a:	f000 8592 	beq.w	8006cb2 <_dtoa_r+0xbb2>
 800618e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006190:	b963      	cbnz	r3, 80061ac <_dtoa_r+0xac>
 8006192:	4b92      	ldr	r3, [pc, #584]	; (80063dc <_dtoa_r+0x2dc>)
 8006194:	e022      	b.n	80061dc <_dtoa_r+0xdc>
 8006196:	4b92      	ldr	r3, [pc, #584]	; (80063e0 <_dtoa_r+0x2e0>)
 8006198:	9301      	str	r3, [sp, #4]
 800619a:	3308      	adds	r3, #8
 800619c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	9801      	ldr	r0, [sp, #4]
 80061a2:	b013      	add	sp, #76	; 0x4c
 80061a4:	ecbd 8b04 	vpop	{d8-d9}
 80061a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ac:	4b8b      	ldr	r3, [pc, #556]	; (80063dc <_dtoa_r+0x2dc>)
 80061ae:	9301      	str	r3, [sp, #4]
 80061b0:	3303      	adds	r3, #3
 80061b2:	e7f3      	b.n	800619c <_dtoa_r+0x9c>
 80061b4:	2200      	movs	r2, #0
 80061b6:	2300      	movs	r3, #0
 80061b8:	4650      	mov	r0, sl
 80061ba:	4659      	mov	r1, fp
 80061bc:	f7fa fca4 	bl	8000b08 <__aeabi_dcmpeq>
 80061c0:	ec4b ab19 	vmov	d9, sl, fp
 80061c4:	4680      	mov	r8, r0
 80061c6:	b158      	cbz	r0, 80061e0 <_dtoa_r+0xe0>
 80061c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061ca:	2301      	movs	r3, #1
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 856b 	beq.w	8006cac <_dtoa_r+0xbac>
 80061d6:	4883      	ldr	r0, [pc, #524]	; (80063e4 <_dtoa_r+0x2e4>)
 80061d8:	6018      	str	r0, [r3, #0]
 80061da:	1e43      	subs	r3, r0, #1
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	e7df      	b.n	80061a0 <_dtoa_r+0xa0>
 80061e0:	ec4b ab10 	vmov	d0, sl, fp
 80061e4:	aa10      	add	r2, sp, #64	; 0x40
 80061e6:	a911      	add	r1, sp, #68	; 0x44
 80061e8:	4620      	mov	r0, r4
 80061ea:	f001 f8b9 	bl	8007360 <__d2b>
 80061ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80061f2:	ee08 0a10 	vmov	s16, r0
 80061f6:	2d00      	cmp	r5, #0
 80061f8:	f000 8084 	beq.w	8006304 <_dtoa_r+0x204>
 80061fc:	ee19 3a90 	vmov	r3, s19
 8006200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006204:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006208:	4656      	mov	r6, sl
 800620a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800620e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006212:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006216:	4b74      	ldr	r3, [pc, #464]	; (80063e8 <_dtoa_r+0x2e8>)
 8006218:	2200      	movs	r2, #0
 800621a:	4630      	mov	r0, r6
 800621c:	4639      	mov	r1, r7
 800621e:	f7fa f853 	bl	80002c8 <__aeabi_dsub>
 8006222:	a365      	add	r3, pc, #404	; (adr r3, 80063b8 <_dtoa_r+0x2b8>)
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	f7fa fa06 	bl	8000638 <__aeabi_dmul>
 800622c:	a364      	add	r3, pc, #400	; (adr r3, 80063c0 <_dtoa_r+0x2c0>)
 800622e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006232:	f7fa f84b 	bl	80002cc <__adddf3>
 8006236:	4606      	mov	r6, r0
 8006238:	4628      	mov	r0, r5
 800623a:	460f      	mov	r7, r1
 800623c:	f7fa f992 	bl	8000564 <__aeabi_i2d>
 8006240:	a361      	add	r3, pc, #388	; (adr r3, 80063c8 <_dtoa_r+0x2c8>)
 8006242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006246:	f7fa f9f7 	bl	8000638 <__aeabi_dmul>
 800624a:	4602      	mov	r2, r0
 800624c:	460b      	mov	r3, r1
 800624e:	4630      	mov	r0, r6
 8006250:	4639      	mov	r1, r7
 8006252:	f7fa f83b 	bl	80002cc <__adddf3>
 8006256:	4606      	mov	r6, r0
 8006258:	460f      	mov	r7, r1
 800625a:	f7fa fc9d 	bl	8000b98 <__aeabi_d2iz>
 800625e:	2200      	movs	r2, #0
 8006260:	9000      	str	r0, [sp, #0]
 8006262:	2300      	movs	r3, #0
 8006264:	4630      	mov	r0, r6
 8006266:	4639      	mov	r1, r7
 8006268:	f7fa fc58 	bl	8000b1c <__aeabi_dcmplt>
 800626c:	b150      	cbz	r0, 8006284 <_dtoa_r+0x184>
 800626e:	9800      	ldr	r0, [sp, #0]
 8006270:	f7fa f978 	bl	8000564 <__aeabi_i2d>
 8006274:	4632      	mov	r2, r6
 8006276:	463b      	mov	r3, r7
 8006278:	f7fa fc46 	bl	8000b08 <__aeabi_dcmpeq>
 800627c:	b910      	cbnz	r0, 8006284 <_dtoa_r+0x184>
 800627e:	9b00      	ldr	r3, [sp, #0]
 8006280:	3b01      	subs	r3, #1
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	9b00      	ldr	r3, [sp, #0]
 8006286:	2b16      	cmp	r3, #22
 8006288:	d85a      	bhi.n	8006340 <_dtoa_r+0x240>
 800628a:	9a00      	ldr	r2, [sp, #0]
 800628c:	4b57      	ldr	r3, [pc, #348]	; (80063ec <_dtoa_r+0x2ec>)
 800628e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	ec51 0b19 	vmov	r0, r1, d9
 800629a:	f7fa fc3f 	bl	8000b1c <__aeabi_dcmplt>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d050      	beq.n	8006344 <_dtoa_r+0x244>
 80062a2:	9b00      	ldr	r3, [sp, #0]
 80062a4:	3b01      	subs	r3, #1
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	2300      	movs	r3, #0
 80062aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80062ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062ae:	1b5d      	subs	r5, r3, r5
 80062b0:	1e6b      	subs	r3, r5, #1
 80062b2:	9305      	str	r3, [sp, #20]
 80062b4:	bf45      	ittet	mi
 80062b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80062ba:	9304      	strmi	r3, [sp, #16]
 80062bc:	2300      	movpl	r3, #0
 80062be:	2300      	movmi	r3, #0
 80062c0:	bf4c      	ite	mi
 80062c2:	9305      	strmi	r3, [sp, #20]
 80062c4:	9304      	strpl	r3, [sp, #16]
 80062c6:	9b00      	ldr	r3, [sp, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	db3d      	blt.n	8006348 <_dtoa_r+0x248>
 80062cc:	9b05      	ldr	r3, [sp, #20]
 80062ce:	9a00      	ldr	r2, [sp, #0]
 80062d0:	920a      	str	r2, [sp, #40]	; 0x28
 80062d2:	4413      	add	r3, r2
 80062d4:	9305      	str	r3, [sp, #20]
 80062d6:	2300      	movs	r3, #0
 80062d8:	9307      	str	r3, [sp, #28]
 80062da:	9b06      	ldr	r3, [sp, #24]
 80062dc:	2b09      	cmp	r3, #9
 80062de:	f200 8089 	bhi.w	80063f4 <_dtoa_r+0x2f4>
 80062e2:	2b05      	cmp	r3, #5
 80062e4:	bfc4      	itt	gt
 80062e6:	3b04      	subgt	r3, #4
 80062e8:	9306      	strgt	r3, [sp, #24]
 80062ea:	9b06      	ldr	r3, [sp, #24]
 80062ec:	f1a3 0302 	sub.w	r3, r3, #2
 80062f0:	bfcc      	ite	gt
 80062f2:	2500      	movgt	r5, #0
 80062f4:	2501      	movle	r5, #1
 80062f6:	2b03      	cmp	r3, #3
 80062f8:	f200 8087 	bhi.w	800640a <_dtoa_r+0x30a>
 80062fc:	e8df f003 	tbb	[pc, r3]
 8006300:	59383a2d 	.word	0x59383a2d
 8006304:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006308:	441d      	add	r5, r3
 800630a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800630e:	2b20      	cmp	r3, #32
 8006310:	bfc1      	itttt	gt
 8006312:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006316:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800631a:	fa0b f303 	lslgt.w	r3, fp, r3
 800631e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006322:	bfda      	itte	le
 8006324:	f1c3 0320 	rsble	r3, r3, #32
 8006328:	fa06 f003 	lslle.w	r0, r6, r3
 800632c:	4318      	orrgt	r0, r3
 800632e:	f7fa f909 	bl	8000544 <__aeabi_ui2d>
 8006332:	2301      	movs	r3, #1
 8006334:	4606      	mov	r6, r0
 8006336:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800633a:	3d01      	subs	r5, #1
 800633c:	930e      	str	r3, [sp, #56]	; 0x38
 800633e:	e76a      	b.n	8006216 <_dtoa_r+0x116>
 8006340:	2301      	movs	r3, #1
 8006342:	e7b2      	b.n	80062aa <_dtoa_r+0x1aa>
 8006344:	900b      	str	r0, [sp, #44]	; 0x2c
 8006346:	e7b1      	b.n	80062ac <_dtoa_r+0x1ac>
 8006348:	9b04      	ldr	r3, [sp, #16]
 800634a:	9a00      	ldr	r2, [sp, #0]
 800634c:	1a9b      	subs	r3, r3, r2
 800634e:	9304      	str	r3, [sp, #16]
 8006350:	4253      	negs	r3, r2
 8006352:	9307      	str	r3, [sp, #28]
 8006354:	2300      	movs	r3, #0
 8006356:	930a      	str	r3, [sp, #40]	; 0x28
 8006358:	e7bf      	b.n	80062da <_dtoa_r+0x1da>
 800635a:	2300      	movs	r3, #0
 800635c:	9308      	str	r3, [sp, #32]
 800635e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006360:	2b00      	cmp	r3, #0
 8006362:	dc55      	bgt.n	8006410 <_dtoa_r+0x310>
 8006364:	2301      	movs	r3, #1
 8006366:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800636a:	461a      	mov	r2, r3
 800636c:	9209      	str	r2, [sp, #36]	; 0x24
 800636e:	e00c      	b.n	800638a <_dtoa_r+0x28a>
 8006370:	2301      	movs	r3, #1
 8006372:	e7f3      	b.n	800635c <_dtoa_r+0x25c>
 8006374:	2300      	movs	r3, #0
 8006376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006378:	9308      	str	r3, [sp, #32]
 800637a:	9b00      	ldr	r3, [sp, #0]
 800637c:	4413      	add	r3, r2
 800637e:	9302      	str	r3, [sp, #8]
 8006380:	3301      	adds	r3, #1
 8006382:	2b01      	cmp	r3, #1
 8006384:	9303      	str	r3, [sp, #12]
 8006386:	bfb8      	it	lt
 8006388:	2301      	movlt	r3, #1
 800638a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800638c:	2200      	movs	r2, #0
 800638e:	6042      	str	r2, [r0, #4]
 8006390:	2204      	movs	r2, #4
 8006392:	f102 0614 	add.w	r6, r2, #20
 8006396:	429e      	cmp	r6, r3
 8006398:	6841      	ldr	r1, [r0, #4]
 800639a:	d93d      	bls.n	8006418 <_dtoa_r+0x318>
 800639c:	4620      	mov	r0, r4
 800639e:	f000 fcb7 	bl	8006d10 <_Balloc>
 80063a2:	9001      	str	r0, [sp, #4]
 80063a4:	2800      	cmp	r0, #0
 80063a6:	d13b      	bne.n	8006420 <_dtoa_r+0x320>
 80063a8:	4b11      	ldr	r3, [pc, #68]	; (80063f0 <_dtoa_r+0x2f0>)
 80063aa:	4602      	mov	r2, r0
 80063ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80063b0:	e6c0      	b.n	8006134 <_dtoa_r+0x34>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e7df      	b.n	8006376 <_dtoa_r+0x276>
 80063b6:	bf00      	nop
 80063b8:	636f4361 	.word	0x636f4361
 80063bc:	3fd287a7 	.word	0x3fd287a7
 80063c0:	8b60c8b3 	.word	0x8b60c8b3
 80063c4:	3fc68a28 	.word	0x3fc68a28
 80063c8:	509f79fb 	.word	0x509f79fb
 80063cc:	3fd34413 	.word	0x3fd34413
 80063d0:	08008ff1 	.word	0x08008ff1
 80063d4:	08009008 	.word	0x08009008
 80063d8:	7ff00000 	.word	0x7ff00000
 80063dc:	08008fed 	.word	0x08008fed
 80063e0:	08008fe4 	.word	0x08008fe4
 80063e4:	08008fc1 	.word	0x08008fc1
 80063e8:	3ff80000 	.word	0x3ff80000
 80063ec:	080090f8 	.word	0x080090f8
 80063f0:	08009063 	.word	0x08009063
 80063f4:	2501      	movs	r5, #1
 80063f6:	2300      	movs	r3, #0
 80063f8:	9306      	str	r3, [sp, #24]
 80063fa:	9508      	str	r5, [sp, #32]
 80063fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006400:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006404:	2200      	movs	r2, #0
 8006406:	2312      	movs	r3, #18
 8006408:	e7b0      	b.n	800636c <_dtoa_r+0x26c>
 800640a:	2301      	movs	r3, #1
 800640c:	9308      	str	r3, [sp, #32]
 800640e:	e7f5      	b.n	80063fc <_dtoa_r+0x2fc>
 8006410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006412:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006416:	e7b8      	b.n	800638a <_dtoa_r+0x28a>
 8006418:	3101      	adds	r1, #1
 800641a:	6041      	str	r1, [r0, #4]
 800641c:	0052      	lsls	r2, r2, #1
 800641e:	e7b8      	b.n	8006392 <_dtoa_r+0x292>
 8006420:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006422:	9a01      	ldr	r2, [sp, #4]
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	2b0e      	cmp	r3, #14
 800642a:	f200 809d 	bhi.w	8006568 <_dtoa_r+0x468>
 800642e:	2d00      	cmp	r5, #0
 8006430:	f000 809a 	beq.w	8006568 <_dtoa_r+0x468>
 8006434:	9b00      	ldr	r3, [sp, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	dd32      	ble.n	80064a0 <_dtoa_r+0x3a0>
 800643a:	4ab7      	ldr	r2, [pc, #732]	; (8006718 <_dtoa_r+0x618>)
 800643c:	f003 030f 	and.w	r3, r3, #15
 8006440:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006444:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006448:	9b00      	ldr	r3, [sp, #0]
 800644a:	05d8      	lsls	r0, r3, #23
 800644c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006450:	d516      	bpl.n	8006480 <_dtoa_r+0x380>
 8006452:	4bb2      	ldr	r3, [pc, #712]	; (800671c <_dtoa_r+0x61c>)
 8006454:	ec51 0b19 	vmov	r0, r1, d9
 8006458:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800645c:	f7fa fa16 	bl	800088c <__aeabi_ddiv>
 8006460:	f007 070f 	and.w	r7, r7, #15
 8006464:	4682      	mov	sl, r0
 8006466:	468b      	mov	fp, r1
 8006468:	2503      	movs	r5, #3
 800646a:	4eac      	ldr	r6, [pc, #688]	; (800671c <_dtoa_r+0x61c>)
 800646c:	b957      	cbnz	r7, 8006484 <_dtoa_r+0x384>
 800646e:	4642      	mov	r2, r8
 8006470:	464b      	mov	r3, r9
 8006472:	4650      	mov	r0, sl
 8006474:	4659      	mov	r1, fp
 8006476:	f7fa fa09 	bl	800088c <__aeabi_ddiv>
 800647a:	4682      	mov	sl, r0
 800647c:	468b      	mov	fp, r1
 800647e:	e028      	b.n	80064d2 <_dtoa_r+0x3d2>
 8006480:	2502      	movs	r5, #2
 8006482:	e7f2      	b.n	800646a <_dtoa_r+0x36a>
 8006484:	07f9      	lsls	r1, r7, #31
 8006486:	d508      	bpl.n	800649a <_dtoa_r+0x39a>
 8006488:	4640      	mov	r0, r8
 800648a:	4649      	mov	r1, r9
 800648c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006490:	f7fa f8d2 	bl	8000638 <__aeabi_dmul>
 8006494:	3501      	adds	r5, #1
 8006496:	4680      	mov	r8, r0
 8006498:	4689      	mov	r9, r1
 800649a:	107f      	asrs	r7, r7, #1
 800649c:	3608      	adds	r6, #8
 800649e:	e7e5      	b.n	800646c <_dtoa_r+0x36c>
 80064a0:	f000 809b 	beq.w	80065da <_dtoa_r+0x4da>
 80064a4:	9b00      	ldr	r3, [sp, #0]
 80064a6:	4f9d      	ldr	r7, [pc, #628]	; (800671c <_dtoa_r+0x61c>)
 80064a8:	425e      	negs	r6, r3
 80064aa:	4b9b      	ldr	r3, [pc, #620]	; (8006718 <_dtoa_r+0x618>)
 80064ac:	f006 020f 	and.w	r2, r6, #15
 80064b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b8:	ec51 0b19 	vmov	r0, r1, d9
 80064bc:	f7fa f8bc 	bl	8000638 <__aeabi_dmul>
 80064c0:	1136      	asrs	r6, r6, #4
 80064c2:	4682      	mov	sl, r0
 80064c4:	468b      	mov	fp, r1
 80064c6:	2300      	movs	r3, #0
 80064c8:	2502      	movs	r5, #2
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	d17a      	bne.n	80065c4 <_dtoa_r+0x4c4>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1d3      	bne.n	800647a <_dtoa_r+0x37a>
 80064d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f000 8082 	beq.w	80065de <_dtoa_r+0x4de>
 80064da:	4b91      	ldr	r3, [pc, #580]	; (8006720 <_dtoa_r+0x620>)
 80064dc:	2200      	movs	r2, #0
 80064de:	4650      	mov	r0, sl
 80064e0:	4659      	mov	r1, fp
 80064e2:	f7fa fb1b 	bl	8000b1c <__aeabi_dcmplt>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	d079      	beq.n	80065de <_dtoa_r+0x4de>
 80064ea:	9b03      	ldr	r3, [sp, #12]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d076      	beq.n	80065de <_dtoa_r+0x4de>
 80064f0:	9b02      	ldr	r3, [sp, #8]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	dd36      	ble.n	8006564 <_dtoa_r+0x464>
 80064f6:	9b00      	ldr	r3, [sp, #0]
 80064f8:	4650      	mov	r0, sl
 80064fa:	4659      	mov	r1, fp
 80064fc:	1e5f      	subs	r7, r3, #1
 80064fe:	2200      	movs	r2, #0
 8006500:	4b88      	ldr	r3, [pc, #544]	; (8006724 <_dtoa_r+0x624>)
 8006502:	f7fa f899 	bl	8000638 <__aeabi_dmul>
 8006506:	9e02      	ldr	r6, [sp, #8]
 8006508:	4682      	mov	sl, r0
 800650a:	468b      	mov	fp, r1
 800650c:	3501      	adds	r5, #1
 800650e:	4628      	mov	r0, r5
 8006510:	f7fa f828 	bl	8000564 <__aeabi_i2d>
 8006514:	4652      	mov	r2, sl
 8006516:	465b      	mov	r3, fp
 8006518:	f7fa f88e 	bl	8000638 <__aeabi_dmul>
 800651c:	4b82      	ldr	r3, [pc, #520]	; (8006728 <_dtoa_r+0x628>)
 800651e:	2200      	movs	r2, #0
 8006520:	f7f9 fed4 	bl	80002cc <__adddf3>
 8006524:	46d0      	mov	r8, sl
 8006526:	46d9      	mov	r9, fp
 8006528:	4682      	mov	sl, r0
 800652a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800652e:	2e00      	cmp	r6, #0
 8006530:	d158      	bne.n	80065e4 <_dtoa_r+0x4e4>
 8006532:	4b7e      	ldr	r3, [pc, #504]	; (800672c <_dtoa_r+0x62c>)
 8006534:	2200      	movs	r2, #0
 8006536:	4640      	mov	r0, r8
 8006538:	4649      	mov	r1, r9
 800653a:	f7f9 fec5 	bl	80002c8 <__aeabi_dsub>
 800653e:	4652      	mov	r2, sl
 8006540:	465b      	mov	r3, fp
 8006542:	4680      	mov	r8, r0
 8006544:	4689      	mov	r9, r1
 8006546:	f7fa fb07 	bl	8000b58 <__aeabi_dcmpgt>
 800654a:	2800      	cmp	r0, #0
 800654c:	f040 8295 	bne.w	8006a7a <_dtoa_r+0x97a>
 8006550:	4652      	mov	r2, sl
 8006552:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006556:	4640      	mov	r0, r8
 8006558:	4649      	mov	r1, r9
 800655a:	f7fa fadf 	bl	8000b1c <__aeabi_dcmplt>
 800655e:	2800      	cmp	r0, #0
 8006560:	f040 8289 	bne.w	8006a76 <_dtoa_r+0x976>
 8006564:	ec5b ab19 	vmov	sl, fp, d9
 8006568:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800656a:	2b00      	cmp	r3, #0
 800656c:	f2c0 8148 	blt.w	8006800 <_dtoa_r+0x700>
 8006570:	9a00      	ldr	r2, [sp, #0]
 8006572:	2a0e      	cmp	r2, #14
 8006574:	f300 8144 	bgt.w	8006800 <_dtoa_r+0x700>
 8006578:	4b67      	ldr	r3, [pc, #412]	; (8006718 <_dtoa_r+0x618>)
 800657a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800657e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006584:	2b00      	cmp	r3, #0
 8006586:	f280 80d5 	bge.w	8006734 <_dtoa_r+0x634>
 800658a:	9b03      	ldr	r3, [sp, #12]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f300 80d1 	bgt.w	8006734 <_dtoa_r+0x634>
 8006592:	f040 826f 	bne.w	8006a74 <_dtoa_r+0x974>
 8006596:	4b65      	ldr	r3, [pc, #404]	; (800672c <_dtoa_r+0x62c>)
 8006598:	2200      	movs	r2, #0
 800659a:	4640      	mov	r0, r8
 800659c:	4649      	mov	r1, r9
 800659e:	f7fa f84b 	bl	8000638 <__aeabi_dmul>
 80065a2:	4652      	mov	r2, sl
 80065a4:	465b      	mov	r3, fp
 80065a6:	f7fa facd 	bl	8000b44 <__aeabi_dcmpge>
 80065aa:	9e03      	ldr	r6, [sp, #12]
 80065ac:	4637      	mov	r7, r6
 80065ae:	2800      	cmp	r0, #0
 80065b0:	f040 8245 	bne.w	8006a3e <_dtoa_r+0x93e>
 80065b4:	9d01      	ldr	r5, [sp, #4]
 80065b6:	2331      	movs	r3, #49	; 0x31
 80065b8:	f805 3b01 	strb.w	r3, [r5], #1
 80065bc:	9b00      	ldr	r3, [sp, #0]
 80065be:	3301      	adds	r3, #1
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	e240      	b.n	8006a46 <_dtoa_r+0x946>
 80065c4:	07f2      	lsls	r2, r6, #31
 80065c6:	d505      	bpl.n	80065d4 <_dtoa_r+0x4d4>
 80065c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065cc:	f7fa f834 	bl	8000638 <__aeabi_dmul>
 80065d0:	3501      	adds	r5, #1
 80065d2:	2301      	movs	r3, #1
 80065d4:	1076      	asrs	r6, r6, #1
 80065d6:	3708      	adds	r7, #8
 80065d8:	e777      	b.n	80064ca <_dtoa_r+0x3ca>
 80065da:	2502      	movs	r5, #2
 80065dc:	e779      	b.n	80064d2 <_dtoa_r+0x3d2>
 80065de:	9f00      	ldr	r7, [sp, #0]
 80065e0:	9e03      	ldr	r6, [sp, #12]
 80065e2:	e794      	b.n	800650e <_dtoa_r+0x40e>
 80065e4:	9901      	ldr	r1, [sp, #4]
 80065e6:	4b4c      	ldr	r3, [pc, #304]	; (8006718 <_dtoa_r+0x618>)
 80065e8:	4431      	add	r1, r6
 80065ea:	910d      	str	r1, [sp, #52]	; 0x34
 80065ec:	9908      	ldr	r1, [sp, #32]
 80065ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80065f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065f6:	2900      	cmp	r1, #0
 80065f8:	d043      	beq.n	8006682 <_dtoa_r+0x582>
 80065fa:	494d      	ldr	r1, [pc, #308]	; (8006730 <_dtoa_r+0x630>)
 80065fc:	2000      	movs	r0, #0
 80065fe:	f7fa f945 	bl	800088c <__aeabi_ddiv>
 8006602:	4652      	mov	r2, sl
 8006604:	465b      	mov	r3, fp
 8006606:	f7f9 fe5f 	bl	80002c8 <__aeabi_dsub>
 800660a:	9d01      	ldr	r5, [sp, #4]
 800660c:	4682      	mov	sl, r0
 800660e:	468b      	mov	fp, r1
 8006610:	4649      	mov	r1, r9
 8006612:	4640      	mov	r0, r8
 8006614:	f7fa fac0 	bl	8000b98 <__aeabi_d2iz>
 8006618:	4606      	mov	r6, r0
 800661a:	f7f9 ffa3 	bl	8000564 <__aeabi_i2d>
 800661e:	4602      	mov	r2, r0
 8006620:	460b      	mov	r3, r1
 8006622:	4640      	mov	r0, r8
 8006624:	4649      	mov	r1, r9
 8006626:	f7f9 fe4f 	bl	80002c8 <__aeabi_dsub>
 800662a:	3630      	adds	r6, #48	; 0x30
 800662c:	f805 6b01 	strb.w	r6, [r5], #1
 8006630:	4652      	mov	r2, sl
 8006632:	465b      	mov	r3, fp
 8006634:	4680      	mov	r8, r0
 8006636:	4689      	mov	r9, r1
 8006638:	f7fa fa70 	bl	8000b1c <__aeabi_dcmplt>
 800663c:	2800      	cmp	r0, #0
 800663e:	d163      	bne.n	8006708 <_dtoa_r+0x608>
 8006640:	4642      	mov	r2, r8
 8006642:	464b      	mov	r3, r9
 8006644:	4936      	ldr	r1, [pc, #216]	; (8006720 <_dtoa_r+0x620>)
 8006646:	2000      	movs	r0, #0
 8006648:	f7f9 fe3e 	bl	80002c8 <__aeabi_dsub>
 800664c:	4652      	mov	r2, sl
 800664e:	465b      	mov	r3, fp
 8006650:	f7fa fa64 	bl	8000b1c <__aeabi_dcmplt>
 8006654:	2800      	cmp	r0, #0
 8006656:	f040 80b5 	bne.w	80067c4 <_dtoa_r+0x6c4>
 800665a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800665c:	429d      	cmp	r5, r3
 800665e:	d081      	beq.n	8006564 <_dtoa_r+0x464>
 8006660:	4b30      	ldr	r3, [pc, #192]	; (8006724 <_dtoa_r+0x624>)
 8006662:	2200      	movs	r2, #0
 8006664:	4650      	mov	r0, sl
 8006666:	4659      	mov	r1, fp
 8006668:	f7f9 ffe6 	bl	8000638 <__aeabi_dmul>
 800666c:	4b2d      	ldr	r3, [pc, #180]	; (8006724 <_dtoa_r+0x624>)
 800666e:	4682      	mov	sl, r0
 8006670:	468b      	mov	fp, r1
 8006672:	4640      	mov	r0, r8
 8006674:	4649      	mov	r1, r9
 8006676:	2200      	movs	r2, #0
 8006678:	f7f9 ffde 	bl	8000638 <__aeabi_dmul>
 800667c:	4680      	mov	r8, r0
 800667e:	4689      	mov	r9, r1
 8006680:	e7c6      	b.n	8006610 <_dtoa_r+0x510>
 8006682:	4650      	mov	r0, sl
 8006684:	4659      	mov	r1, fp
 8006686:	f7f9 ffd7 	bl	8000638 <__aeabi_dmul>
 800668a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800668c:	9d01      	ldr	r5, [sp, #4]
 800668e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006690:	4682      	mov	sl, r0
 8006692:	468b      	mov	fp, r1
 8006694:	4649      	mov	r1, r9
 8006696:	4640      	mov	r0, r8
 8006698:	f7fa fa7e 	bl	8000b98 <__aeabi_d2iz>
 800669c:	4606      	mov	r6, r0
 800669e:	f7f9 ff61 	bl	8000564 <__aeabi_i2d>
 80066a2:	3630      	adds	r6, #48	; 0x30
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4640      	mov	r0, r8
 80066aa:	4649      	mov	r1, r9
 80066ac:	f7f9 fe0c 	bl	80002c8 <__aeabi_dsub>
 80066b0:	f805 6b01 	strb.w	r6, [r5], #1
 80066b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066b6:	429d      	cmp	r5, r3
 80066b8:	4680      	mov	r8, r0
 80066ba:	4689      	mov	r9, r1
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	d124      	bne.n	800670c <_dtoa_r+0x60c>
 80066c2:	4b1b      	ldr	r3, [pc, #108]	; (8006730 <_dtoa_r+0x630>)
 80066c4:	4650      	mov	r0, sl
 80066c6:	4659      	mov	r1, fp
 80066c8:	f7f9 fe00 	bl	80002cc <__adddf3>
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	4640      	mov	r0, r8
 80066d2:	4649      	mov	r1, r9
 80066d4:	f7fa fa40 	bl	8000b58 <__aeabi_dcmpgt>
 80066d8:	2800      	cmp	r0, #0
 80066da:	d173      	bne.n	80067c4 <_dtoa_r+0x6c4>
 80066dc:	4652      	mov	r2, sl
 80066de:	465b      	mov	r3, fp
 80066e0:	4913      	ldr	r1, [pc, #76]	; (8006730 <_dtoa_r+0x630>)
 80066e2:	2000      	movs	r0, #0
 80066e4:	f7f9 fdf0 	bl	80002c8 <__aeabi_dsub>
 80066e8:	4602      	mov	r2, r0
 80066ea:	460b      	mov	r3, r1
 80066ec:	4640      	mov	r0, r8
 80066ee:	4649      	mov	r1, r9
 80066f0:	f7fa fa14 	bl	8000b1c <__aeabi_dcmplt>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	f43f af35 	beq.w	8006564 <_dtoa_r+0x464>
 80066fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80066fc:	1e6b      	subs	r3, r5, #1
 80066fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006700:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006704:	2b30      	cmp	r3, #48	; 0x30
 8006706:	d0f8      	beq.n	80066fa <_dtoa_r+0x5fa>
 8006708:	9700      	str	r7, [sp, #0]
 800670a:	e049      	b.n	80067a0 <_dtoa_r+0x6a0>
 800670c:	4b05      	ldr	r3, [pc, #20]	; (8006724 <_dtoa_r+0x624>)
 800670e:	f7f9 ff93 	bl	8000638 <__aeabi_dmul>
 8006712:	4680      	mov	r8, r0
 8006714:	4689      	mov	r9, r1
 8006716:	e7bd      	b.n	8006694 <_dtoa_r+0x594>
 8006718:	080090f8 	.word	0x080090f8
 800671c:	080090d0 	.word	0x080090d0
 8006720:	3ff00000 	.word	0x3ff00000
 8006724:	40240000 	.word	0x40240000
 8006728:	401c0000 	.word	0x401c0000
 800672c:	40140000 	.word	0x40140000
 8006730:	3fe00000 	.word	0x3fe00000
 8006734:	9d01      	ldr	r5, [sp, #4]
 8006736:	4656      	mov	r6, sl
 8006738:	465f      	mov	r7, fp
 800673a:	4642      	mov	r2, r8
 800673c:	464b      	mov	r3, r9
 800673e:	4630      	mov	r0, r6
 8006740:	4639      	mov	r1, r7
 8006742:	f7fa f8a3 	bl	800088c <__aeabi_ddiv>
 8006746:	f7fa fa27 	bl	8000b98 <__aeabi_d2iz>
 800674a:	4682      	mov	sl, r0
 800674c:	f7f9 ff0a 	bl	8000564 <__aeabi_i2d>
 8006750:	4642      	mov	r2, r8
 8006752:	464b      	mov	r3, r9
 8006754:	f7f9 ff70 	bl	8000638 <__aeabi_dmul>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4630      	mov	r0, r6
 800675e:	4639      	mov	r1, r7
 8006760:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006764:	f7f9 fdb0 	bl	80002c8 <__aeabi_dsub>
 8006768:	f805 6b01 	strb.w	r6, [r5], #1
 800676c:	9e01      	ldr	r6, [sp, #4]
 800676e:	9f03      	ldr	r7, [sp, #12]
 8006770:	1bae      	subs	r6, r5, r6
 8006772:	42b7      	cmp	r7, r6
 8006774:	4602      	mov	r2, r0
 8006776:	460b      	mov	r3, r1
 8006778:	d135      	bne.n	80067e6 <_dtoa_r+0x6e6>
 800677a:	f7f9 fda7 	bl	80002cc <__adddf3>
 800677e:	4642      	mov	r2, r8
 8006780:	464b      	mov	r3, r9
 8006782:	4606      	mov	r6, r0
 8006784:	460f      	mov	r7, r1
 8006786:	f7fa f9e7 	bl	8000b58 <__aeabi_dcmpgt>
 800678a:	b9d0      	cbnz	r0, 80067c2 <_dtoa_r+0x6c2>
 800678c:	4642      	mov	r2, r8
 800678e:	464b      	mov	r3, r9
 8006790:	4630      	mov	r0, r6
 8006792:	4639      	mov	r1, r7
 8006794:	f7fa f9b8 	bl	8000b08 <__aeabi_dcmpeq>
 8006798:	b110      	cbz	r0, 80067a0 <_dtoa_r+0x6a0>
 800679a:	f01a 0f01 	tst.w	sl, #1
 800679e:	d110      	bne.n	80067c2 <_dtoa_r+0x6c2>
 80067a0:	4620      	mov	r0, r4
 80067a2:	ee18 1a10 	vmov	r1, s16
 80067a6:	f000 faf3 	bl	8006d90 <_Bfree>
 80067aa:	2300      	movs	r3, #0
 80067ac:	9800      	ldr	r0, [sp, #0]
 80067ae:	702b      	strb	r3, [r5, #0]
 80067b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067b2:	3001      	adds	r0, #1
 80067b4:	6018      	str	r0, [r3, #0]
 80067b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f43f acf1 	beq.w	80061a0 <_dtoa_r+0xa0>
 80067be:	601d      	str	r5, [r3, #0]
 80067c0:	e4ee      	b.n	80061a0 <_dtoa_r+0xa0>
 80067c2:	9f00      	ldr	r7, [sp, #0]
 80067c4:	462b      	mov	r3, r5
 80067c6:	461d      	mov	r5, r3
 80067c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067cc:	2a39      	cmp	r2, #57	; 0x39
 80067ce:	d106      	bne.n	80067de <_dtoa_r+0x6de>
 80067d0:	9a01      	ldr	r2, [sp, #4]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d1f7      	bne.n	80067c6 <_dtoa_r+0x6c6>
 80067d6:	9901      	ldr	r1, [sp, #4]
 80067d8:	2230      	movs	r2, #48	; 0x30
 80067da:	3701      	adds	r7, #1
 80067dc:	700a      	strb	r2, [r1, #0]
 80067de:	781a      	ldrb	r2, [r3, #0]
 80067e0:	3201      	adds	r2, #1
 80067e2:	701a      	strb	r2, [r3, #0]
 80067e4:	e790      	b.n	8006708 <_dtoa_r+0x608>
 80067e6:	4ba6      	ldr	r3, [pc, #664]	; (8006a80 <_dtoa_r+0x980>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	f7f9 ff25 	bl	8000638 <__aeabi_dmul>
 80067ee:	2200      	movs	r2, #0
 80067f0:	2300      	movs	r3, #0
 80067f2:	4606      	mov	r6, r0
 80067f4:	460f      	mov	r7, r1
 80067f6:	f7fa f987 	bl	8000b08 <__aeabi_dcmpeq>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d09d      	beq.n	800673a <_dtoa_r+0x63a>
 80067fe:	e7cf      	b.n	80067a0 <_dtoa_r+0x6a0>
 8006800:	9a08      	ldr	r2, [sp, #32]
 8006802:	2a00      	cmp	r2, #0
 8006804:	f000 80d7 	beq.w	80069b6 <_dtoa_r+0x8b6>
 8006808:	9a06      	ldr	r2, [sp, #24]
 800680a:	2a01      	cmp	r2, #1
 800680c:	f300 80ba 	bgt.w	8006984 <_dtoa_r+0x884>
 8006810:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006812:	2a00      	cmp	r2, #0
 8006814:	f000 80b2 	beq.w	800697c <_dtoa_r+0x87c>
 8006818:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800681c:	9e07      	ldr	r6, [sp, #28]
 800681e:	9d04      	ldr	r5, [sp, #16]
 8006820:	9a04      	ldr	r2, [sp, #16]
 8006822:	441a      	add	r2, r3
 8006824:	9204      	str	r2, [sp, #16]
 8006826:	9a05      	ldr	r2, [sp, #20]
 8006828:	2101      	movs	r1, #1
 800682a:	441a      	add	r2, r3
 800682c:	4620      	mov	r0, r4
 800682e:	9205      	str	r2, [sp, #20]
 8006830:	f000 fb66 	bl	8006f00 <__i2b>
 8006834:	4607      	mov	r7, r0
 8006836:	2d00      	cmp	r5, #0
 8006838:	dd0c      	ble.n	8006854 <_dtoa_r+0x754>
 800683a:	9b05      	ldr	r3, [sp, #20]
 800683c:	2b00      	cmp	r3, #0
 800683e:	dd09      	ble.n	8006854 <_dtoa_r+0x754>
 8006840:	42ab      	cmp	r3, r5
 8006842:	9a04      	ldr	r2, [sp, #16]
 8006844:	bfa8      	it	ge
 8006846:	462b      	movge	r3, r5
 8006848:	1ad2      	subs	r2, r2, r3
 800684a:	9204      	str	r2, [sp, #16]
 800684c:	9a05      	ldr	r2, [sp, #20]
 800684e:	1aed      	subs	r5, r5, r3
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	9305      	str	r3, [sp, #20]
 8006854:	9b07      	ldr	r3, [sp, #28]
 8006856:	b31b      	cbz	r3, 80068a0 <_dtoa_r+0x7a0>
 8006858:	9b08      	ldr	r3, [sp, #32]
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 80af 	beq.w	80069be <_dtoa_r+0x8be>
 8006860:	2e00      	cmp	r6, #0
 8006862:	dd13      	ble.n	800688c <_dtoa_r+0x78c>
 8006864:	4639      	mov	r1, r7
 8006866:	4632      	mov	r2, r6
 8006868:	4620      	mov	r0, r4
 800686a:	f000 fc09 	bl	8007080 <__pow5mult>
 800686e:	ee18 2a10 	vmov	r2, s16
 8006872:	4601      	mov	r1, r0
 8006874:	4607      	mov	r7, r0
 8006876:	4620      	mov	r0, r4
 8006878:	f000 fb58 	bl	8006f2c <__multiply>
 800687c:	ee18 1a10 	vmov	r1, s16
 8006880:	4680      	mov	r8, r0
 8006882:	4620      	mov	r0, r4
 8006884:	f000 fa84 	bl	8006d90 <_Bfree>
 8006888:	ee08 8a10 	vmov	s16, r8
 800688c:	9b07      	ldr	r3, [sp, #28]
 800688e:	1b9a      	subs	r2, r3, r6
 8006890:	d006      	beq.n	80068a0 <_dtoa_r+0x7a0>
 8006892:	ee18 1a10 	vmov	r1, s16
 8006896:	4620      	mov	r0, r4
 8006898:	f000 fbf2 	bl	8007080 <__pow5mult>
 800689c:	ee08 0a10 	vmov	s16, r0
 80068a0:	2101      	movs	r1, #1
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 fb2c 	bl	8006f00 <__i2b>
 80068a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	4606      	mov	r6, r0
 80068ae:	f340 8088 	ble.w	80069c2 <_dtoa_r+0x8c2>
 80068b2:	461a      	mov	r2, r3
 80068b4:	4601      	mov	r1, r0
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 fbe2 	bl	8007080 <__pow5mult>
 80068bc:	9b06      	ldr	r3, [sp, #24]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	4606      	mov	r6, r0
 80068c2:	f340 8081 	ble.w	80069c8 <_dtoa_r+0x8c8>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	6933      	ldr	r3, [r6, #16]
 80068cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80068d0:	6918      	ldr	r0, [r3, #16]
 80068d2:	f000 fac5 	bl	8006e60 <__hi0bits>
 80068d6:	f1c0 0020 	rsb	r0, r0, #32
 80068da:	9b05      	ldr	r3, [sp, #20]
 80068dc:	4418      	add	r0, r3
 80068de:	f010 001f 	ands.w	r0, r0, #31
 80068e2:	f000 8092 	beq.w	8006a0a <_dtoa_r+0x90a>
 80068e6:	f1c0 0320 	rsb	r3, r0, #32
 80068ea:	2b04      	cmp	r3, #4
 80068ec:	f340 808a 	ble.w	8006a04 <_dtoa_r+0x904>
 80068f0:	f1c0 001c 	rsb	r0, r0, #28
 80068f4:	9b04      	ldr	r3, [sp, #16]
 80068f6:	4403      	add	r3, r0
 80068f8:	9304      	str	r3, [sp, #16]
 80068fa:	9b05      	ldr	r3, [sp, #20]
 80068fc:	4403      	add	r3, r0
 80068fe:	4405      	add	r5, r0
 8006900:	9305      	str	r3, [sp, #20]
 8006902:	9b04      	ldr	r3, [sp, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	dd07      	ble.n	8006918 <_dtoa_r+0x818>
 8006908:	ee18 1a10 	vmov	r1, s16
 800690c:	461a      	mov	r2, r3
 800690e:	4620      	mov	r0, r4
 8006910:	f000 fc10 	bl	8007134 <__lshift>
 8006914:	ee08 0a10 	vmov	s16, r0
 8006918:	9b05      	ldr	r3, [sp, #20]
 800691a:	2b00      	cmp	r3, #0
 800691c:	dd05      	ble.n	800692a <_dtoa_r+0x82a>
 800691e:	4631      	mov	r1, r6
 8006920:	461a      	mov	r2, r3
 8006922:	4620      	mov	r0, r4
 8006924:	f000 fc06 	bl	8007134 <__lshift>
 8006928:	4606      	mov	r6, r0
 800692a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d06e      	beq.n	8006a0e <_dtoa_r+0x90e>
 8006930:	ee18 0a10 	vmov	r0, s16
 8006934:	4631      	mov	r1, r6
 8006936:	f000 fc6d 	bl	8007214 <__mcmp>
 800693a:	2800      	cmp	r0, #0
 800693c:	da67      	bge.n	8006a0e <_dtoa_r+0x90e>
 800693e:	9b00      	ldr	r3, [sp, #0]
 8006940:	3b01      	subs	r3, #1
 8006942:	ee18 1a10 	vmov	r1, s16
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	220a      	movs	r2, #10
 800694a:	2300      	movs	r3, #0
 800694c:	4620      	mov	r0, r4
 800694e:	f000 fa41 	bl	8006dd4 <__multadd>
 8006952:	9b08      	ldr	r3, [sp, #32]
 8006954:	ee08 0a10 	vmov	s16, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 81b1 	beq.w	8006cc0 <_dtoa_r+0xbc0>
 800695e:	2300      	movs	r3, #0
 8006960:	4639      	mov	r1, r7
 8006962:	220a      	movs	r2, #10
 8006964:	4620      	mov	r0, r4
 8006966:	f000 fa35 	bl	8006dd4 <__multadd>
 800696a:	9b02      	ldr	r3, [sp, #8]
 800696c:	2b00      	cmp	r3, #0
 800696e:	4607      	mov	r7, r0
 8006970:	f300 808e 	bgt.w	8006a90 <_dtoa_r+0x990>
 8006974:	9b06      	ldr	r3, [sp, #24]
 8006976:	2b02      	cmp	r3, #2
 8006978:	dc51      	bgt.n	8006a1e <_dtoa_r+0x91e>
 800697a:	e089      	b.n	8006a90 <_dtoa_r+0x990>
 800697c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800697e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006982:	e74b      	b.n	800681c <_dtoa_r+0x71c>
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	1e5e      	subs	r6, r3, #1
 8006988:	9b07      	ldr	r3, [sp, #28]
 800698a:	42b3      	cmp	r3, r6
 800698c:	bfbf      	itttt	lt
 800698e:	9b07      	ldrlt	r3, [sp, #28]
 8006990:	9607      	strlt	r6, [sp, #28]
 8006992:	1af2      	sublt	r2, r6, r3
 8006994:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006996:	bfb6      	itet	lt
 8006998:	189b      	addlt	r3, r3, r2
 800699a:	1b9e      	subge	r6, r3, r6
 800699c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	bfb8      	it	lt
 80069a2:	2600      	movlt	r6, #0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bfb7      	itett	lt
 80069a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80069ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80069b0:	1a9d      	sublt	r5, r3, r2
 80069b2:	2300      	movlt	r3, #0
 80069b4:	e734      	b.n	8006820 <_dtoa_r+0x720>
 80069b6:	9e07      	ldr	r6, [sp, #28]
 80069b8:	9d04      	ldr	r5, [sp, #16]
 80069ba:	9f08      	ldr	r7, [sp, #32]
 80069bc:	e73b      	b.n	8006836 <_dtoa_r+0x736>
 80069be:	9a07      	ldr	r2, [sp, #28]
 80069c0:	e767      	b.n	8006892 <_dtoa_r+0x792>
 80069c2:	9b06      	ldr	r3, [sp, #24]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	dc18      	bgt.n	80069fa <_dtoa_r+0x8fa>
 80069c8:	f1ba 0f00 	cmp.w	sl, #0
 80069cc:	d115      	bne.n	80069fa <_dtoa_r+0x8fa>
 80069ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069d2:	b993      	cbnz	r3, 80069fa <_dtoa_r+0x8fa>
 80069d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80069d8:	0d1b      	lsrs	r3, r3, #20
 80069da:	051b      	lsls	r3, r3, #20
 80069dc:	b183      	cbz	r3, 8006a00 <_dtoa_r+0x900>
 80069de:	9b04      	ldr	r3, [sp, #16]
 80069e0:	3301      	adds	r3, #1
 80069e2:	9304      	str	r3, [sp, #16]
 80069e4:	9b05      	ldr	r3, [sp, #20]
 80069e6:	3301      	adds	r3, #1
 80069e8:	9305      	str	r3, [sp, #20]
 80069ea:	f04f 0801 	mov.w	r8, #1
 80069ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f47f af6a 	bne.w	80068ca <_dtoa_r+0x7ca>
 80069f6:	2001      	movs	r0, #1
 80069f8:	e76f      	b.n	80068da <_dtoa_r+0x7da>
 80069fa:	f04f 0800 	mov.w	r8, #0
 80069fe:	e7f6      	b.n	80069ee <_dtoa_r+0x8ee>
 8006a00:	4698      	mov	r8, r3
 8006a02:	e7f4      	b.n	80069ee <_dtoa_r+0x8ee>
 8006a04:	f43f af7d 	beq.w	8006902 <_dtoa_r+0x802>
 8006a08:	4618      	mov	r0, r3
 8006a0a:	301c      	adds	r0, #28
 8006a0c:	e772      	b.n	80068f4 <_dtoa_r+0x7f4>
 8006a0e:	9b03      	ldr	r3, [sp, #12]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	dc37      	bgt.n	8006a84 <_dtoa_r+0x984>
 8006a14:	9b06      	ldr	r3, [sp, #24]
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	dd34      	ble.n	8006a84 <_dtoa_r+0x984>
 8006a1a:	9b03      	ldr	r3, [sp, #12]
 8006a1c:	9302      	str	r3, [sp, #8]
 8006a1e:	9b02      	ldr	r3, [sp, #8]
 8006a20:	b96b      	cbnz	r3, 8006a3e <_dtoa_r+0x93e>
 8006a22:	4631      	mov	r1, r6
 8006a24:	2205      	movs	r2, #5
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 f9d4 	bl	8006dd4 <__multadd>
 8006a2c:	4601      	mov	r1, r0
 8006a2e:	4606      	mov	r6, r0
 8006a30:	ee18 0a10 	vmov	r0, s16
 8006a34:	f000 fbee 	bl	8007214 <__mcmp>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	f73f adbb 	bgt.w	80065b4 <_dtoa_r+0x4b4>
 8006a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a40:	9d01      	ldr	r5, [sp, #4]
 8006a42:	43db      	mvns	r3, r3
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	f04f 0800 	mov.w	r8, #0
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4620      	mov	r0, r4
 8006a4e:	f000 f99f 	bl	8006d90 <_Bfree>
 8006a52:	2f00      	cmp	r7, #0
 8006a54:	f43f aea4 	beq.w	80067a0 <_dtoa_r+0x6a0>
 8006a58:	f1b8 0f00 	cmp.w	r8, #0
 8006a5c:	d005      	beq.n	8006a6a <_dtoa_r+0x96a>
 8006a5e:	45b8      	cmp	r8, r7
 8006a60:	d003      	beq.n	8006a6a <_dtoa_r+0x96a>
 8006a62:	4641      	mov	r1, r8
 8006a64:	4620      	mov	r0, r4
 8006a66:	f000 f993 	bl	8006d90 <_Bfree>
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f000 f98f 	bl	8006d90 <_Bfree>
 8006a72:	e695      	b.n	80067a0 <_dtoa_r+0x6a0>
 8006a74:	2600      	movs	r6, #0
 8006a76:	4637      	mov	r7, r6
 8006a78:	e7e1      	b.n	8006a3e <_dtoa_r+0x93e>
 8006a7a:	9700      	str	r7, [sp, #0]
 8006a7c:	4637      	mov	r7, r6
 8006a7e:	e599      	b.n	80065b4 <_dtoa_r+0x4b4>
 8006a80:	40240000 	.word	0x40240000
 8006a84:	9b08      	ldr	r3, [sp, #32]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 80ca 	beq.w	8006c20 <_dtoa_r+0xb20>
 8006a8c:	9b03      	ldr	r3, [sp, #12]
 8006a8e:	9302      	str	r3, [sp, #8]
 8006a90:	2d00      	cmp	r5, #0
 8006a92:	dd05      	ble.n	8006aa0 <_dtoa_r+0x9a0>
 8006a94:	4639      	mov	r1, r7
 8006a96:	462a      	mov	r2, r5
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 fb4b 	bl	8007134 <__lshift>
 8006a9e:	4607      	mov	r7, r0
 8006aa0:	f1b8 0f00 	cmp.w	r8, #0
 8006aa4:	d05b      	beq.n	8006b5e <_dtoa_r+0xa5e>
 8006aa6:	6879      	ldr	r1, [r7, #4]
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 f931 	bl	8006d10 <_Balloc>
 8006aae:	4605      	mov	r5, r0
 8006ab0:	b928      	cbnz	r0, 8006abe <_dtoa_r+0x9be>
 8006ab2:	4b87      	ldr	r3, [pc, #540]	; (8006cd0 <_dtoa_r+0xbd0>)
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006aba:	f7ff bb3b 	b.w	8006134 <_dtoa_r+0x34>
 8006abe:	693a      	ldr	r2, [r7, #16]
 8006ac0:	3202      	adds	r2, #2
 8006ac2:	0092      	lsls	r2, r2, #2
 8006ac4:	f107 010c 	add.w	r1, r7, #12
 8006ac8:	300c      	adds	r0, #12
 8006aca:	f000 f913 	bl	8006cf4 <memcpy>
 8006ace:	2201      	movs	r2, #1
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 fb2e 	bl	8007134 <__lshift>
 8006ad8:	9b01      	ldr	r3, [sp, #4]
 8006ada:	f103 0901 	add.w	r9, r3, #1
 8006ade:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	9305      	str	r3, [sp, #20]
 8006ae6:	f00a 0301 	and.w	r3, sl, #1
 8006aea:	46b8      	mov	r8, r7
 8006aec:	9304      	str	r3, [sp, #16]
 8006aee:	4607      	mov	r7, r0
 8006af0:	4631      	mov	r1, r6
 8006af2:	ee18 0a10 	vmov	r0, s16
 8006af6:	f7ff fa78 	bl	8005fea <quorem>
 8006afa:	4641      	mov	r1, r8
 8006afc:	9002      	str	r0, [sp, #8]
 8006afe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006b02:	ee18 0a10 	vmov	r0, s16
 8006b06:	f000 fb85 	bl	8007214 <__mcmp>
 8006b0a:	463a      	mov	r2, r7
 8006b0c:	9003      	str	r0, [sp, #12]
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4620      	mov	r0, r4
 8006b12:	f000 fb9b 	bl	800724c <__mdiff>
 8006b16:	68c2      	ldr	r2, [r0, #12]
 8006b18:	f109 3bff 	add.w	fp, r9, #4294967295
 8006b1c:	4605      	mov	r5, r0
 8006b1e:	bb02      	cbnz	r2, 8006b62 <_dtoa_r+0xa62>
 8006b20:	4601      	mov	r1, r0
 8006b22:	ee18 0a10 	vmov	r0, s16
 8006b26:	f000 fb75 	bl	8007214 <__mcmp>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4620      	mov	r0, r4
 8006b30:	9207      	str	r2, [sp, #28]
 8006b32:	f000 f92d 	bl	8006d90 <_Bfree>
 8006b36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006b3a:	ea43 0102 	orr.w	r1, r3, r2
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	430b      	orrs	r3, r1
 8006b42:	464d      	mov	r5, r9
 8006b44:	d10f      	bne.n	8006b66 <_dtoa_r+0xa66>
 8006b46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b4a:	d02a      	beq.n	8006ba2 <_dtoa_r+0xaa2>
 8006b4c:	9b03      	ldr	r3, [sp, #12]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	dd02      	ble.n	8006b58 <_dtoa_r+0xa58>
 8006b52:	9b02      	ldr	r3, [sp, #8]
 8006b54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006b58:	f88b a000 	strb.w	sl, [fp]
 8006b5c:	e775      	b.n	8006a4a <_dtoa_r+0x94a>
 8006b5e:	4638      	mov	r0, r7
 8006b60:	e7ba      	b.n	8006ad8 <_dtoa_r+0x9d8>
 8006b62:	2201      	movs	r2, #1
 8006b64:	e7e2      	b.n	8006b2c <_dtoa_r+0xa2c>
 8006b66:	9b03      	ldr	r3, [sp, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db04      	blt.n	8006b76 <_dtoa_r+0xa76>
 8006b6c:	9906      	ldr	r1, [sp, #24]
 8006b6e:	430b      	orrs	r3, r1
 8006b70:	9904      	ldr	r1, [sp, #16]
 8006b72:	430b      	orrs	r3, r1
 8006b74:	d122      	bne.n	8006bbc <_dtoa_r+0xabc>
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	ddee      	ble.n	8006b58 <_dtoa_r+0xa58>
 8006b7a:	ee18 1a10 	vmov	r1, s16
 8006b7e:	2201      	movs	r2, #1
 8006b80:	4620      	mov	r0, r4
 8006b82:	f000 fad7 	bl	8007134 <__lshift>
 8006b86:	4631      	mov	r1, r6
 8006b88:	ee08 0a10 	vmov	s16, r0
 8006b8c:	f000 fb42 	bl	8007214 <__mcmp>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	dc03      	bgt.n	8006b9c <_dtoa_r+0xa9c>
 8006b94:	d1e0      	bne.n	8006b58 <_dtoa_r+0xa58>
 8006b96:	f01a 0f01 	tst.w	sl, #1
 8006b9a:	d0dd      	beq.n	8006b58 <_dtoa_r+0xa58>
 8006b9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ba0:	d1d7      	bne.n	8006b52 <_dtoa_r+0xa52>
 8006ba2:	2339      	movs	r3, #57	; 0x39
 8006ba4:	f88b 3000 	strb.w	r3, [fp]
 8006ba8:	462b      	mov	r3, r5
 8006baa:	461d      	mov	r5, r3
 8006bac:	3b01      	subs	r3, #1
 8006bae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006bb2:	2a39      	cmp	r2, #57	; 0x39
 8006bb4:	d071      	beq.n	8006c9a <_dtoa_r+0xb9a>
 8006bb6:	3201      	adds	r2, #1
 8006bb8:	701a      	strb	r2, [r3, #0]
 8006bba:	e746      	b.n	8006a4a <_dtoa_r+0x94a>
 8006bbc:	2a00      	cmp	r2, #0
 8006bbe:	dd07      	ble.n	8006bd0 <_dtoa_r+0xad0>
 8006bc0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006bc4:	d0ed      	beq.n	8006ba2 <_dtoa_r+0xaa2>
 8006bc6:	f10a 0301 	add.w	r3, sl, #1
 8006bca:	f88b 3000 	strb.w	r3, [fp]
 8006bce:	e73c      	b.n	8006a4a <_dtoa_r+0x94a>
 8006bd0:	9b05      	ldr	r3, [sp, #20]
 8006bd2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006bd6:	4599      	cmp	r9, r3
 8006bd8:	d047      	beq.n	8006c6a <_dtoa_r+0xb6a>
 8006bda:	ee18 1a10 	vmov	r1, s16
 8006bde:	2300      	movs	r3, #0
 8006be0:	220a      	movs	r2, #10
 8006be2:	4620      	mov	r0, r4
 8006be4:	f000 f8f6 	bl	8006dd4 <__multadd>
 8006be8:	45b8      	cmp	r8, r7
 8006bea:	ee08 0a10 	vmov	s16, r0
 8006bee:	f04f 0300 	mov.w	r3, #0
 8006bf2:	f04f 020a 	mov.w	r2, #10
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	d106      	bne.n	8006c0a <_dtoa_r+0xb0a>
 8006bfc:	f000 f8ea 	bl	8006dd4 <__multadd>
 8006c00:	4680      	mov	r8, r0
 8006c02:	4607      	mov	r7, r0
 8006c04:	f109 0901 	add.w	r9, r9, #1
 8006c08:	e772      	b.n	8006af0 <_dtoa_r+0x9f0>
 8006c0a:	f000 f8e3 	bl	8006dd4 <__multadd>
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4680      	mov	r8, r0
 8006c12:	2300      	movs	r3, #0
 8006c14:	220a      	movs	r2, #10
 8006c16:	4620      	mov	r0, r4
 8006c18:	f000 f8dc 	bl	8006dd4 <__multadd>
 8006c1c:	4607      	mov	r7, r0
 8006c1e:	e7f1      	b.n	8006c04 <_dtoa_r+0xb04>
 8006c20:	9b03      	ldr	r3, [sp, #12]
 8006c22:	9302      	str	r3, [sp, #8]
 8006c24:	9d01      	ldr	r5, [sp, #4]
 8006c26:	ee18 0a10 	vmov	r0, s16
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	f7ff f9dd 	bl	8005fea <quorem>
 8006c30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	f805 ab01 	strb.w	sl, [r5], #1
 8006c3a:	1aea      	subs	r2, r5, r3
 8006c3c:	9b02      	ldr	r3, [sp, #8]
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	dd09      	ble.n	8006c56 <_dtoa_r+0xb56>
 8006c42:	ee18 1a10 	vmov	r1, s16
 8006c46:	2300      	movs	r3, #0
 8006c48:	220a      	movs	r2, #10
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	f000 f8c2 	bl	8006dd4 <__multadd>
 8006c50:	ee08 0a10 	vmov	s16, r0
 8006c54:	e7e7      	b.n	8006c26 <_dtoa_r+0xb26>
 8006c56:	9b02      	ldr	r3, [sp, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	bfc8      	it	gt
 8006c5c:	461d      	movgt	r5, r3
 8006c5e:	9b01      	ldr	r3, [sp, #4]
 8006c60:	bfd8      	it	le
 8006c62:	2501      	movle	r5, #1
 8006c64:	441d      	add	r5, r3
 8006c66:	f04f 0800 	mov.w	r8, #0
 8006c6a:	ee18 1a10 	vmov	r1, s16
 8006c6e:	2201      	movs	r2, #1
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fa5f 	bl	8007134 <__lshift>
 8006c76:	4631      	mov	r1, r6
 8006c78:	ee08 0a10 	vmov	s16, r0
 8006c7c:	f000 faca 	bl	8007214 <__mcmp>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	dc91      	bgt.n	8006ba8 <_dtoa_r+0xaa8>
 8006c84:	d102      	bne.n	8006c8c <_dtoa_r+0xb8c>
 8006c86:	f01a 0f01 	tst.w	sl, #1
 8006c8a:	d18d      	bne.n	8006ba8 <_dtoa_r+0xaa8>
 8006c8c:	462b      	mov	r3, r5
 8006c8e:	461d      	mov	r5, r3
 8006c90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c94:	2a30      	cmp	r2, #48	; 0x30
 8006c96:	d0fa      	beq.n	8006c8e <_dtoa_r+0xb8e>
 8006c98:	e6d7      	b.n	8006a4a <_dtoa_r+0x94a>
 8006c9a:	9a01      	ldr	r2, [sp, #4]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d184      	bne.n	8006baa <_dtoa_r+0xaaa>
 8006ca0:	9b00      	ldr	r3, [sp, #0]
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	2331      	movs	r3, #49	; 0x31
 8006ca8:	7013      	strb	r3, [r2, #0]
 8006caa:	e6ce      	b.n	8006a4a <_dtoa_r+0x94a>
 8006cac:	4b09      	ldr	r3, [pc, #36]	; (8006cd4 <_dtoa_r+0xbd4>)
 8006cae:	f7ff ba95 	b.w	80061dc <_dtoa_r+0xdc>
 8006cb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f47f aa6e 	bne.w	8006196 <_dtoa_r+0x96>
 8006cba:	4b07      	ldr	r3, [pc, #28]	; (8006cd8 <_dtoa_r+0xbd8>)
 8006cbc:	f7ff ba8e 	b.w	80061dc <_dtoa_r+0xdc>
 8006cc0:	9b02      	ldr	r3, [sp, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	dcae      	bgt.n	8006c24 <_dtoa_r+0xb24>
 8006cc6:	9b06      	ldr	r3, [sp, #24]
 8006cc8:	2b02      	cmp	r3, #2
 8006cca:	f73f aea8 	bgt.w	8006a1e <_dtoa_r+0x91e>
 8006cce:	e7a9      	b.n	8006c24 <_dtoa_r+0xb24>
 8006cd0:	08009063 	.word	0x08009063
 8006cd4:	08008fc0 	.word	0x08008fc0
 8006cd8:	08008fe4 	.word	0x08008fe4

08006cdc <_localeconv_r>:
 8006cdc:	4800      	ldr	r0, [pc, #0]	; (8006ce0 <_localeconv_r+0x4>)
 8006cde:	4770      	bx	lr
 8006ce0:	20000168 	.word	0x20000168

08006ce4 <malloc>:
 8006ce4:	4b02      	ldr	r3, [pc, #8]	; (8006cf0 <malloc+0xc>)
 8006ce6:	4601      	mov	r1, r0
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	f000 bc17 	b.w	800751c <_malloc_r>
 8006cee:	bf00      	nop
 8006cf0:	20000014 	.word	0x20000014

08006cf4 <memcpy>:
 8006cf4:	440a      	add	r2, r1
 8006cf6:	4291      	cmp	r1, r2
 8006cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006cfc:	d100      	bne.n	8006d00 <memcpy+0xc>
 8006cfe:	4770      	bx	lr
 8006d00:	b510      	push	{r4, lr}
 8006d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d0a:	4291      	cmp	r1, r2
 8006d0c:	d1f9      	bne.n	8006d02 <memcpy+0xe>
 8006d0e:	bd10      	pop	{r4, pc}

08006d10 <_Balloc>:
 8006d10:	b570      	push	{r4, r5, r6, lr}
 8006d12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d14:	4604      	mov	r4, r0
 8006d16:	460d      	mov	r5, r1
 8006d18:	b976      	cbnz	r6, 8006d38 <_Balloc+0x28>
 8006d1a:	2010      	movs	r0, #16
 8006d1c:	f7ff ffe2 	bl	8006ce4 <malloc>
 8006d20:	4602      	mov	r2, r0
 8006d22:	6260      	str	r0, [r4, #36]	; 0x24
 8006d24:	b920      	cbnz	r0, 8006d30 <_Balloc+0x20>
 8006d26:	4b18      	ldr	r3, [pc, #96]	; (8006d88 <_Balloc+0x78>)
 8006d28:	4818      	ldr	r0, [pc, #96]	; (8006d8c <_Balloc+0x7c>)
 8006d2a:	2166      	movs	r1, #102	; 0x66
 8006d2c:	f000 fdd6 	bl	80078dc <__assert_func>
 8006d30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d34:	6006      	str	r6, [r0, #0]
 8006d36:	60c6      	str	r6, [r0, #12]
 8006d38:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d3a:	68f3      	ldr	r3, [r6, #12]
 8006d3c:	b183      	cbz	r3, 8006d60 <_Balloc+0x50>
 8006d3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d46:	b9b8      	cbnz	r0, 8006d78 <_Balloc+0x68>
 8006d48:	2101      	movs	r1, #1
 8006d4a:	fa01 f605 	lsl.w	r6, r1, r5
 8006d4e:	1d72      	adds	r2, r6, #5
 8006d50:	0092      	lsls	r2, r2, #2
 8006d52:	4620      	mov	r0, r4
 8006d54:	f000 fb60 	bl	8007418 <_calloc_r>
 8006d58:	b160      	cbz	r0, 8006d74 <_Balloc+0x64>
 8006d5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d5e:	e00e      	b.n	8006d7e <_Balloc+0x6e>
 8006d60:	2221      	movs	r2, #33	; 0x21
 8006d62:	2104      	movs	r1, #4
 8006d64:	4620      	mov	r0, r4
 8006d66:	f000 fb57 	bl	8007418 <_calloc_r>
 8006d6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d6c:	60f0      	str	r0, [r6, #12]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e4      	bne.n	8006d3e <_Balloc+0x2e>
 8006d74:	2000      	movs	r0, #0
 8006d76:	bd70      	pop	{r4, r5, r6, pc}
 8006d78:	6802      	ldr	r2, [r0, #0]
 8006d7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d84:	e7f7      	b.n	8006d76 <_Balloc+0x66>
 8006d86:	bf00      	nop
 8006d88:	08008ff1 	.word	0x08008ff1
 8006d8c:	08009074 	.word	0x08009074

08006d90 <_Bfree>:
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d94:	4605      	mov	r5, r0
 8006d96:	460c      	mov	r4, r1
 8006d98:	b976      	cbnz	r6, 8006db8 <_Bfree+0x28>
 8006d9a:	2010      	movs	r0, #16
 8006d9c:	f7ff ffa2 	bl	8006ce4 <malloc>
 8006da0:	4602      	mov	r2, r0
 8006da2:	6268      	str	r0, [r5, #36]	; 0x24
 8006da4:	b920      	cbnz	r0, 8006db0 <_Bfree+0x20>
 8006da6:	4b09      	ldr	r3, [pc, #36]	; (8006dcc <_Bfree+0x3c>)
 8006da8:	4809      	ldr	r0, [pc, #36]	; (8006dd0 <_Bfree+0x40>)
 8006daa:	218a      	movs	r1, #138	; 0x8a
 8006dac:	f000 fd96 	bl	80078dc <__assert_func>
 8006db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006db4:	6006      	str	r6, [r0, #0]
 8006db6:	60c6      	str	r6, [r0, #12]
 8006db8:	b13c      	cbz	r4, 8006dca <_Bfree+0x3a>
 8006dba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006dbc:	6862      	ldr	r2, [r4, #4]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006dc4:	6021      	str	r1, [r4, #0]
 8006dc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	08008ff1 	.word	0x08008ff1
 8006dd0:	08009074 	.word	0x08009074

08006dd4 <__multadd>:
 8006dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd8:	690d      	ldr	r5, [r1, #16]
 8006dda:	4607      	mov	r7, r0
 8006ddc:	460c      	mov	r4, r1
 8006dde:	461e      	mov	r6, r3
 8006de0:	f101 0c14 	add.w	ip, r1, #20
 8006de4:	2000      	movs	r0, #0
 8006de6:	f8dc 3000 	ldr.w	r3, [ip]
 8006dea:	b299      	uxth	r1, r3
 8006dec:	fb02 6101 	mla	r1, r2, r1, r6
 8006df0:	0c1e      	lsrs	r6, r3, #16
 8006df2:	0c0b      	lsrs	r3, r1, #16
 8006df4:	fb02 3306 	mla	r3, r2, r6, r3
 8006df8:	b289      	uxth	r1, r1
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e00:	4285      	cmp	r5, r0
 8006e02:	f84c 1b04 	str.w	r1, [ip], #4
 8006e06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e0a:	dcec      	bgt.n	8006de6 <__multadd+0x12>
 8006e0c:	b30e      	cbz	r6, 8006e52 <__multadd+0x7e>
 8006e0e:	68a3      	ldr	r3, [r4, #8]
 8006e10:	42ab      	cmp	r3, r5
 8006e12:	dc19      	bgt.n	8006e48 <__multadd+0x74>
 8006e14:	6861      	ldr	r1, [r4, #4]
 8006e16:	4638      	mov	r0, r7
 8006e18:	3101      	adds	r1, #1
 8006e1a:	f7ff ff79 	bl	8006d10 <_Balloc>
 8006e1e:	4680      	mov	r8, r0
 8006e20:	b928      	cbnz	r0, 8006e2e <__multadd+0x5a>
 8006e22:	4602      	mov	r2, r0
 8006e24:	4b0c      	ldr	r3, [pc, #48]	; (8006e58 <__multadd+0x84>)
 8006e26:	480d      	ldr	r0, [pc, #52]	; (8006e5c <__multadd+0x88>)
 8006e28:	21b5      	movs	r1, #181	; 0xb5
 8006e2a:	f000 fd57 	bl	80078dc <__assert_func>
 8006e2e:	6922      	ldr	r2, [r4, #16]
 8006e30:	3202      	adds	r2, #2
 8006e32:	f104 010c 	add.w	r1, r4, #12
 8006e36:	0092      	lsls	r2, r2, #2
 8006e38:	300c      	adds	r0, #12
 8006e3a:	f7ff ff5b 	bl	8006cf4 <memcpy>
 8006e3e:	4621      	mov	r1, r4
 8006e40:	4638      	mov	r0, r7
 8006e42:	f7ff ffa5 	bl	8006d90 <_Bfree>
 8006e46:	4644      	mov	r4, r8
 8006e48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e4c:	3501      	adds	r5, #1
 8006e4e:	615e      	str	r6, [r3, #20]
 8006e50:	6125      	str	r5, [r4, #16]
 8006e52:	4620      	mov	r0, r4
 8006e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e58:	08009063 	.word	0x08009063
 8006e5c:	08009074 	.word	0x08009074

08006e60 <__hi0bits>:
 8006e60:	0c03      	lsrs	r3, r0, #16
 8006e62:	041b      	lsls	r3, r3, #16
 8006e64:	b9d3      	cbnz	r3, 8006e9c <__hi0bits+0x3c>
 8006e66:	0400      	lsls	r0, r0, #16
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e6e:	bf04      	itt	eq
 8006e70:	0200      	lsleq	r0, r0, #8
 8006e72:	3308      	addeq	r3, #8
 8006e74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e78:	bf04      	itt	eq
 8006e7a:	0100      	lsleq	r0, r0, #4
 8006e7c:	3304      	addeq	r3, #4
 8006e7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e82:	bf04      	itt	eq
 8006e84:	0080      	lsleq	r0, r0, #2
 8006e86:	3302      	addeq	r3, #2
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	db05      	blt.n	8006e98 <__hi0bits+0x38>
 8006e8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e90:	f103 0301 	add.w	r3, r3, #1
 8006e94:	bf08      	it	eq
 8006e96:	2320      	moveq	r3, #32
 8006e98:	4618      	mov	r0, r3
 8006e9a:	4770      	bx	lr
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e7e4      	b.n	8006e6a <__hi0bits+0xa>

08006ea0 <__lo0bits>:
 8006ea0:	6803      	ldr	r3, [r0, #0]
 8006ea2:	f013 0207 	ands.w	r2, r3, #7
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	d00b      	beq.n	8006ec2 <__lo0bits+0x22>
 8006eaa:	07da      	lsls	r2, r3, #31
 8006eac:	d423      	bmi.n	8006ef6 <__lo0bits+0x56>
 8006eae:	0798      	lsls	r0, r3, #30
 8006eb0:	bf49      	itett	mi
 8006eb2:	085b      	lsrmi	r3, r3, #1
 8006eb4:	089b      	lsrpl	r3, r3, #2
 8006eb6:	2001      	movmi	r0, #1
 8006eb8:	600b      	strmi	r3, [r1, #0]
 8006eba:	bf5c      	itt	pl
 8006ebc:	600b      	strpl	r3, [r1, #0]
 8006ebe:	2002      	movpl	r0, #2
 8006ec0:	4770      	bx	lr
 8006ec2:	b298      	uxth	r0, r3
 8006ec4:	b9a8      	cbnz	r0, 8006ef2 <__lo0bits+0x52>
 8006ec6:	0c1b      	lsrs	r3, r3, #16
 8006ec8:	2010      	movs	r0, #16
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	b90a      	cbnz	r2, 8006ed2 <__lo0bits+0x32>
 8006ece:	3008      	adds	r0, #8
 8006ed0:	0a1b      	lsrs	r3, r3, #8
 8006ed2:	071a      	lsls	r2, r3, #28
 8006ed4:	bf04      	itt	eq
 8006ed6:	091b      	lsreq	r3, r3, #4
 8006ed8:	3004      	addeq	r0, #4
 8006eda:	079a      	lsls	r2, r3, #30
 8006edc:	bf04      	itt	eq
 8006ede:	089b      	lsreq	r3, r3, #2
 8006ee0:	3002      	addeq	r0, #2
 8006ee2:	07da      	lsls	r2, r3, #31
 8006ee4:	d403      	bmi.n	8006eee <__lo0bits+0x4e>
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	f100 0001 	add.w	r0, r0, #1
 8006eec:	d005      	beq.n	8006efa <__lo0bits+0x5a>
 8006eee:	600b      	str	r3, [r1, #0]
 8006ef0:	4770      	bx	lr
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	e7e9      	b.n	8006eca <__lo0bits+0x2a>
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	4770      	bx	lr
 8006efa:	2020      	movs	r0, #32
 8006efc:	4770      	bx	lr
	...

08006f00 <__i2b>:
 8006f00:	b510      	push	{r4, lr}
 8006f02:	460c      	mov	r4, r1
 8006f04:	2101      	movs	r1, #1
 8006f06:	f7ff ff03 	bl	8006d10 <_Balloc>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	b928      	cbnz	r0, 8006f1a <__i2b+0x1a>
 8006f0e:	4b05      	ldr	r3, [pc, #20]	; (8006f24 <__i2b+0x24>)
 8006f10:	4805      	ldr	r0, [pc, #20]	; (8006f28 <__i2b+0x28>)
 8006f12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006f16:	f000 fce1 	bl	80078dc <__assert_func>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	6144      	str	r4, [r0, #20]
 8006f1e:	6103      	str	r3, [r0, #16]
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	bf00      	nop
 8006f24:	08009063 	.word	0x08009063
 8006f28:	08009074 	.word	0x08009074

08006f2c <__multiply>:
 8006f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f30:	4691      	mov	r9, r2
 8006f32:	690a      	ldr	r2, [r1, #16]
 8006f34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	bfb8      	it	lt
 8006f3c:	460b      	movlt	r3, r1
 8006f3e:	460c      	mov	r4, r1
 8006f40:	bfbc      	itt	lt
 8006f42:	464c      	movlt	r4, r9
 8006f44:	4699      	movlt	r9, r3
 8006f46:	6927      	ldr	r7, [r4, #16]
 8006f48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f4c:	68a3      	ldr	r3, [r4, #8]
 8006f4e:	6861      	ldr	r1, [r4, #4]
 8006f50:	eb07 060a 	add.w	r6, r7, sl
 8006f54:	42b3      	cmp	r3, r6
 8006f56:	b085      	sub	sp, #20
 8006f58:	bfb8      	it	lt
 8006f5a:	3101      	addlt	r1, #1
 8006f5c:	f7ff fed8 	bl	8006d10 <_Balloc>
 8006f60:	b930      	cbnz	r0, 8006f70 <__multiply+0x44>
 8006f62:	4602      	mov	r2, r0
 8006f64:	4b44      	ldr	r3, [pc, #272]	; (8007078 <__multiply+0x14c>)
 8006f66:	4845      	ldr	r0, [pc, #276]	; (800707c <__multiply+0x150>)
 8006f68:	f240 115d 	movw	r1, #349	; 0x15d
 8006f6c:	f000 fcb6 	bl	80078dc <__assert_func>
 8006f70:	f100 0514 	add.w	r5, r0, #20
 8006f74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f78:	462b      	mov	r3, r5
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	4543      	cmp	r3, r8
 8006f7e:	d321      	bcc.n	8006fc4 <__multiply+0x98>
 8006f80:	f104 0314 	add.w	r3, r4, #20
 8006f84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f88:	f109 0314 	add.w	r3, r9, #20
 8006f8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f90:	9202      	str	r2, [sp, #8]
 8006f92:	1b3a      	subs	r2, r7, r4
 8006f94:	3a15      	subs	r2, #21
 8006f96:	f022 0203 	bic.w	r2, r2, #3
 8006f9a:	3204      	adds	r2, #4
 8006f9c:	f104 0115 	add.w	r1, r4, #21
 8006fa0:	428f      	cmp	r7, r1
 8006fa2:	bf38      	it	cc
 8006fa4:	2204      	movcc	r2, #4
 8006fa6:	9201      	str	r2, [sp, #4]
 8006fa8:	9a02      	ldr	r2, [sp, #8]
 8006faa:	9303      	str	r3, [sp, #12]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d80c      	bhi.n	8006fca <__multiply+0x9e>
 8006fb0:	2e00      	cmp	r6, #0
 8006fb2:	dd03      	ble.n	8006fbc <__multiply+0x90>
 8006fb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d05a      	beq.n	8007072 <__multiply+0x146>
 8006fbc:	6106      	str	r6, [r0, #16]
 8006fbe:	b005      	add	sp, #20
 8006fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc4:	f843 2b04 	str.w	r2, [r3], #4
 8006fc8:	e7d8      	b.n	8006f7c <__multiply+0x50>
 8006fca:	f8b3 a000 	ldrh.w	sl, [r3]
 8006fce:	f1ba 0f00 	cmp.w	sl, #0
 8006fd2:	d024      	beq.n	800701e <__multiply+0xf2>
 8006fd4:	f104 0e14 	add.w	lr, r4, #20
 8006fd8:	46a9      	mov	r9, r5
 8006fda:	f04f 0c00 	mov.w	ip, #0
 8006fde:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006fe2:	f8d9 1000 	ldr.w	r1, [r9]
 8006fe6:	fa1f fb82 	uxth.w	fp, r2
 8006fea:	b289      	uxth	r1, r1
 8006fec:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ff0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006ff4:	f8d9 2000 	ldr.w	r2, [r9]
 8006ff8:	4461      	add	r1, ip
 8006ffa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ffe:	fb0a c20b 	mla	r2, sl, fp, ip
 8007002:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007006:	b289      	uxth	r1, r1
 8007008:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800700c:	4577      	cmp	r7, lr
 800700e:	f849 1b04 	str.w	r1, [r9], #4
 8007012:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007016:	d8e2      	bhi.n	8006fde <__multiply+0xb2>
 8007018:	9a01      	ldr	r2, [sp, #4]
 800701a:	f845 c002 	str.w	ip, [r5, r2]
 800701e:	9a03      	ldr	r2, [sp, #12]
 8007020:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007024:	3304      	adds	r3, #4
 8007026:	f1b9 0f00 	cmp.w	r9, #0
 800702a:	d020      	beq.n	800706e <__multiply+0x142>
 800702c:	6829      	ldr	r1, [r5, #0]
 800702e:	f104 0c14 	add.w	ip, r4, #20
 8007032:	46ae      	mov	lr, r5
 8007034:	f04f 0a00 	mov.w	sl, #0
 8007038:	f8bc b000 	ldrh.w	fp, [ip]
 800703c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007040:	fb09 220b 	mla	r2, r9, fp, r2
 8007044:	4492      	add	sl, r2
 8007046:	b289      	uxth	r1, r1
 8007048:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800704c:	f84e 1b04 	str.w	r1, [lr], #4
 8007050:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007054:	f8be 1000 	ldrh.w	r1, [lr]
 8007058:	0c12      	lsrs	r2, r2, #16
 800705a:	fb09 1102 	mla	r1, r9, r2, r1
 800705e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007062:	4567      	cmp	r7, ip
 8007064:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007068:	d8e6      	bhi.n	8007038 <__multiply+0x10c>
 800706a:	9a01      	ldr	r2, [sp, #4]
 800706c:	50a9      	str	r1, [r5, r2]
 800706e:	3504      	adds	r5, #4
 8007070:	e79a      	b.n	8006fa8 <__multiply+0x7c>
 8007072:	3e01      	subs	r6, #1
 8007074:	e79c      	b.n	8006fb0 <__multiply+0x84>
 8007076:	bf00      	nop
 8007078:	08009063 	.word	0x08009063
 800707c:	08009074 	.word	0x08009074

08007080 <__pow5mult>:
 8007080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007084:	4615      	mov	r5, r2
 8007086:	f012 0203 	ands.w	r2, r2, #3
 800708a:	4606      	mov	r6, r0
 800708c:	460f      	mov	r7, r1
 800708e:	d007      	beq.n	80070a0 <__pow5mult+0x20>
 8007090:	4c25      	ldr	r4, [pc, #148]	; (8007128 <__pow5mult+0xa8>)
 8007092:	3a01      	subs	r2, #1
 8007094:	2300      	movs	r3, #0
 8007096:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800709a:	f7ff fe9b 	bl	8006dd4 <__multadd>
 800709e:	4607      	mov	r7, r0
 80070a0:	10ad      	asrs	r5, r5, #2
 80070a2:	d03d      	beq.n	8007120 <__pow5mult+0xa0>
 80070a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80070a6:	b97c      	cbnz	r4, 80070c8 <__pow5mult+0x48>
 80070a8:	2010      	movs	r0, #16
 80070aa:	f7ff fe1b 	bl	8006ce4 <malloc>
 80070ae:	4602      	mov	r2, r0
 80070b0:	6270      	str	r0, [r6, #36]	; 0x24
 80070b2:	b928      	cbnz	r0, 80070c0 <__pow5mult+0x40>
 80070b4:	4b1d      	ldr	r3, [pc, #116]	; (800712c <__pow5mult+0xac>)
 80070b6:	481e      	ldr	r0, [pc, #120]	; (8007130 <__pow5mult+0xb0>)
 80070b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80070bc:	f000 fc0e 	bl	80078dc <__assert_func>
 80070c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070c4:	6004      	str	r4, [r0, #0]
 80070c6:	60c4      	str	r4, [r0, #12]
 80070c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80070cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070d0:	b94c      	cbnz	r4, 80070e6 <__pow5mult+0x66>
 80070d2:	f240 2171 	movw	r1, #625	; 0x271
 80070d6:	4630      	mov	r0, r6
 80070d8:	f7ff ff12 	bl	8006f00 <__i2b>
 80070dc:	2300      	movs	r3, #0
 80070de:	f8c8 0008 	str.w	r0, [r8, #8]
 80070e2:	4604      	mov	r4, r0
 80070e4:	6003      	str	r3, [r0, #0]
 80070e6:	f04f 0900 	mov.w	r9, #0
 80070ea:	07eb      	lsls	r3, r5, #31
 80070ec:	d50a      	bpl.n	8007104 <__pow5mult+0x84>
 80070ee:	4639      	mov	r1, r7
 80070f0:	4622      	mov	r2, r4
 80070f2:	4630      	mov	r0, r6
 80070f4:	f7ff ff1a 	bl	8006f2c <__multiply>
 80070f8:	4639      	mov	r1, r7
 80070fa:	4680      	mov	r8, r0
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff fe47 	bl	8006d90 <_Bfree>
 8007102:	4647      	mov	r7, r8
 8007104:	106d      	asrs	r5, r5, #1
 8007106:	d00b      	beq.n	8007120 <__pow5mult+0xa0>
 8007108:	6820      	ldr	r0, [r4, #0]
 800710a:	b938      	cbnz	r0, 800711c <__pow5mult+0x9c>
 800710c:	4622      	mov	r2, r4
 800710e:	4621      	mov	r1, r4
 8007110:	4630      	mov	r0, r6
 8007112:	f7ff ff0b 	bl	8006f2c <__multiply>
 8007116:	6020      	str	r0, [r4, #0]
 8007118:	f8c0 9000 	str.w	r9, [r0]
 800711c:	4604      	mov	r4, r0
 800711e:	e7e4      	b.n	80070ea <__pow5mult+0x6a>
 8007120:	4638      	mov	r0, r7
 8007122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007126:	bf00      	nop
 8007128:	080091c0 	.word	0x080091c0
 800712c:	08008ff1 	.word	0x08008ff1
 8007130:	08009074 	.word	0x08009074

08007134 <__lshift>:
 8007134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007138:	460c      	mov	r4, r1
 800713a:	6849      	ldr	r1, [r1, #4]
 800713c:	6923      	ldr	r3, [r4, #16]
 800713e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007142:	68a3      	ldr	r3, [r4, #8]
 8007144:	4607      	mov	r7, r0
 8007146:	4691      	mov	r9, r2
 8007148:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800714c:	f108 0601 	add.w	r6, r8, #1
 8007150:	42b3      	cmp	r3, r6
 8007152:	db0b      	blt.n	800716c <__lshift+0x38>
 8007154:	4638      	mov	r0, r7
 8007156:	f7ff fddb 	bl	8006d10 <_Balloc>
 800715a:	4605      	mov	r5, r0
 800715c:	b948      	cbnz	r0, 8007172 <__lshift+0x3e>
 800715e:	4602      	mov	r2, r0
 8007160:	4b2a      	ldr	r3, [pc, #168]	; (800720c <__lshift+0xd8>)
 8007162:	482b      	ldr	r0, [pc, #172]	; (8007210 <__lshift+0xdc>)
 8007164:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007168:	f000 fbb8 	bl	80078dc <__assert_func>
 800716c:	3101      	adds	r1, #1
 800716e:	005b      	lsls	r3, r3, #1
 8007170:	e7ee      	b.n	8007150 <__lshift+0x1c>
 8007172:	2300      	movs	r3, #0
 8007174:	f100 0114 	add.w	r1, r0, #20
 8007178:	f100 0210 	add.w	r2, r0, #16
 800717c:	4618      	mov	r0, r3
 800717e:	4553      	cmp	r3, sl
 8007180:	db37      	blt.n	80071f2 <__lshift+0xbe>
 8007182:	6920      	ldr	r0, [r4, #16]
 8007184:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007188:	f104 0314 	add.w	r3, r4, #20
 800718c:	f019 091f 	ands.w	r9, r9, #31
 8007190:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007194:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007198:	d02f      	beq.n	80071fa <__lshift+0xc6>
 800719a:	f1c9 0e20 	rsb	lr, r9, #32
 800719e:	468a      	mov	sl, r1
 80071a0:	f04f 0c00 	mov.w	ip, #0
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	fa02 f209 	lsl.w	r2, r2, r9
 80071aa:	ea42 020c 	orr.w	r2, r2, ip
 80071ae:	f84a 2b04 	str.w	r2, [sl], #4
 80071b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071b6:	4298      	cmp	r0, r3
 80071b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80071bc:	d8f2      	bhi.n	80071a4 <__lshift+0x70>
 80071be:	1b03      	subs	r3, r0, r4
 80071c0:	3b15      	subs	r3, #21
 80071c2:	f023 0303 	bic.w	r3, r3, #3
 80071c6:	3304      	adds	r3, #4
 80071c8:	f104 0215 	add.w	r2, r4, #21
 80071cc:	4290      	cmp	r0, r2
 80071ce:	bf38      	it	cc
 80071d0:	2304      	movcc	r3, #4
 80071d2:	f841 c003 	str.w	ip, [r1, r3]
 80071d6:	f1bc 0f00 	cmp.w	ip, #0
 80071da:	d001      	beq.n	80071e0 <__lshift+0xac>
 80071dc:	f108 0602 	add.w	r6, r8, #2
 80071e0:	3e01      	subs	r6, #1
 80071e2:	4638      	mov	r0, r7
 80071e4:	612e      	str	r6, [r5, #16]
 80071e6:	4621      	mov	r1, r4
 80071e8:	f7ff fdd2 	bl	8006d90 <_Bfree>
 80071ec:	4628      	mov	r0, r5
 80071ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80071f6:	3301      	adds	r3, #1
 80071f8:	e7c1      	b.n	800717e <__lshift+0x4a>
 80071fa:	3904      	subs	r1, #4
 80071fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007200:	f841 2f04 	str.w	r2, [r1, #4]!
 8007204:	4298      	cmp	r0, r3
 8007206:	d8f9      	bhi.n	80071fc <__lshift+0xc8>
 8007208:	e7ea      	b.n	80071e0 <__lshift+0xac>
 800720a:	bf00      	nop
 800720c:	08009063 	.word	0x08009063
 8007210:	08009074 	.word	0x08009074

08007214 <__mcmp>:
 8007214:	b530      	push	{r4, r5, lr}
 8007216:	6902      	ldr	r2, [r0, #16]
 8007218:	690c      	ldr	r4, [r1, #16]
 800721a:	1b12      	subs	r2, r2, r4
 800721c:	d10e      	bne.n	800723c <__mcmp+0x28>
 800721e:	f100 0314 	add.w	r3, r0, #20
 8007222:	3114      	adds	r1, #20
 8007224:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007228:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800722c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007230:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007234:	42a5      	cmp	r5, r4
 8007236:	d003      	beq.n	8007240 <__mcmp+0x2c>
 8007238:	d305      	bcc.n	8007246 <__mcmp+0x32>
 800723a:	2201      	movs	r2, #1
 800723c:	4610      	mov	r0, r2
 800723e:	bd30      	pop	{r4, r5, pc}
 8007240:	4283      	cmp	r3, r0
 8007242:	d3f3      	bcc.n	800722c <__mcmp+0x18>
 8007244:	e7fa      	b.n	800723c <__mcmp+0x28>
 8007246:	f04f 32ff 	mov.w	r2, #4294967295
 800724a:	e7f7      	b.n	800723c <__mcmp+0x28>

0800724c <__mdiff>:
 800724c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	460c      	mov	r4, r1
 8007252:	4606      	mov	r6, r0
 8007254:	4611      	mov	r1, r2
 8007256:	4620      	mov	r0, r4
 8007258:	4690      	mov	r8, r2
 800725a:	f7ff ffdb 	bl	8007214 <__mcmp>
 800725e:	1e05      	subs	r5, r0, #0
 8007260:	d110      	bne.n	8007284 <__mdiff+0x38>
 8007262:	4629      	mov	r1, r5
 8007264:	4630      	mov	r0, r6
 8007266:	f7ff fd53 	bl	8006d10 <_Balloc>
 800726a:	b930      	cbnz	r0, 800727a <__mdiff+0x2e>
 800726c:	4b3a      	ldr	r3, [pc, #232]	; (8007358 <__mdiff+0x10c>)
 800726e:	4602      	mov	r2, r0
 8007270:	f240 2132 	movw	r1, #562	; 0x232
 8007274:	4839      	ldr	r0, [pc, #228]	; (800735c <__mdiff+0x110>)
 8007276:	f000 fb31 	bl	80078dc <__assert_func>
 800727a:	2301      	movs	r3, #1
 800727c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007280:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007284:	bfa4      	itt	ge
 8007286:	4643      	movge	r3, r8
 8007288:	46a0      	movge	r8, r4
 800728a:	4630      	mov	r0, r6
 800728c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007290:	bfa6      	itte	ge
 8007292:	461c      	movge	r4, r3
 8007294:	2500      	movge	r5, #0
 8007296:	2501      	movlt	r5, #1
 8007298:	f7ff fd3a 	bl	8006d10 <_Balloc>
 800729c:	b920      	cbnz	r0, 80072a8 <__mdiff+0x5c>
 800729e:	4b2e      	ldr	r3, [pc, #184]	; (8007358 <__mdiff+0x10c>)
 80072a0:	4602      	mov	r2, r0
 80072a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80072a6:	e7e5      	b.n	8007274 <__mdiff+0x28>
 80072a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80072ac:	6926      	ldr	r6, [r4, #16]
 80072ae:	60c5      	str	r5, [r0, #12]
 80072b0:	f104 0914 	add.w	r9, r4, #20
 80072b4:	f108 0514 	add.w	r5, r8, #20
 80072b8:	f100 0e14 	add.w	lr, r0, #20
 80072bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80072c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80072c4:	f108 0210 	add.w	r2, r8, #16
 80072c8:	46f2      	mov	sl, lr
 80072ca:	2100      	movs	r1, #0
 80072cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80072d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80072d4:	fa1f f883 	uxth.w	r8, r3
 80072d8:	fa11 f18b 	uxtah	r1, r1, fp
 80072dc:	0c1b      	lsrs	r3, r3, #16
 80072de:	eba1 0808 	sub.w	r8, r1, r8
 80072e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80072e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80072ea:	fa1f f888 	uxth.w	r8, r8
 80072ee:	1419      	asrs	r1, r3, #16
 80072f0:	454e      	cmp	r6, r9
 80072f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80072f6:	f84a 3b04 	str.w	r3, [sl], #4
 80072fa:	d8e7      	bhi.n	80072cc <__mdiff+0x80>
 80072fc:	1b33      	subs	r3, r6, r4
 80072fe:	3b15      	subs	r3, #21
 8007300:	f023 0303 	bic.w	r3, r3, #3
 8007304:	3304      	adds	r3, #4
 8007306:	3415      	adds	r4, #21
 8007308:	42a6      	cmp	r6, r4
 800730a:	bf38      	it	cc
 800730c:	2304      	movcc	r3, #4
 800730e:	441d      	add	r5, r3
 8007310:	4473      	add	r3, lr
 8007312:	469e      	mov	lr, r3
 8007314:	462e      	mov	r6, r5
 8007316:	4566      	cmp	r6, ip
 8007318:	d30e      	bcc.n	8007338 <__mdiff+0xec>
 800731a:	f10c 0203 	add.w	r2, ip, #3
 800731e:	1b52      	subs	r2, r2, r5
 8007320:	f022 0203 	bic.w	r2, r2, #3
 8007324:	3d03      	subs	r5, #3
 8007326:	45ac      	cmp	ip, r5
 8007328:	bf38      	it	cc
 800732a:	2200      	movcc	r2, #0
 800732c:	441a      	add	r2, r3
 800732e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007332:	b17b      	cbz	r3, 8007354 <__mdiff+0x108>
 8007334:	6107      	str	r7, [r0, #16]
 8007336:	e7a3      	b.n	8007280 <__mdiff+0x34>
 8007338:	f856 8b04 	ldr.w	r8, [r6], #4
 800733c:	fa11 f288 	uxtah	r2, r1, r8
 8007340:	1414      	asrs	r4, r2, #16
 8007342:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007346:	b292      	uxth	r2, r2
 8007348:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800734c:	f84e 2b04 	str.w	r2, [lr], #4
 8007350:	1421      	asrs	r1, r4, #16
 8007352:	e7e0      	b.n	8007316 <__mdiff+0xca>
 8007354:	3f01      	subs	r7, #1
 8007356:	e7ea      	b.n	800732e <__mdiff+0xe2>
 8007358:	08009063 	.word	0x08009063
 800735c:	08009074 	.word	0x08009074

08007360 <__d2b>:
 8007360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007364:	4689      	mov	r9, r1
 8007366:	2101      	movs	r1, #1
 8007368:	ec57 6b10 	vmov	r6, r7, d0
 800736c:	4690      	mov	r8, r2
 800736e:	f7ff fccf 	bl	8006d10 <_Balloc>
 8007372:	4604      	mov	r4, r0
 8007374:	b930      	cbnz	r0, 8007384 <__d2b+0x24>
 8007376:	4602      	mov	r2, r0
 8007378:	4b25      	ldr	r3, [pc, #148]	; (8007410 <__d2b+0xb0>)
 800737a:	4826      	ldr	r0, [pc, #152]	; (8007414 <__d2b+0xb4>)
 800737c:	f240 310a 	movw	r1, #778	; 0x30a
 8007380:	f000 faac 	bl	80078dc <__assert_func>
 8007384:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800738c:	bb35      	cbnz	r5, 80073dc <__d2b+0x7c>
 800738e:	2e00      	cmp	r6, #0
 8007390:	9301      	str	r3, [sp, #4]
 8007392:	d028      	beq.n	80073e6 <__d2b+0x86>
 8007394:	4668      	mov	r0, sp
 8007396:	9600      	str	r6, [sp, #0]
 8007398:	f7ff fd82 	bl	8006ea0 <__lo0bits>
 800739c:	9900      	ldr	r1, [sp, #0]
 800739e:	b300      	cbz	r0, 80073e2 <__d2b+0x82>
 80073a0:	9a01      	ldr	r2, [sp, #4]
 80073a2:	f1c0 0320 	rsb	r3, r0, #32
 80073a6:	fa02 f303 	lsl.w	r3, r2, r3
 80073aa:	430b      	orrs	r3, r1
 80073ac:	40c2      	lsrs	r2, r0
 80073ae:	6163      	str	r3, [r4, #20]
 80073b0:	9201      	str	r2, [sp, #4]
 80073b2:	9b01      	ldr	r3, [sp, #4]
 80073b4:	61a3      	str	r3, [r4, #24]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bf14      	ite	ne
 80073ba:	2202      	movne	r2, #2
 80073bc:	2201      	moveq	r2, #1
 80073be:	6122      	str	r2, [r4, #16]
 80073c0:	b1d5      	cbz	r5, 80073f8 <__d2b+0x98>
 80073c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80073c6:	4405      	add	r5, r0
 80073c8:	f8c9 5000 	str.w	r5, [r9]
 80073cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073d0:	f8c8 0000 	str.w	r0, [r8]
 80073d4:	4620      	mov	r0, r4
 80073d6:	b003      	add	sp, #12
 80073d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073e0:	e7d5      	b.n	800738e <__d2b+0x2e>
 80073e2:	6161      	str	r1, [r4, #20]
 80073e4:	e7e5      	b.n	80073b2 <__d2b+0x52>
 80073e6:	a801      	add	r0, sp, #4
 80073e8:	f7ff fd5a 	bl	8006ea0 <__lo0bits>
 80073ec:	9b01      	ldr	r3, [sp, #4]
 80073ee:	6163      	str	r3, [r4, #20]
 80073f0:	2201      	movs	r2, #1
 80073f2:	6122      	str	r2, [r4, #16]
 80073f4:	3020      	adds	r0, #32
 80073f6:	e7e3      	b.n	80073c0 <__d2b+0x60>
 80073f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007400:	f8c9 0000 	str.w	r0, [r9]
 8007404:	6918      	ldr	r0, [r3, #16]
 8007406:	f7ff fd2b 	bl	8006e60 <__hi0bits>
 800740a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800740e:	e7df      	b.n	80073d0 <__d2b+0x70>
 8007410:	08009063 	.word	0x08009063
 8007414:	08009074 	.word	0x08009074

08007418 <_calloc_r>:
 8007418:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800741a:	fba1 2402 	umull	r2, r4, r1, r2
 800741e:	b94c      	cbnz	r4, 8007434 <_calloc_r+0x1c>
 8007420:	4611      	mov	r1, r2
 8007422:	9201      	str	r2, [sp, #4]
 8007424:	f000 f87a 	bl	800751c <_malloc_r>
 8007428:	9a01      	ldr	r2, [sp, #4]
 800742a:	4605      	mov	r5, r0
 800742c:	b930      	cbnz	r0, 800743c <_calloc_r+0x24>
 800742e:	4628      	mov	r0, r5
 8007430:	b003      	add	sp, #12
 8007432:	bd30      	pop	{r4, r5, pc}
 8007434:	220c      	movs	r2, #12
 8007436:	6002      	str	r2, [r0, #0]
 8007438:	2500      	movs	r5, #0
 800743a:	e7f8      	b.n	800742e <_calloc_r+0x16>
 800743c:	4621      	mov	r1, r4
 800743e:	f7fe f91b 	bl	8005678 <memset>
 8007442:	e7f4      	b.n	800742e <_calloc_r+0x16>

08007444 <_free_r>:
 8007444:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007446:	2900      	cmp	r1, #0
 8007448:	d044      	beq.n	80074d4 <_free_r+0x90>
 800744a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800744e:	9001      	str	r0, [sp, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	f1a1 0404 	sub.w	r4, r1, #4
 8007456:	bfb8      	it	lt
 8007458:	18e4      	addlt	r4, r4, r3
 800745a:	f000 fa9b 	bl	8007994 <__malloc_lock>
 800745e:	4a1e      	ldr	r2, [pc, #120]	; (80074d8 <_free_r+0x94>)
 8007460:	9801      	ldr	r0, [sp, #4]
 8007462:	6813      	ldr	r3, [r2, #0]
 8007464:	b933      	cbnz	r3, 8007474 <_free_r+0x30>
 8007466:	6063      	str	r3, [r4, #4]
 8007468:	6014      	str	r4, [r2, #0]
 800746a:	b003      	add	sp, #12
 800746c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007470:	f000 ba96 	b.w	80079a0 <__malloc_unlock>
 8007474:	42a3      	cmp	r3, r4
 8007476:	d908      	bls.n	800748a <_free_r+0x46>
 8007478:	6825      	ldr	r5, [r4, #0]
 800747a:	1961      	adds	r1, r4, r5
 800747c:	428b      	cmp	r3, r1
 800747e:	bf01      	itttt	eq
 8007480:	6819      	ldreq	r1, [r3, #0]
 8007482:	685b      	ldreq	r3, [r3, #4]
 8007484:	1949      	addeq	r1, r1, r5
 8007486:	6021      	streq	r1, [r4, #0]
 8007488:	e7ed      	b.n	8007466 <_free_r+0x22>
 800748a:	461a      	mov	r2, r3
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	b10b      	cbz	r3, 8007494 <_free_r+0x50>
 8007490:	42a3      	cmp	r3, r4
 8007492:	d9fa      	bls.n	800748a <_free_r+0x46>
 8007494:	6811      	ldr	r1, [r2, #0]
 8007496:	1855      	adds	r5, r2, r1
 8007498:	42a5      	cmp	r5, r4
 800749a:	d10b      	bne.n	80074b4 <_free_r+0x70>
 800749c:	6824      	ldr	r4, [r4, #0]
 800749e:	4421      	add	r1, r4
 80074a0:	1854      	adds	r4, r2, r1
 80074a2:	42a3      	cmp	r3, r4
 80074a4:	6011      	str	r1, [r2, #0]
 80074a6:	d1e0      	bne.n	800746a <_free_r+0x26>
 80074a8:	681c      	ldr	r4, [r3, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	6053      	str	r3, [r2, #4]
 80074ae:	4421      	add	r1, r4
 80074b0:	6011      	str	r1, [r2, #0]
 80074b2:	e7da      	b.n	800746a <_free_r+0x26>
 80074b4:	d902      	bls.n	80074bc <_free_r+0x78>
 80074b6:	230c      	movs	r3, #12
 80074b8:	6003      	str	r3, [r0, #0]
 80074ba:	e7d6      	b.n	800746a <_free_r+0x26>
 80074bc:	6825      	ldr	r5, [r4, #0]
 80074be:	1961      	adds	r1, r4, r5
 80074c0:	428b      	cmp	r3, r1
 80074c2:	bf04      	itt	eq
 80074c4:	6819      	ldreq	r1, [r3, #0]
 80074c6:	685b      	ldreq	r3, [r3, #4]
 80074c8:	6063      	str	r3, [r4, #4]
 80074ca:	bf04      	itt	eq
 80074cc:	1949      	addeq	r1, r1, r5
 80074ce:	6021      	streq	r1, [r4, #0]
 80074d0:	6054      	str	r4, [r2, #4]
 80074d2:	e7ca      	b.n	800746a <_free_r+0x26>
 80074d4:	b003      	add	sp, #12
 80074d6:	bd30      	pop	{r4, r5, pc}
 80074d8:	20000b5c 	.word	0x20000b5c

080074dc <sbrk_aligned>:
 80074dc:	b570      	push	{r4, r5, r6, lr}
 80074de:	4e0e      	ldr	r6, [pc, #56]	; (8007518 <sbrk_aligned+0x3c>)
 80074e0:	460c      	mov	r4, r1
 80074e2:	6831      	ldr	r1, [r6, #0]
 80074e4:	4605      	mov	r5, r0
 80074e6:	b911      	cbnz	r1, 80074ee <sbrk_aligned+0x12>
 80074e8:	f000 f9e8 	bl	80078bc <_sbrk_r>
 80074ec:	6030      	str	r0, [r6, #0]
 80074ee:	4621      	mov	r1, r4
 80074f0:	4628      	mov	r0, r5
 80074f2:	f000 f9e3 	bl	80078bc <_sbrk_r>
 80074f6:	1c43      	adds	r3, r0, #1
 80074f8:	d00a      	beq.n	8007510 <sbrk_aligned+0x34>
 80074fa:	1cc4      	adds	r4, r0, #3
 80074fc:	f024 0403 	bic.w	r4, r4, #3
 8007500:	42a0      	cmp	r0, r4
 8007502:	d007      	beq.n	8007514 <sbrk_aligned+0x38>
 8007504:	1a21      	subs	r1, r4, r0
 8007506:	4628      	mov	r0, r5
 8007508:	f000 f9d8 	bl	80078bc <_sbrk_r>
 800750c:	3001      	adds	r0, #1
 800750e:	d101      	bne.n	8007514 <sbrk_aligned+0x38>
 8007510:	f04f 34ff 	mov.w	r4, #4294967295
 8007514:	4620      	mov	r0, r4
 8007516:	bd70      	pop	{r4, r5, r6, pc}
 8007518:	20000b60 	.word	0x20000b60

0800751c <_malloc_r>:
 800751c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007520:	1ccd      	adds	r5, r1, #3
 8007522:	f025 0503 	bic.w	r5, r5, #3
 8007526:	3508      	adds	r5, #8
 8007528:	2d0c      	cmp	r5, #12
 800752a:	bf38      	it	cc
 800752c:	250c      	movcc	r5, #12
 800752e:	2d00      	cmp	r5, #0
 8007530:	4607      	mov	r7, r0
 8007532:	db01      	blt.n	8007538 <_malloc_r+0x1c>
 8007534:	42a9      	cmp	r1, r5
 8007536:	d905      	bls.n	8007544 <_malloc_r+0x28>
 8007538:	230c      	movs	r3, #12
 800753a:	603b      	str	r3, [r7, #0]
 800753c:	2600      	movs	r6, #0
 800753e:	4630      	mov	r0, r6
 8007540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007544:	4e2e      	ldr	r6, [pc, #184]	; (8007600 <_malloc_r+0xe4>)
 8007546:	f000 fa25 	bl	8007994 <__malloc_lock>
 800754a:	6833      	ldr	r3, [r6, #0]
 800754c:	461c      	mov	r4, r3
 800754e:	bb34      	cbnz	r4, 800759e <_malloc_r+0x82>
 8007550:	4629      	mov	r1, r5
 8007552:	4638      	mov	r0, r7
 8007554:	f7ff ffc2 	bl	80074dc <sbrk_aligned>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	4604      	mov	r4, r0
 800755c:	d14d      	bne.n	80075fa <_malloc_r+0xde>
 800755e:	6834      	ldr	r4, [r6, #0]
 8007560:	4626      	mov	r6, r4
 8007562:	2e00      	cmp	r6, #0
 8007564:	d140      	bne.n	80075e8 <_malloc_r+0xcc>
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	4631      	mov	r1, r6
 800756a:	4638      	mov	r0, r7
 800756c:	eb04 0803 	add.w	r8, r4, r3
 8007570:	f000 f9a4 	bl	80078bc <_sbrk_r>
 8007574:	4580      	cmp	r8, r0
 8007576:	d13a      	bne.n	80075ee <_malloc_r+0xd2>
 8007578:	6821      	ldr	r1, [r4, #0]
 800757a:	3503      	adds	r5, #3
 800757c:	1a6d      	subs	r5, r5, r1
 800757e:	f025 0503 	bic.w	r5, r5, #3
 8007582:	3508      	adds	r5, #8
 8007584:	2d0c      	cmp	r5, #12
 8007586:	bf38      	it	cc
 8007588:	250c      	movcc	r5, #12
 800758a:	4629      	mov	r1, r5
 800758c:	4638      	mov	r0, r7
 800758e:	f7ff ffa5 	bl	80074dc <sbrk_aligned>
 8007592:	3001      	adds	r0, #1
 8007594:	d02b      	beq.n	80075ee <_malloc_r+0xd2>
 8007596:	6823      	ldr	r3, [r4, #0]
 8007598:	442b      	add	r3, r5
 800759a:	6023      	str	r3, [r4, #0]
 800759c:	e00e      	b.n	80075bc <_malloc_r+0xa0>
 800759e:	6822      	ldr	r2, [r4, #0]
 80075a0:	1b52      	subs	r2, r2, r5
 80075a2:	d41e      	bmi.n	80075e2 <_malloc_r+0xc6>
 80075a4:	2a0b      	cmp	r2, #11
 80075a6:	d916      	bls.n	80075d6 <_malloc_r+0xba>
 80075a8:	1961      	adds	r1, r4, r5
 80075aa:	42a3      	cmp	r3, r4
 80075ac:	6025      	str	r5, [r4, #0]
 80075ae:	bf18      	it	ne
 80075b0:	6059      	strne	r1, [r3, #4]
 80075b2:	6863      	ldr	r3, [r4, #4]
 80075b4:	bf08      	it	eq
 80075b6:	6031      	streq	r1, [r6, #0]
 80075b8:	5162      	str	r2, [r4, r5]
 80075ba:	604b      	str	r3, [r1, #4]
 80075bc:	4638      	mov	r0, r7
 80075be:	f104 060b 	add.w	r6, r4, #11
 80075c2:	f000 f9ed 	bl	80079a0 <__malloc_unlock>
 80075c6:	f026 0607 	bic.w	r6, r6, #7
 80075ca:	1d23      	adds	r3, r4, #4
 80075cc:	1af2      	subs	r2, r6, r3
 80075ce:	d0b6      	beq.n	800753e <_malloc_r+0x22>
 80075d0:	1b9b      	subs	r3, r3, r6
 80075d2:	50a3      	str	r3, [r4, r2]
 80075d4:	e7b3      	b.n	800753e <_malloc_r+0x22>
 80075d6:	6862      	ldr	r2, [r4, #4]
 80075d8:	42a3      	cmp	r3, r4
 80075da:	bf0c      	ite	eq
 80075dc:	6032      	streq	r2, [r6, #0]
 80075de:	605a      	strne	r2, [r3, #4]
 80075e0:	e7ec      	b.n	80075bc <_malloc_r+0xa0>
 80075e2:	4623      	mov	r3, r4
 80075e4:	6864      	ldr	r4, [r4, #4]
 80075e6:	e7b2      	b.n	800754e <_malloc_r+0x32>
 80075e8:	4634      	mov	r4, r6
 80075ea:	6876      	ldr	r6, [r6, #4]
 80075ec:	e7b9      	b.n	8007562 <_malloc_r+0x46>
 80075ee:	230c      	movs	r3, #12
 80075f0:	603b      	str	r3, [r7, #0]
 80075f2:	4638      	mov	r0, r7
 80075f4:	f000 f9d4 	bl	80079a0 <__malloc_unlock>
 80075f8:	e7a1      	b.n	800753e <_malloc_r+0x22>
 80075fa:	6025      	str	r5, [r4, #0]
 80075fc:	e7de      	b.n	80075bc <_malloc_r+0xa0>
 80075fe:	bf00      	nop
 8007600:	20000b5c 	.word	0x20000b5c

08007604 <__ssputs_r>:
 8007604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007608:	688e      	ldr	r6, [r1, #8]
 800760a:	429e      	cmp	r6, r3
 800760c:	4682      	mov	sl, r0
 800760e:	460c      	mov	r4, r1
 8007610:	4690      	mov	r8, r2
 8007612:	461f      	mov	r7, r3
 8007614:	d838      	bhi.n	8007688 <__ssputs_r+0x84>
 8007616:	898a      	ldrh	r2, [r1, #12]
 8007618:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800761c:	d032      	beq.n	8007684 <__ssputs_r+0x80>
 800761e:	6825      	ldr	r5, [r4, #0]
 8007620:	6909      	ldr	r1, [r1, #16]
 8007622:	eba5 0901 	sub.w	r9, r5, r1
 8007626:	6965      	ldr	r5, [r4, #20]
 8007628:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800762c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007630:	3301      	adds	r3, #1
 8007632:	444b      	add	r3, r9
 8007634:	106d      	asrs	r5, r5, #1
 8007636:	429d      	cmp	r5, r3
 8007638:	bf38      	it	cc
 800763a:	461d      	movcc	r5, r3
 800763c:	0553      	lsls	r3, r2, #21
 800763e:	d531      	bpl.n	80076a4 <__ssputs_r+0xa0>
 8007640:	4629      	mov	r1, r5
 8007642:	f7ff ff6b 	bl	800751c <_malloc_r>
 8007646:	4606      	mov	r6, r0
 8007648:	b950      	cbnz	r0, 8007660 <__ssputs_r+0x5c>
 800764a:	230c      	movs	r3, #12
 800764c:	f8ca 3000 	str.w	r3, [sl]
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007656:	81a3      	strh	r3, [r4, #12]
 8007658:	f04f 30ff 	mov.w	r0, #4294967295
 800765c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007660:	6921      	ldr	r1, [r4, #16]
 8007662:	464a      	mov	r2, r9
 8007664:	f7ff fb46 	bl	8006cf4 <memcpy>
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800766e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007672:	81a3      	strh	r3, [r4, #12]
 8007674:	6126      	str	r6, [r4, #16]
 8007676:	6165      	str	r5, [r4, #20]
 8007678:	444e      	add	r6, r9
 800767a:	eba5 0509 	sub.w	r5, r5, r9
 800767e:	6026      	str	r6, [r4, #0]
 8007680:	60a5      	str	r5, [r4, #8]
 8007682:	463e      	mov	r6, r7
 8007684:	42be      	cmp	r6, r7
 8007686:	d900      	bls.n	800768a <__ssputs_r+0x86>
 8007688:	463e      	mov	r6, r7
 800768a:	6820      	ldr	r0, [r4, #0]
 800768c:	4632      	mov	r2, r6
 800768e:	4641      	mov	r1, r8
 8007690:	f000 f966 	bl	8007960 <memmove>
 8007694:	68a3      	ldr	r3, [r4, #8]
 8007696:	1b9b      	subs	r3, r3, r6
 8007698:	60a3      	str	r3, [r4, #8]
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	4433      	add	r3, r6
 800769e:	6023      	str	r3, [r4, #0]
 80076a0:	2000      	movs	r0, #0
 80076a2:	e7db      	b.n	800765c <__ssputs_r+0x58>
 80076a4:	462a      	mov	r2, r5
 80076a6:	f000 f981 	bl	80079ac <_realloc_r>
 80076aa:	4606      	mov	r6, r0
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d1e1      	bne.n	8007674 <__ssputs_r+0x70>
 80076b0:	6921      	ldr	r1, [r4, #16]
 80076b2:	4650      	mov	r0, sl
 80076b4:	f7ff fec6 	bl	8007444 <_free_r>
 80076b8:	e7c7      	b.n	800764a <__ssputs_r+0x46>
	...

080076bc <_svfiprintf_r>:
 80076bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c0:	4698      	mov	r8, r3
 80076c2:	898b      	ldrh	r3, [r1, #12]
 80076c4:	061b      	lsls	r3, r3, #24
 80076c6:	b09d      	sub	sp, #116	; 0x74
 80076c8:	4607      	mov	r7, r0
 80076ca:	460d      	mov	r5, r1
 80076cc:	4614      	mov	r4, r2
 80076ce:	d50e      	bpl.n	80076ee <_svfiprintf_r+0x32>
 80076d0:	690b      	ldr	r3, [r1, #16]
 80076d2:	b963      	cbnz	r3, 80076ee <_svfiprintf_r+0x32>
 80076d4:	2140      	movs	r1, #64	; 0x40
 80076d6:	f7ff ff21 	bl	800751c <_malloc_r>
 80076da:	6028      	str	r0, [r5, #0]
 80076dc:	6128      	str	r0, [r5, #16]
 80076de:	b920      	cbnz	r0, 80076ea <_svfiprintf_r+0x2e>
 80076e0:	230c      	movs	r3, #12
 80076e2:	603b      	str	r3, [r7, #0]
 80076e4:	f04f 30ff 	mov.w	r0, #4294967295
 80076e8:	e0d1      	b.n	800788e <_svfiprintf_r+0x1d2>
 80076ea:	2340      	movs	r3, #64	; 0x40
 80076ec:	616b      	str	r3, [r5, #20]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9309      	str	r3, [sp, #36]	; 0x24
 80076f2:	2320      	movs	r3, #32
 80076f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80076fc:	2330      	movs	r3, #48	; 0x30
 80076fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80078a8 <_svfiprintf_r+0x1ec>
 8007702:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007706:	f04f 0901 	mov.w	r9, #1
 800770a:	4623      	mov	r3, r4
 800770c:	469a      	mov	sl, r3
 800770e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007712:	b10a      	cbz	r2, 8007718 <_svfiprintf_r+0x5c>
 8007714:	2a25      	cmp	r2, #37	; 0x25
 8007716:	d1f9      	bne.n	800770c <_svfiprintf_r+0x50>
 8007718:	ebba 0b04 	subs.w	fp, sl, r4
 800771c:	d00b      	beq.n	8007736 <_svfiprintf_r+0x7a>
 800771e:	465b      	mov	r3, fp
 8007720:	4622      	mov	r2, r4
 8007722:	4629      	mov	r1, r5
 8007724:	4638      	mov	r0, r7
 8007726:	f7ff ff6d 	bl	8007604 <__ssputs_r>
 800772a:	3001      	adds	r0, #1
 800772c:	f000 80aa 	beq.w	8007884 <_svfiprintf_r+0x1c8>
 8007730:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007732:	445a      	add	r2, fp
 8007734:	9209      	str	r2, [sp, #36]	; 0x24
 8007736:	f89a 3000 	ldrb.w	r3, [sl]
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 80a2 	beq.w	8007884 <_svfiprintf_r+0x1c8>
 8007740:	2300      	movs	r3, #0
 8007742:	f04f 32ff 	mov.w	r2, #4294967295
 8007746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800774a:	f10a 0a01 	add.w	sl, sl, #1
 800774e:	9304      	str	r3, [sp, #16]
 8007750:	9307      	str	r3, [sp, #28]
 8007752:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007756:	931a      	str	r3, [sp, #104]	; 0x68
 8007758:	4654      	mov	r4, sl
 800775a:	2205      	movs	r2, #5
 800775c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007760:	4851      	ldr	r0, [pc, #324]	; (80078a8 <_svfiprintf_r+0x1ec>)
 8007762:	f7f8 fd5d 	bl	8000220 <memchr>
 8007766:	9a04      	ldr	r2, [sp, #16]
 8007768:	b9d8      	cbnz	r0, 80077a2 <_svfiprintf_r+0xe6>
 800776a:	06d0      	lsls	r0, r2, #27
 800776c:	bf44      	itt	mi
 800776e:	2320      	movmi	r3, #32
 8007770:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007774:	0711      	lsls	r1, r2, #28
 8007776:	bf44      	itt	mi
 8007778:	232b      	movmi	r3, #43	; 0x2b
 800777a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800777e:	f89a 3000 	ldrb.w	r3, [sl]
 8007782:	2b2a      	cmp	r3, #42	; 0x2a
 8007784:	d015      	beq.n	80077b2 <_svfiprintf_r+0xf6>
 8007786:	9a07      	ldr	r2, [sp, #28]
 8007788:	4654      	mov	r4, sl
 800778a:	2000      	movs	r0, #0
 800778c:	f04f 0c0a 	mov.w	ip, #10
 8007790:	4621      	mov	r1, r4
 8007792:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007796:	3b30      	subs	r3, #48	; 0x30
 8007798:	2b09      	cmp	r3, #9
 800779a:	d94e      	bls.n	800783a <_svfiprintf_r+0x17e>
 800779c:	b1b0      	cbz	r0, 80077cc <_svfiprintf_r+0x110>
 800779e:	9207      	str	r2, [sp, #28]
 80077a0:	e014      	b.n	80077cc <_svfiprintf_r+0x110>
 80077a2:	eba0 0308 	sub.w	r3, r0, r8
 80077a6:	fa09 f303 	lsl.w	r3, r9, r3
 80077aa:	4313      	orrs	r3, r2
 80077ac:	9304      	str	r3, [sp, #16]
 80077ae:	46a2      	mov	sl, r4
 80077b0:	e7d2      	b.n	8007758 <_svfiprintf_r+0x9c>
 80077b2:	9b03      	ldr	r3, [sp, #12]
 80077b4:	1d19      	adds	r1, r3, #4
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	9103      	str	r1, [sp, #12]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	bfbb      	ittet	lt
 80077be:	425b      	neglt	r3, r3
 80077c0:	f042 0202 	orrlt.w	r2, r2, #2
 80077c4:	9307      	strge	r3, [sp, #28]
 80077c6:	9307      	strlt	r3, [sp, #28]
 80077c8:	bfb8      	it	lt
 80077ca:	9204      	strlt	r2, [sp, #16]
 80077cc:	7823      	ldrb	r3, [r4, #0]
 80077ce:	2b2e      	cmp	r3, #46	; 0x2e
 80077d0:	d10c      	bne.n	80077ec <_svfiprintf_r+0x130>
 80077d2:	7863      	ldrb	r3, [r4, #1]
 80077d4:	2b2a      	cmp	r3, #42	; 0x2a
 80077d6:	d135      	bne.n	8007844 <_svfiprintf_r+0x188>
 80077d8:	9b03      	ldr	r3, [sp, #12]
 80077da:	1d1a      	adds	r2, r3, #4
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	9203      	str	r2, [sp, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	bfb8      	it	lt
 80077e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80077e8:	3402      	adds	r4, #2
 80077ea:	9305      	str	r3, [sp, #20]
 80077ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80078b8 <_svfiprintf_r+0x1fc>
 80077f0:	7821      	ldrb	r1, [r4, #0]
 80077f2:	2203      	movs	r2, #3
 80077f4:	4650      	mov	r0, sl
 80077f6:	f7f8 fd13 	bl	8000220 <memchr>
 80077fa:	b140      	cbz	r0, 800780e <_svfiprintf_r+0x152>
 80077fc:	2340      	movs	r3, #64	; 0x40
 80077fe:	eba0 000a 	sub.w	r0, r0, sl
 8007802:	fa03 f000 	lsl.w	r0, r3, r0
 8007806:	9b04      	ldr	r3, [sp, #16]
 8007808:	4303      	orrs	r3, r0
 800780a:	3401      	adds	r4, #1
 800780c:	9304      	str	r3, [sp, #16]
 800780e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007812:	4826      	ldr	r0, [pc, #152]	; (80078ac <_svfiprintf_r+0x1f0>)
 8007814:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007818:	2206      	movs	r2, #6
 800781a:	f7f8 fd01 	bl	8000220 <memchr>
 800781e:	2800      	cmp	r0, #0
 8007820:	d038      	beq.n	8007894 <_svfiprintf_r+0x1d8>
 8007822:	4b23      	ldr	r3, [pc, #140]	; (80078b0 <_svfiprintf_r+0x1f4>)
 8007824:	bb1b      	cbnz	r3, 800786e <_svfiprintf_r+0x1b2>
 8007826:	9b03      	ldr	r3, [sp, #12]
 8007828:	3307      	adds	r3, #7
 800782a:	f023 0307 	bic.w	r3, r3, #7
 800782e:	3308      	adds	r3, #8
 8007830:	9303      	str	r3, [sp, #12]
 8007832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007834:	4433      	add	r3, r6
 8007836:	9309      	str	r3, [sp, #36]	; 0x24
 8007838:	e767      	b.n	800770a <_svfiprintf_r+0x4e>
 800783a:	fb0c 3202 	mla	r2, ip, r2, r3
 800783e:	460c      	mov	r4, r1
 8007840:	2001      	movs	r0, #1
 8007842:	e7a5      	b.n	8007790 <_svfiprintf_r+0xd4>
 8007844:	2300      	movs	r3, #0
 8007846:	3401      	adds	r4, #1
 8007848:	9305      	str	r3, [sp, #20]
 800784a:	4619      	mov	r1, r3
 800784c:	f04f 0c0a 	mov.w	ip, #10
 8007850:	4620      	mov	r0, r4
 8007852:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007856:	3a30      	subs	r2, #48	; 0x30
 8007858:	2a09      	cmp	r2, #9
 800785a:	d903      	bls.n	8007864 <_svfiprintf_r+0x1a8>
 800785c:	2b00      	cmp	r3, #0
 800785e:	d0c5      	beq.n	80077ec <_svfiprintf_r+0x130>
 8007860:	9105      	str	r1, [sp, #20]
 8007862:	e7c3      	b.n	80077ec <_svfiprintf_r+0x130>
 8007864:	fb0c 2101 	mla	r1, ip, r1, r2
 8007868:	4604      	mov	r4, r0
 800786a:	2301      	movs	r3, #1
 800786c:	e7f0      	b.n	8007850 <_svfiprintf_r+0x194>
 800786e:	ab03      	add	r3, sp, #12
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	462a      	mov	r2, r5
 8007874:	4b0f      	ldr	r3, [pc, #60]	; (80078b4 <_svfiprintf_r+0x1f8>)
 8007876:	a904      	add	r1, sp, #16
 8007878:	4638      	mov	r0, r7
 800787a:	f7fd ffa5 	bl	80057c8 <_printf_float>
 800787e:	1c42      	adds	r2, r0, #1
 8007880:	4606      	mov	r6, r0
 8007882:	d1d6      	bne.n	8007832 <_svfiprintf_r+0x176>
 8007884:	89ab      	ldrh	r3, [r5, #12]
 8007886:	065b      	lsls	r3, r3, #25
 8007888:	f53f af2c 	bmi.w	80076e4 <_svfiprintf_r+0x28>
 800788c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800788e:	b01d      	add	sp, #116	; 0x74
 8007890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007894:	ab03      	add	r3, sp, #12
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	462a      	mov	r2, r5
 800789a:	4b06      	ldr	r3, [pc, #24]	; (80078b4 <_svfiprintf_r+0x1f8>)
 800789c:	a904      	add	r1, sp, #16
 800789e:	4638      	mov	r0, r7
 80078a0:	f7fe fa36 	bl	8005d10 <_printf_i>
 80078a4:	e7eb      	b.n	800787e <_svfiprintf_r+0x1c2>
 80078a6:	bf00      	nop
 80078a8:	080091cc 	.word	0x080091cc
 80078ac:	080091d6 	.word	0x080091d6
 80078b0:	080057c9 	.word	0x080057c9
 80078b4:	08007605 	.word	0x08007605
 80078b8:	080091d2 	.word	0x080091d2

080078bc <_sbrk_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d06      	ldr	r5, [pc, #24]	; (80078d8 <_sbrk_r+0x1c>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	602b      	str	r3, [r5, #0]
 80078c8:	f7fa f974 	bl	8001bb4 <_sbrk>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_sbrk_r+0x1a>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_sbrk_r+0x1a>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	20000b64 	.word	0x20000b64

080078dc <__assert_func>:
 80078dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078de:	4614      	mov	r4, r2
 80078e0:	461a      	mov	r2, r3
 80078e2:	4b09      	ldr	r3, [pc, #36]	; (8007908 <__assert_func+0x2c>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4605      	mov	r5, r0
 80078e8:	68d8      	ldr	r0, [r3, #12]
 80078ea:	b14c      	cbz	r4, 8007900 <__assert_func+0x24>
 80078ec:	4b07      	ldr	r3, [pc, #28]	; (800790c <__assert_func+0x30>)
 80078ee:	9100      	str	r1, [sp, #0]
 80078f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078f4:	4906      	ldr	r1, [pc, #24]	; (8007910 <__assert_func+0x34>)
 80078f6:	462b      	mov	r3, r5
 80078f8:	f000 f80e 	bl	8007918 <fiprintf>
 80078fc:	f000 faac 	bl	8007e58 <abort>
 8007900:	4b04      	ldr	r3, [pc, #16]	; (8007914 <__assert_func+0x38>)
 8007902:	461c      	mov	r4, r3
 8007904:	e7f3      	b.n	80078ee <__assert_func+0x12>
 8007906:	bf00      	nop
 8007908:	20000014 	.word	0x20000014
 800790c:	080091dd 	.word	0x080091dd
 8007910:	080091ea 	.word	0x080091ea
 8007914:	08009218 	.word	0x08009218

08007918 <fiprintf>:
 8007918:	b40e      	push	{r1, r2, r3}
 800791a:	b503      	push	{r0, r1, lr}
 800791c:	4601      	mov	r1, r0
 800791e:	ab03      	add	r3, sp, #12
 8007920:	4805      	ldr	r0, [pc, #20]	; (8007938 <fiprintf+0x20>)
 8007922:	f853 2b04 	ldr.w	r2, [r3], #4
 8007926:	6800      	ldr	r0, [r0, #0]
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	f000 f897 	bl	8007a5c <_vfiprintf_r>
 800792e:	b002      	add	sp, #8
 8007930:	f85d eb04 	ldr.w	lr, [sp], #4
 8007934:	b003      	add	sp, #12
 8007936:	4770      	bx	lr
 8007938:	20000014 	.word	0x20000014

0800793c <__ascii_mbtowc>:
 800793c:	b082      	sub	sp, #8
 800793e:	b901      	cbnz	r1, 8007942 <__ascii_mbtowc+0x6>
 8007940:	a901      	add	r1, sp, #4
 8007942:	b142      	cbz	r2, 8007956 <__ascii_mbtowc+0x1a>
 8007944:	b14b      	cbz	r3, 800795a <__ascii_mbtowc+0x1e>
 8007946:	7813      	ldrb	r3, [r2, #0]
 8007948:	600b      	str	r3, [r1, #0]
 800794a:	7812      	ldrb	r2, [r2, #0]
 800794c:	1e10      	subs	r0, r2, #0
 800794e:	bf18      	it	ne
 8007950:	2001      	movne	r0, #1
 8007952:	b002      	add	sp, #8
 8007954:	4770      	bx	lr
 8007956:	4610      	mov	r0, r2
 8007958:	e7fb      	b.n	8007952 <__ascii_mbtowc+0x16>
 800795a:	f06f 0001 	mvn.w	r0, #1
 800795e:	e7f8      	b.n	8007952 <__ascii_mbtowc+0x16>

08007960 <memmove>:
 8007960:	4288      	cmp	r0, r1
 8007962:	b510      	push	{r4, lr}
 8007964:	eb01 0402 	add.w	r4, r1, r2
 8007968:	d902      	bls.n	8007970 <memmove+0x10>
 800796a:	4284      	cmp	r4, r0
 800796c:	4623      	mov	r3, r4
 800796e:	d807      	bhi.n	8007980 <memmove+0x20>
 8007970:	1e43      	subs	r3, r0, #1
 8007972:	42a1      	cmp	r1, r4
 8007974:	d008      	beq.n	8007988 <memmove+0x28>
 8007976:	f811 2b01 	ldrb.w	r2, [r1], #1
 800797a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800797e:	e7f8      	b.n	8007972 <memmove+0x12>
 8007980:	4402      	add	r2, r0
 8007982:	4601      	mov	r1, r0
 8007984:	428a      	cmp	r2, r1
 8007986:	d100      	bne.n	800798a <memmove+0x2a>
 8007988:	bd10      	pop	{r4, pc}
 800798a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800798e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007992:	e7f7      	b.n	8007984 <memmove+0x24>

08007994 <__malloc_lock>:
 8007994:	4801      	ldr	r0, [pc, #4]	; (800799c <__malloc_lock+0x8>)
 8007996:	f000 bc1f 	b.w	80081d8 <__retarget_lock_acquire_recursive>
 800799a:	bf00      	nop
 800799c:	20000b68 	.word	0x20000b68

080079a0 <__malloc_unlock>:
 80079a0:	4801      	ldr	r0, [pc, #4]	; (80079a8 <__malloc_unlock+0x8>)
 80079a2:	f000 bc1a 	b.w	80081da <__retarget_lock_release_recursive>
 80079a6:	bf00      	nop
 80079a8:	20000b68 	.word	0x20000b68

080079ac <_realloc_r>:
 80079ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b0:	4680      	mov	r8, r0
 80079b2:	4614      	mov	r4, r2
 80079b4:	460e      	mov	r6, r1
 80079b6:	b921      	cbnz	r1, 80079c2 <_realloc_r+0x16>
 80079b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079bc:	4611      	mov	r1, r2
 80079be:	f7ff bdad 	b.w	800751c <_malloc_r>
 80079c2:	b92a      	cbnz	r2, 80079d0 <_realloc_r+0x24>
 80079c4:	f7ff fd3e 	bl	8007444 <_free_r>
 80079c8:	4625      	mov	r5, r4
 80079ca:	4628      	mov	r0, r5
 80079cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d0:	f000 fc6a 	bl	80082a8 <_malloc_usable_size_r>
 80079d4:	4284      	cmp	r4, r0
 80079d6:	4607      	mov	r7, r0
 80079d8:	d802      	bhi.n	80079e0 <_realloc_r+0x34>
 80079da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80079de:	d812      	bhi.n	8007a06 <_realloc_r+0x5a>
 80079e0:	4621      	mov	r1, r4
 80079e2:	4640      	mov	r0, r8
 80079e4:	f7ff fd9a 	bl	800751c <_malloc_r>
 80079e8:	4605      	mov	r5, r0
 80079ea:	2800      	cmp	r0, #0
 80079ec:	d0ed      	beq.n	80079ca <_realloc_r+0x1e>
 80079ee:	42bc      	cmp	r4, r7
 80079f0:	4622      	mov	r2, r4
 80079f2:	4631      	mov	r1, r6
 80079f4:	bf28      	it	cs
 80079f6:	463a      	movcs	r2, r7
 80079f8:	f7ff f97c 	bl	8006cf4 <memcpy>
 80079fc:	4631      	mov	r1, r6
 80079fe:	4640      	mov	r0, r8
 8007a00:	f7ff fd20 	bl	8007444 <_free_r>
 8007a04:	e7e1      	b.n	80079ca <_realloc_r+0x1e>
 8007a06:	4635      	mov	r5, r6
 8007a08:	e7df      	b.n	80079ca <_realloc_r+0x1e>

08007a0a <__sfputc_r>:
 8007a0a:	6893      	ldr	r3, [r2, #8]
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	b410      	push	{r4}
 8007a12:	6093      	str	r3, [r2, #8]
 8007a14:	da08      	bge.n	8007a28 <__sfputc_r+0x1e>
 8007a16:	6994      	ldr	r4, [r2, #24]
 8007a18:	42a3      	cmp	r3, r4
 8007a1a:	db01      	blt.n	8007a20 <__sfputc_r+0x16>
 8007a1c:	290a      	cmp	r1, #10
 8007a1e:	d103      	bne.n	8007a28 <__sfputc_r+0x1e>
 8007a20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a24:	f000 b94a 	b.w	8007cbc <__swbuf_r>
 8007a28:	6813      	ldr	r3, [r2, #0]
 8007a2a:	1c58      	adds	r0, r3, #1
 8007a2c:	6010      	str	r0, [r2, #0]
 8007a2e:	7019      	strb	r1, [r3, #0]
 8007a30:	4608      	mov	r0, r1
 8007a32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <__sfputs_r>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	4606      	mov	r6, r0
 8007a3c:	460f      	mov	r7, r1
 8007a3e:	4614      	mov	r4, r2
 8007a40:	18d5      	adds	r5, r2, r3
 8007a42:	42ac      	cmp	r4, r5
 8007a44:	d101      	bne.n	8007a4a <__sfputs_r+0x12>
 8007a46:	2000      	movs	r0, #0
 8007a48:	e007      	b.n	8007a5a <__sfputs_r+0x22>
 8007a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a4e:	463a      	mov	r2, r7
 8007a50:	4630      	mov	r0, r6
 8007a52:	f7ff ffda 	bl	8007a0a <__sfputc_r>
 8007a56:	1c43      	adds	r3, r0, #1
 8007a58:	d1f3      	bne.n	8007a42 <__sfputs_r+0xa>
 8007a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a5c <_vfiprintf_r>:
 8007a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a60:	460d      	mov	r5, r1
 8007a62:	b09d      	sub	sp, #116	; 0x74
 8007a64:	4614      	mov	r4, r2
 8007a66:	4698      	mov	r8, r3
 8007a68:	4606      	mov	r6, r0
 8007a6a:	b118      	cbz	r0, 8007a74 <_vfiprintf_r+0x18>
 8007a6c:	6983      	ldr	r3, [r0, #24]
 8007a6e:	b90b      	cbnz	r3, 8007a74 <_vfiprintf_r+0x18>
 8007a70:	f000 fb14 	bl	800809c <__sinit>
 8007a74:	4b89      	ldr	r3, [pc, #548]	; (8007c9c <_vfiprintf_r+0x240>)
 8007a76:	429d      	cmp	r5, r3
 8007a78:	d11b      	bne.n	8007ab2 <_vfiprintf_r+0x56>
 8007a7a:	6875      	ldr	r5, [r6, #4]
 8007a7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a7e:	07d9      	lsls	r1, r3, #31
 8007a80:	d405      	bmi.n	8007a8e <_vfiprintf_r+0x32>
 8007a82:	89ab      	ldrh	r3, [r5, #12]
 8007a84:	059a      	lsls	r2, r3, #22
 8007a86:	d402      	bmi.n	8007a8e <_vfiprintf_r+0x32>
 8007a88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a8a:	f000 fba5 	bl	80081d8 <__retarget_lock_acquire_recursive>
 8007a8e:	89ab      	ldrh	r3, [r5, #12]
 8007a90:	071b      	lsls	r3, r3, #28
 8007a92:	d501      	bpl.n	8007a98 <_vfiprintf_r+0x3c>
 8007a94:	692b      	ldr	r3, [r5, #16]
 8007a96:	b9eb      	cbnz	r3, 8007ad4 <_vfiprintf_r+0x78>
 8007a98:	4629      	mov	r1, r5
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	f000 f96e 	bl	8007d7c <__swsetup_r>
 8007aa0:	b1c0      	cbz	r0, 8007ad4 <_vfiprintf_r+0x78>
 8007aa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aa4:	07dc      	lsls	r4, r3, #31
 8007aa6:	d50e      	bpl.n	8007ac6 <_vfiprintf_r+0x6a>
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	b01d      	add	sp, #116	; 0x74
 8007aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab2:	4b7b      	ldr	r3, [pc, #492]	; (8007ca0 <_vfiprintf_r+0x244>)
 8007ab4:	429d      	cmp	r5, r3
 8007ab6:	d101      	bne.n	8007abc <_vfiprintf_r+0x60>
 8007ab8:	68b5      	ldr	r5, [r6, #8]
 8007aba:	e7df      	b.n	8007a7c <_vfiprintf_r+0x20>
 8007abc:	4b79      	ldr	r3, [pc, #484]	; (8007ca4 <_vfiprintf_r+0x248>)
 8007abe:	429d      	cmp	r5, r3
 8007ac0:	bf08      	it	eq
 8007ac2:	68f5      	ldreq	r5, [r6, #12]
 8007ac4:	e7da      	b.n	8007a7c <_vfiprintf_r+0x20>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	0598      	lsls	r0, r3, #22
 8007aca:	d4ed      	bmi.n	8007aa8 <_vfiprintf_r+0x4c>
 8007acc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ace:	f000 fb84 	bl	80081da <__retarget_lock_release_recursive>
 8007ad2:	e7e9      	b.n	8007aa8 <_vfiprintf_r+0x4c>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ad8:	2320      	movs	r3, #32
 8007ada:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ae2:	2330      	movs	r3, #48	; 0x30
 8007ae4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ca8 <_vfiprintf_r+0x24c>
 8007ae8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aec:	f04f 0901 	mov.w	r9, #1
 8007af0:	4623      	mov	r3, r4
 8007af2:	469a      	mov	sl, r3
 8007af4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007af8:	b10a      	cbz	r2, 8007afe <_vfiprintf_r+0xa2>
 8007afa:	2a25      	cmp	r2, #37	; 0x25
 8007afc:	d1f9      	bne.n	8007af2 <_vfiprintf_r+0x96>
 8007afe:	ebba 0b04 	subs.w	fp, sl, r4
 8007b02:	d00b      	beq.n	8007b1c <_vfiprintf_r+0xc0>
 8007b04:	465b      	mov	r3, fp
 8007b06:	4622      	mov	r2, r4
 8007b08:	4629      	mov	r1, r5
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f7ff ff94 	bl	8007a38 <__sfputs_r>
 8007b10:	3001      	adds	r0, #1
 8007b12:	f000 80aa 	beq.w	8007c6a <_vfiprintf_r+0x20e>
 8007b16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b18:	445a      	add	r2, fp
 8007b1a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b1c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f000 80a2 	beq.w	8007c6a <_vfiprintf_r+0x20e>
 8007b26:	2300      	movs	r3, #0
 8007b28:	f04f 32ff 	mov.w	r2, #4294967295
 8007b2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b30:	f10a 0a01 	add.w	sl, sl, #1
 8007b34:	9304      	str	r3, [sp, #16]
 8007b36:	9307      	str	r3, [sp, #28]
 8007b38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b3c:	931a      	str	r3, [sp, #104]	; 0x68
 8007b3e:	4654      	mov	r4, sl
 8007b40:	2205      	movs	r2, #5
 8007b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b46:	4858      	ldr	r0, [pc, #352]	; (8007ca8 <_vfiprintf_r+0x24c>)
 8007b48:	f7f8 fb6a 	bl	8000220 <memchr>
 8007b4c:	9a04      	ldr	r2, [sp, #16]
 8007b4e:	b9d8      	cbnz	r0, 8007b88 <_vfiprintf_r+0x12c>
 8007b50:	06d1      	lsls	r1, r2, #27
 8007b52:	bf44      	itt	mi
 8007b54:	2320      	movmi	r3, #32
 8007b56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b5a:	0713      	lsls	r3, r2, #28
 8007b5c:	bf44      	itt	mi
 8007b5e:	232b      	movmi	r3, #43	; 0x2b
 8007b60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b64:	f89a 3000 	ldrb.w	r3, [sl]
 8007b68:	2b2a      	cmp	r3, #42	; 0x2a
 8007b6a:	d015      	beq.n	8007b98 <_vfiprintf_r+0x13c>
 8007b6c:	9a07      	ldr	r2, [sp, #28]
 8007b6e:	4654      	mov	r4, sl
 8007b70:	2000      	movs	r0, #0
 8007b72:	f04f 0c0a 	mov.w	ip, #10
 8007b76:	4621      	mov	r1, r4
 8007b78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b7c:	3b30      	subs	r3, #48	; 0x30
 8007b7e:	2b09      	cmp	r3, #9
 8007b80:	d94e      	bls.n	8007c20 <_vfiprintf_r+0x1c4>
 8007b82:	b1b0      	cbz	r0, 8007bb2 <_vfiprintf_r+0x156>
 8007b84:	9207      	str	r2, [sp, #28]
 8007b86:	e014      	b.n	8007bb2 <_vfiprintf_r+0x156>
 8007b88:	eba0 0308 	sub.w	r3, r0, r8
 8007b8c:	fa09 f303 	lsl.w	r3, r9, r3
 8007b90:	4313      	orrs	r3, r2
 8007b92:	9304      	str	r3, [sp, #16]
 8007b94:	46a2      	mov	sl, r4
 8007b96:	e7d2      	b.n	8007b3e <_vfiprintf_r+0xe2>
 8007b98:	9b03      	ldr	r3, [sp, #12]
 8007b9a:	1d19      	adds	r1, r3, #4
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	9103      	str	r1, [sp, #12]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	bfbb      	ittet	lt
 8007ba4:	425b      	neglt	r3, r3
 8007ba6:	f042 0202 	orrlt.w	r2, r2, #2
 8007baa:	9307      	strge	r3, [sp, #28]
 8007bac:	9307      	strlt	r3, [sp, #28]
 8007bae:	bfb8      	it	lt
 8007bb0:	9204      	strlt	r2, [sp, #16]
 8007bb2:	7823      	ldrb	r3, [r4, #0]
 8007bb4:	2b2e      	cmp	r3, #46	; 0x2e
 8007bb6:	d10c      	bne.n	8007bd2 <_vfiprintf_r+0x176>
 8007bb8:	7863      	ldrb	r3, [r4, #1]
 8007bba:	2b2a      	cmp	r3, #42	; 0x2a
 8007bbc:	d135      	bne.n	8007c2a <_vfiprintf_r+0x1ce>
 8007bbe:	9b03      	ldr	r3, [sp, #12]
 8007bc0:	1d1a      	adds	r2, r3, #4
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	9203      	str	r2, [sp, #12]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	bfb8      	it	lt
 8007bca:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bce:	3402      	adds	r4, #2
 8007bd0:	9305      	str	r3, [sp, #20]
 8007bd2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007cb8 <_vfiprintf_r+0x25c>
 8007bd6:	7821      	ldrb	r1, [r4, #0]
 8007bd8:	2203      	movs	r2, #3
 8007bda:	4650      	mov	r0, sl
 8007bdc:	f7f8 fb20 	bl	8000220 <memchr>
 8007be0:	b140      	cbz	r0, 8007bf4 <_vfiprintf_r+0x198>
 8007be2:	2340      	movs	r3, #64	; 0x40
 8007be4:	eba0 000a 	sub.w	r0, r0, sl
 8007be8:	fa03 f000 	lsl.w	r0, r3, r0
 8007bec:	9b04      	ldr	r3, [sp, #16]
 8007bee:	4303      	orrs	r3, r0
 8007bf0:	3401      	adds	r4, #1
 8007bf2:	9304      	str	r3, [sp, #16]
 8007bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf8:	482c      	ldr	r0, [pc, #176]	; (8007cac <_vfiprintf_r+0x250>)
 8007bfa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bfe:	2206      	movs	r2, #6
 8007c00:	f7f8 fb0e 	bl	8000220 <memchr>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	d03f      	beq.n	8007c88 <_vfiprintf_r+0x22c>
 8007c08:	4b29      	ldr	r3, [pc, #164]	; (8007cb0 <_vfiprintf_r+0x254>)
 8007c0a:	bb1b      	cbnz	r3, 8007c54 <_vfiprintf_r+0x1f8>
 8007c0c:	9b03      	ldr	r3, [sp, #12]
 8007c0e:	3307      	adds	r3, #7
 8007c10:	f023 0307 	bic.w	r3, r3, #7
 8007c14:	3308      	adds	r3, #8
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c1a:	443b      	add	r3, r7
 8007c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c1e:	e767      	b.n	8007af0 <_vfiprintf_r+0x94>
 8007c20:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c24:	460c      	mov	r4, r1
 8007c26:	2001      	movs	r0, #1
 8007c28:	e7a5      	b.n	8007b76 <_vfiprintf_r+0x11a>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	3401      	adds	r4, #1
 8007c2e:	9305      	str	r3, [sp, #20]
 8007c30:	4619      	mov	r1, r3
 8007c32:	f04f 0c0a 	mov.w	ip, #10
 8007c36:	4620      	mov	r0, r4
 8007c38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c3c:	3a30      	subs	r2, #48	; 0x30
 8007c3e:	2a09      	cmp	r2, #9
 8007c40:	d903      	bls.n	8007c4a <_vfiprintf_r+0x1ee>
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d0c5      	beq.n	8007bd2 <_vfiprintf_r+0x176>
 8007c46:	9105      	str	r1, [sp, #20]
 8007c48:	e7c3      	b.n	8007bd2 <_vfiprintf_r+0x176>
 8007c4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c4e:	4604      	mov	r4, r0
 8007c50:	2301      	movs	r3, #1
 8007c52:	e7f0      	b.n	8007c36 <_vfiprintf_r+0x1da>
 8007c54:	ab03      	add	r3, sp, #12
 8007c56:	9300      	str	r3, [sp, #0]
 8007c58:	462a      	mov	r2, r5
 8007c5a:	4b16      	ldr	r3, [pc, #88]	; (8007cb4 <_vfiprintf_r+0x258>)
 8007c5c:	a904      	add	r1, sp, #16
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f7fd fdb2 	bl	80057c8 <_printf_float>
 8007c64:	4607      	mov	r7, r0
 8007c66:	1c78      	adds	r0, r7, #1
 8007c68:	d1d6      	bne.n	8007c18 <_vfiprintf_r+0x1bc>
 8007c6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c6c:	07d9      	lsls	r1, r3, #31
 8007c6e:	d405      	bmi.n	8007c7c <_vfiprintf_r+0x220>
 8007c70:	89ab      	ldrh	r3, [r5, #12]
 8007c72:	059a      	lsls	r2, r3, #22
 8007c74:	d402      	bmi.n	8007c7c <_vfiprintf_r+0x220>
 8007c76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c78:	f000 faaf 	bl	80081da <__retarget_lock_release_recursive>
 8007c7c:	89ab      	ldrh	r3, [r5, #12]
 8007c7e:	065b      	lsls	r3, r3, #25
 8007c80:	f53f af12 	bmi.w	8007aa8 <_vfiprintf_r+0x4c>
 8007c84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c86:	e711      	b.n	8007aac <_vfiprintf_r+0x50>
 8007c88:	ab03      	add	r3, sp, #12
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	462a      	mov	r2, r5
 8007c8e:	4b09      	ldr	r3, [pc, #36]	; (8007cb4 <_vfiprintf_r+0x258>)
 8007c90:	a904      	add	r1, sp, #16
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7fe f83c 	bl	8005d10 <_printf_i>
 8007c98:	e7e4      	b.n	8007c64 <_vfiprintf_r+0x208>
 8007c9a:	bf00      	nop
 8007c9c:	08009344 	.word	0x08009344
 8007ca0:	08009364 	.word	0x08009364
 8007ca4:	08009324 	.word	0x08009324
 8007ca8:	080091cc 	.word	0x080091cc
 8007cac:	080091d6 	.word	0x080091d6
 8007cb0:	080057c9 	.word	0x080057c9
 8007cb4:	08007a39 	.word	0x08007a39
 8007cb8:	080091d2 	.word	0x080091d2

08007cbc <__swbuf_r>:
 8007cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cbe:	460e      	mov	r6, r1
 8007cc0:	4614      	mov	r4, r2
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	b118      	cbz	r0, 8007cce <__swbuf_r+0x12>
 8007cc6:	6983      	ldr	r3, [r0, #24]
 8007cc8:	b90b      	cbnz	r3, 8007cce <__swbuf_r+0x12>
 8007cca:	f000 f9e7 	bl	800809c <__sinit>
 8007cce:	4b21      	ldr	r3, [pc, #132]	; (8007d54 <__swbuf_r+0x98>)
 8007cd0:	429c      	cmp	r4, r3
 8007cd2:	d12b      	bne.n	8007d2c <__swbuf_r+0x70>
 8007cd4:	686c      	ldr	r4, [r5, #4]
 8007cd6:	69a3      	ldr	r3, [r4, #24]
 8007cd8:	60a3      	str	r3, [r4, #8]
 8007cda:	89a3      	ldrh	r3, [r4, #12]
 8007cdc:	071a      	lsls	r2, r3, #28
 8007cde:	d52f      	bpl.n	8007d40 <__swbuf_r+0x84>
 8007ce0:	6923      	ldr	r3, [r4, #16]
 8007ce2:	b36b      	cbz	r3, 8007d40 <__swbuf_r+0x84>
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	6820      	ldr	r0, [r4, #0]
 8007ce8:	1ac0      	subs	r0, r0, r3
 8007cea:	6963      	ldr	r3, [r4, #20]
 8007cec:	b2f6      	uxtb	r6, r6
 8007cee:	4283      	cmp	r3, r0
 8007cf0:	4637      	mov	r7, r6
 8007cf2:	dc04      	bgt.n	8007cfe <__swbuf_r+0x42>
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	f000 f93c 	bl	8007f74 <_fflush_r>
 8007cfc:	bb30      	cbnz	r0, 8007d4c <__swbuf_r+0x90>
 8007cfe:	68a3      	ldr	r3, [r4, #8]
 8007d00:	3b01      	subs	r3, #1
 8007d02:	60a3      	str	r3, [r4, #8]
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	6022      	str	r2, [r4, #0]
 8007d0a:	701e      	strb	r6, [r3, #0]
 8007d0c:	6963      	ldr	r3, [r4, #20]
 8007d0e:	3001      	adds	r0, #1
 8007d10:	4283      	cmp	r3, r0
 8007d12:	d004      	beq.n	8007d1e <__swbuf_r+0x62>
 8007d14:	89a3      	ldrh	r3, [r4, #12]
 8007d16:	07db      	lsls	r3, r3, #31
 8007d18:	d506      	bpl.n	8007d28 <__swbuf_r+0x6c>
 8007d1a:	2e0a      	cmp	r6, #10
 8007d1c:	d104      	bne.n	8007d28 <__swbuf_r+0x6c>
 8007d1e:	4621      	mov	r1, r4
 8007d20:	4628      	mov	r0, r5
 8007d22:	f000 f927 	bl	8007f74 <_fflush_r>
 8007d26:	b988      	cbnz	r0, 8007d4c <__swbuf_r+0x90>
 8007d28:	4638      	mov	r0, r7
 8007d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	; (8007d58 <__swbuf_r+0x9c>)
 8007d2e:	429c      	cmp	r4, r3
 8007d30:	d101      	bne.n	8007d36 <__swbuf_r+0x7a>
 8007d32:	68ac      	ldr	r4, [r5, #8]
 8007d34:	e7cf      	b.n	8007cd6 <__swbuf_r+0x1a>
 8007d36:	4b09      	ldr	r3, [pc, #36]	; (8007d5c <__swbuf_r+0xa0>)
 8007d38:	429c      	cmp	r4, r3
 8007d3a:	bf08      	it	eq
 8007d3c:	68ec      	ldreq	r4, [r5, #12]
 8007d3e:	e7ca      	b.n	8007cd6 <__swbuf_r+0x1a>
 8007d40:	4621      	mov	r1, r4
 8007d42:	4628      	mov	r0, r5
 8007d44:	f000 f81a 	bl	8007d7c <__swsetup_r>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	d0cb      	beq.n	8007ce4 <__swbuf_r+0x28>
 8007d4c:	f04f 37ff 	mov.w	r7, #4294967295
 8007d50:	e7ea      	b.n	8007d28 <__swbuf_r+0x6c>
 8007d52:	bf00      	nop
 8007d54:	08009344 	.word	0x08009344
 8007d58:	08009364 	.word	0x08009364
 8007d5c:	08009324 	.word	0x08009324

08007d60 <__ascii_wctomb>:
 8007d60:	b149      	cbz	r1, 8007d76 <__ascii_wctomb+0x16>
 8007d62:	2aff      	cmp	r2, #255	; 0xff
 8007d64:	bf85      	ittet	hi
 8007d66:	238a      	movhi	r3, #138	; 0x8a
 8007d68:	6003      	strhi	r3, [r0, #0]
 8007d6a:	700a      	strbls	r2, [r1, #0]
 8007d6c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d70:	bf98      	it	ls
 8007d72:	2001      	movls	r0, #1
 8007d74:	4770      	bx	lr
 8007d76:	4608      	mov	r0, r1
 8007d78:	4770      	bx	lr
	...

08007d7c <__swsetup_r>:
 8007d7c:	4b32      	ldr	r3, [pc, #200]	; (8007e48 <__swsetup_r+0xcc>)
 8007d7e:	b570      	push	{r4, r5, r6, lr}
 8007d80:	681d      	ldr	r5, [r3, #0]
 8007d82:	4606      	mov	r6, r0
 8007d84:	460c      	mov	r4, r1
 8007d86:	b125      	cbz	r5, 8007d92 <__swsetup_r+0x16>
 8007d88:	69ab      	ldr	r3, [r5, #24]
 8007d8a:	b913      	cbnz	r3, 8007d92 <__swsetup_r+0x16>
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	f000 f985 	bl	800809c <__sinit>
 8007d92:	4b2e      	ldr	r3, [pc, #184]	; (8007e4c <__swsetup_r+0xd0>)
 8007d94:	429c      	cmp	r4, r3
 8007d96:	d10f      	bne.n	8007db8 <__swsetup_r+0x3c>
 8007d98:	686c      	ldr	r4, [r5, #4]
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007da0:	0719      	lsls	r1, r3, #28
 8007da2:	d42c      	bmi.n	8007dfe <__swsetup_r+0x82>
 8007da4:	06dd      	lsls	r5, r3, #27
 8007da6:	d411      	bmi.n	8007dcc <__swsetup_r+0x50>
 8007da8:	2309      	movs	r3, #9
 8007daa:	6033      	str	r3, [r6, #0]
 8007dac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007db0:	81a3      	strh	r3, [r4, #12]
 8007db2:	f04f 30ff 	mov.w	r0, #4294967295
 8007db6:	e03e      	b.n	8007e36 <__swsetup_r+0xba>
 8007db8:	4b25      	ldr	r3, [pc, #148]	; (8007e50 <__swsetup_r+0xd4>)
 8007dba:	429c      	cmp	r4, r3
 8007dbc:	d101      	bne.n	8007dc2 <__swsetup_r+0x46>
 8007dbe:	68ac      	ldr	r4, [r5, #8]
 8007dc0:	e7eb      	b.n	8007d9a <__swsetup_r+0x1e>
 8007dc2:	4b24      	ldr	r3, [pc, #144]	; (8007e54 <__swsetup_r+0xd8>)
 8007dc4:	429c      	cmp	r4, r3
 8007dc6:	bf08      	it	eq
 8007dc8:	68ec      	ldreq	r4, [r5, #12]
 8007dca:	e7e6      	b.n	8007d9a <__swsetup_r+0x1e>
 8007dcc:	0758      	lsls	r0, r3, #29
 8007dce:	d512      	bpl.n	8007df6 <__swsetup_r+0x7a>
 8007dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dd2:	b141      	cbz	r1, 8007de6 <__swsetup_r+0x6a>
 8007dd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dd8:	4299      	cmp	r1, r3
 8007dda:	d002      	beq.n	8007de2 <__swsetup_r+0x66>
 8007ddc:	4630      	mov	r0, r6
 8007dde:	f7ff fb31 	bl	8007444 <_free_r>
 8007de2:	2300      	movs	r3, #0
 8007de4:	6363      	str	r3, [r4, #52]	; 0x34
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007dec:	81a3      	strh	r3, [r4, #12]
 8007dee:	2300      	movs	r3, #0
 8007df0:	6063      	str	r3, [r4, #4]
 8007df2:	6923      	ldr	r3, [r4, #16]
 8007df4:	6023      	str	r3, [r4, #0]
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	f043 0308 	orr.w	r3, r3, #8
 8007dfc:	81a3      	strh	r3, [r4, #12]
 8007dfe:	6923      	ldr	r3, [r4, #16]
 8007e00:	b94b      	cbnz	r3, 8007e16 <__swsetup_r+0x9a>
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e0c:	d003      	beq.n	8007e16 <__swsetup_r+0x9a>
 8007e0e:	4621      	mov	r1, r4
 8007e10:	4630      	mov	r0, r6
 8007e12:	f000 fa09 	bl	8008228 <__smakebuf_r>
 8007e16:	89a0      	ldrh	r0, [r4, #12]
 8007e18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e1c:	f010 0301 	ands.w	r3, r0, #1
 8007e20:	d00a      	beq.n	8007e38 <__swsetup_r+0xbc>
 8007e22:	2300      	movs	r3, #0
 8007e24:	60a3      	str	r3, [r4, #8]
 8007e26:	6963      	ldr	r3, [r4, #20]
 8007e28:	425b      	negs	r3, r3
 8007e2a:	61a3      	str	r3, [r4, #24]
 8007e2c:	6923      	ldr	r3, [r4, #16]
 8007e2e:	b943      	cbnz	r3, 8007e42 <__swsetup_r+0xc6>
 8007e30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e34:	d1ba      	bne.n	8007dac <__swsetup_r+0x30>
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	0781      	lsls	r1, r0, #30
 8007e3a:	bf58      	it	pl
 8007e3c:	6963      	ldrpl	r3, [r4, #20]
 8007e3e:	60a3      	str	r3, [r4, #8]
 8007e40:	e7f4      	b.n	8007e2c <__swsetup_r+0xb0>
 8007e42:	2000      	movs	r0, #0
 8007e44:	e7f7      	b.n	8007e36 <__swsetup_r+0xba>
 8007e46:	bf00      	nop
 8007e48:	20000014 	.word	0x20000014
 8007e4c:	08009344 	.word	0x08009344
 8007e50:	08009364 	.word	0x08009364
 8007e54:	08009324 	.word	0x08009324

08007e58 <abort>:
 8007e58:	b508      	push	{r3, lr}
 8007e5a:	2006      	movs	r0, #6
 8007e5c:	f000 fa54 	bl	8008308 <raise>
 8007e60:	2001      	movs	r0, #1
 8007e62:	f7f9 fe2f 	bl	8001ac4 <_exit>
	...

08007e68 <__sflush_r>:
 8007e68:	898a      	ldrh	r2, [r1, #12]
 8007e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e6e:	4605      	mov	r5, r0
 8007e70:	0710      	lsls	r0, r2, #28
 8007e72:	460c      	mov	r4, r1
 8007e74:	d458      	bmi.n	8007f28 <__sflush_r+0xc0>
 8007e76:	684b      	ldr	r3, [r1, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	dc05      	bgt.n	8007e88 <__sflush_r+0x20>
 8007e7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	dc02      	bgt.n	8007e88 <__sflush_r+0x20>
 8007e82:	2000      	movs	r0, #0
 8007e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e8a:	2e00      	cmp	r6, #0
 8007e8c:	d0f9      	beq.n	8007e82 <__sflush_r+0x1a>
 8007e8e:	2300      	movs	r3, #0
 8007e90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e94:	682f      	ldr	r7, [r5, #0]
 8007e96:	602b      	str	r3, [r5, #0]
 8007e98:	d032      	beq.n	8007f00 <__sflush_r+0x98>
 8007e9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e9c:	89a3      	ldrh	r3, [r4, #12]
 8007e9e:	075a      	lsls	r2, r3, #29
 8007ea0:	d505      	bpl.n	8007eae <__sflush_r+0x46>
 8007ea2:	6863      	ldr	r3, [r4, #4]
 8007ea4:	1ac0      	subs	r0, r0, r3
 8007ea6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ea8:	b10b      	cbz	r3, 8007eae <__sflush_r+0x46>
 8007eaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007eac:	1ac0      	subs	r0, r0, r3
 8007eae:	2300      	movs	r3, #0
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007eb4:	6a21      	ldr	r1, [r4, #32]
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	47b0      	blx	r6
 8007eba:	1c43      	adds	r3, r0, #1
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	d106      	bne.n	8007ece <__sflush_r+0x66>
 8007ec0:	6829      	ldr	r1, [r5, #0]
 8007ec2:	291d      	cmp	r1, #29
 8007ec4:	d82c      	bhi.n	8007f20 <__sflush_r+0xb8>
 8007ec6:	4a2a      	ldr	r2, [pc, #168]	; (8007f70 <__sflush_r+0x108>)
 8007ec8:	40ca      	lsrs	r2, r1
 8007eca:	07d6      	lsls	r6, r2, #31
 8007ecc:	d528      	bpl.n	8007f20 <__sflush_r+0xb8>
 8007ece:	2200      	movs	r2, #0
 8007ed0:	6062      	str	r2, [r4, #4]
 8007ed2:	04d9      	lsls	r1, r3, #19
 8007ed4:	6922      	ldr	r2, [r4, #16]
 8007ed6:	6022      	str	r2, [r4, #0]
 8007ed8:	d504      	bpl.n	8007ee4 <__sflush_r+0x7c>
 8007eda:	1c42      	adds	r2, r0, #1
 8007edc:	d101      	bne.n	8007ee2 <__sflush_r+0x7a>
 8007ede:	682b      	ldr	r3, [r5, #0]
 8007ee0:	b903      	cbnz	r3, 8007ee4 <__sflush_r+0x7c>
 8007ee2:	6560      	str	r0, [r4, #84]	; 0x54
 8007ee4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ee6:	602f      	str	r7, [r5, #0]
 8007ee8:	2900      	cmp	r1, #0
 8007eea:	d0ca      	beq.n	8007e82 <__sflush_r+0x1a>
 8007eec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ef0:	4299      	cmp	r1, r3
 8007ef2:	d002      	beq.n	8007efa <__sflush_r+0x92>
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	f7ff faa5 	bl	8007444 <_free_r>
 8007efa:	2000      	movs	r0, #0
 8007efc:	6360      	str	r0, [r4, #52]	; 0x34
 8007efe:	e7c1      	b.n	8007e84 <__sflush_r+0x1c>
 8007f00:	6a21      	ldr	r1, [r4, #32]
 8007f02:	2301      	movs	r3, #1
 8007f04:	4628      	mov	r0, r5
 8007f06:	47b0      	blx	r6
 8007f08:	1c41      	adds	r1, r0, #1
 8007f0a:	d1c7      	bne.n	8007e9c <__sflush_r+0x34>
 8007f0c:	682b      	ldr	r3, [r5, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d0c4      	beq.n	8007e9c <__sflush_r+0x34>
 8007f12:	2b1d      	cmp	r3, #29
 8007f14:	d001      	beq.n	8007f1a <__sflush_r+0xb2>
 8007f16:	2b16      	cmp	r3, #22
 8007f18:	d101      	bne.n	8007f1e <__sflush_r+0xb6>
 8007f1a:	602f      	str	r7, [r5, #0]
 8007f1c:	e7b1      	b.n	8007e82 <__sflush_r+0x1a>
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f24:	81a3      	strh	r3, [r4, #12]
 8007f26:	e7ad      	b.n	8007e84 <__sflush_r+0x1c>
 8007f28:	690f      	ldr	r7, [r1, #16]
 8007f2a:	2f00      	cmp	r7, #0
 8007f2c:	d0a9      	beq.n	8007e82 <__sflush_r+0x1a>
 8007f2e:	0793      	lsls	r3, r2, #30
 8007f30:	680e      	ldr	r6, [r1, #0]
 8007f32:	bf08      	it	eq
 8007f34:	694b      	ldreq	r3, [r1, #20]
 8007f36:	600f      	str	r7, [r1, #0]
 8007f38:	bf18      	it	ne
 8007f3a:	2300      	movne	r3, #0
 8007f3c:	eba6 0807 	sub.w	r8, r6, r7
 8007f40:	608b      	str	r3, [r1, #8]
 8007f42:	f1b8 0f00 	cmp.w	r8, #0
 8007f46:	dd9c      	ble.n	8007e82 <__sflush_r+0x1a>
 8007f48:	6a21      	ldr	r1, [r4, #32]
 8007f4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f4c:	4643      	mov	r3, r8
 8007f4e:	463a      	mov	r2, r7
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b0      	blx	r6
 8007f54:	2800      	cmp	r0, #0
 8007f56:	dc06      	bgt.n	8007f66 <__sflush_r+0xfe>
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f5e:	81a3      	strh	r3, [r4, #12]
 8007f60:	f04f 30ff 	mov.w	r0, #4294967295
 8007f64:	e78e      	b.n	8007e84 <__sflush_r+0x1c>
 8007f66:	4407      	add	r7, r0
 8007f68:	eba8 0800 	sub.w	r8, r8, r0
 8007f6c:	e7e9      	b.n	8007f42 <__sflush_r+0xda>
 8007f6e:	bf00      	nop
 8007f70:	20400001 	.word	0x20400001

08007f74 <_fflush_r>:
 8007f74:	b538      	push	{r3, r4, r5, lr}
 8007f76:	690b      	ldr	r3, [r1, #16]
 8007f78:	4605      	mov	r5, r0
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	b913      	cbnz	r3, 8007f84 <_fflush_r+0x10>
 8007f7e:	2500      	movs	r5, #0
 8007f80:	4628      	mov	r0, r5
 8007f82:	bd38      	pop	{r3, r4, r5, pc}
 8007f84:	b118      	cbz	r0, 8007f8e <_fflush_r+0x1a>
 8007f86:	6983      	ldr	r3, [r0, #24]
 8007f88:	b90b      	cbnz	r3, 8007f8e <_fflush_r+0x1a>
 8007f8a:	f000 f887 	bl	800809c <__sinit>
 8007f8e:	4b14      	ldr	r3, [pc, #80]	; (8007fe0 <_fflush_r+0x6c>)
 8007f90:	429c      	cmp	r4, r3
 8007f92:	d11b      	bne.n	8007fcc <_fflush_r+0x58>
 8007f94:	686c      	ldr	r4, [r5, #4]
 8007f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d0ef      	beq.n	8007f7e <_fflush_r+0xa>
 8007f9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fa0:	07d0      	lsls	r0, r2, #31
 8007fa2:	d404      	bmi.n	8007fae <_fflush_r+0x3a>
 8007fa4:	0599      	lsls	r1, r3, #22
 8007fa6:	d402      	bmi.n	8007fae <_fflush_r+0x3a>
 8007fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007faa:	f000 f915 	bl	80081d8 <__retarget_lock_acquire_recursive>
 8007fae:	4628      	mov	r0, r5
 8007fb0:	4621      	mov	r1, r4
 8007fb2:	f7ff ff59 	bl	8007e68 <__sflush_r>
 8007fb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fb8:	07da      	lsls	r2, r3, #31
 8007fba:	4605      	mov	r5, r0
 8007fbc:	d4e0      	bmi.n	8007f80 <_fflush_r+0xc>
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	059b      	lsls	r3, r3, #22
 8007fc2:	d4dd      	bmi.n	8007f80 <_fflush_r+0xc>
 8007fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fc6:	f000 f908 	bl	80081da <__retarget_lock_release_recursive>
 8007fca:	e7d9      	b.n	8007f80 <_fflush_r+0xc>
 8007fcc:	4b05      	ldr	r3, [pc, #20]	; (8007fe4 <_fflush_r+0x70>)
 8007fce:	429c      	cmp	r4, r3
 8007fd0:	d101      	bne.n	8007fd6 <_fflush_r+0x62>
 8007fd2:	68ac      	ldr	r4, [r5, #8]
 8007fd4:	e7df      	b.n	8007f96 <_fflush_r+0x22>
 8007fd6:	4b04      	ldr	r3, [pc, #16]	; (8007fe8 <_fflush_r+0x74>)
 8007fd8:	429c      	cmp	r4, r3
 8007fda:	bf08      	it	eq
 8007fdc:	68ec      	ldreq	r4, [r5, #12]
 8007fde:	e7da      	b.n	8007f96 <_fflush_r+0x22>
 8007fe0:	08009344 	.word	0x08009344
 8007fe4:	08009364 	.word	0x08009364
 8007fe8:	08009324 	.word	0x08009324

08007fec <std>:
 8007fec:	2300      	movs	r3, #0
 8007fee:	b510      	push	{r4, lr}
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ffa:	6083      	str	r3, [r0, #8]
 8007ffc:	8181      	strh	r1, [r0, #12]
 8007ffe:	6643      	str	r3, [r0, #100]	; 0x64
 8008000:	81c2      	strh	r2, [r0, #14]
 8008002:	6183      	str	r3, [r0, #24]
 8008004:	4619      	mov	r1, r3
 8008006:	2208      	movs	r2, #8
 8008008:	305c      	adds	r0, #92	; 0x5c
 800800a:	f7fd fb35 	bl	8005678 <memset>
 800800e:	4b05      	ldr	r3, [pc, #20]	; (8008024 <std+0x38>)
 8008010:	6263      	str	r3, [r4, #36]	; 0x24
 8008012:	4b05      	ldr	r3, [pc, #20]	; (8008028 <std+0x3c>)
 8008014:	62a3      	str	r3, [r4, #40]	; 0x28
 8008016:	4b05      	ldr	r3, [pc, #20]	; (800802c <std+0x40>)
 8008018:	62e3      	str	r3, [r4, #44]	; 0x2c
 800801a:	4b05      	ldr	r3, [pc, #20]	; (8008030 <std+0x44>)
 800801c:	6224      	str	r4, [r4, #32]
 800801e:	6323      	str	r3, [r4, #48]	; 0x30
 8008020:	bd10      	pop	{r4, pc}
 8008022:	bf00      	nop
 8008024:	08008341 	.word	0x08008341
 8008028:	08008363 	.word	0x08008363
 800802c:	0800839b 	.word	0x0800839b
 8008030:	080083bf 	.word	0x080083bf

08008034 <_cleanup_r>:
 8008034:	4901      	ldr	r1, [pc, #4]	; (800803c <_cleanup_r+0x8>)
 8008036:	f000 b8af 	b.w	8008198 <_fwalk_reent>
 800803a:	bf00      	nop
 800803c:	08007f75 	.word	0x08007f75

08008040 <__sfmoreglue>:
 8008040:	b570      	push	{r4, r5, r6, lr}
 8008042:	2268      	movs	r2, #104	; 0x68
 8008044:	1e4d      	subs	r5, r1, #1
 8008046:	4355      	muls	r5, r2
 8008048:	460e      	mov	r6, r1
 800804a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800804e:	f7ff fa65 	bl	800751c <_malloc_r>
 8008052:	4604      	mov	r4, r0
 8008054:	b140      	cbz	r0, 8008068 <__sfmoreglue+0x28>
 8008056:	2100      	movs	r1, #0
 8008058:	e9c0 1600 	strd	r1, r6, [r0]
 800805c:	300c      	adds	r0, #12
 800805e:	60a0      	str	r0, [r4, #8]
 8008060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008064:	f7fd fb08 	bl	8005678 <memset>
 8008068:	4620      	mov	r0, r4
 800806a:	bd70      	pop	{r4, r5, r6, pc}

0800806c <__sfp_lock_acquire>:
 800806c:	4801      	ldr	r0, [pc, #4]	; (8008074 <__sfp_lock_acquire+0x8>)
 800806e:	f000 b8b3 	b.w	80081d8 <__retarget_lock_acquire_recursive>
 8008072:	bf00      	nop
 8008074:	20000b69 	.word	0x20000b69

08008078 <__sfp_lock_release>:
 8008078:	4801      	ldr	r0, [pc, #4]	; (8008080 <__sfp_lock_release+0x8>)
 800807a:	f000 b8ae 	b.w	80081da <__retarget_lock_release_recursive>
 800807e:	bf00      	nop
 8008080:	20000b69 	.word	0x20000b69

08008084 <__sinit_lock_acquire>:
 8008084:	4801      	ldr	r0, [pc, #4]	; (800808c <__sinit_lock_acquire+0x8>)
 8008086:	f000 b8a7 	b.w	80081d8 <__retarget_lock_acquire_recursive>
 800808a:	bf00      	nop
 800808c:	20000b6a 	.word	0x20000b6a

08008090 <__sinit_lock_release>:
 8008090:	4801      	ldr	r0, [pc, #4]	; (8008098 <__sinit_lock_release+0x8>)
 8008092:	f000 b8a2 	b.w	80081da <__retarget_lock_release_recursive>
 8008096:	bf00      	nop
 8008098:	20000b6a 	.word	0x20000b6a

0800809c <__sinit>:
 800809c:	b510      	push	{r4, lr}
 800809e:	4604      	mov	r4, r0
 80080a0:	f7ff fff0 	bl	8008084 <__sinit_lock_acquire>
 80080a4:	69a3      	ldr	r3, [r4, #24]
 80080a6:	b11b      	cbz	r3, 80080b0 <__sinit+0x14>
 80080a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ac:	f7ff bff0 	b.w	8008090 <__sinit_lock_release>
 80080b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080b4:	6523      	str	r3, [r4, #80]	; 0x50
 80080b6:	4b13      	ldr	r3, [pc, #76]	; (8008104 <__sinit+0x68>)
 80080b8:	4a13      	ldr	r2, [pc, #76]	; (8008108 <__sinit+0x6c>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80080be:	42a3      	cmp	r3, r4
 80080c0:	bf04      	itt	eq
 80080c2:	2301      	moveq	r3, #1
 80080c4:	61a3      	streq	r3, [r4, #24]
 80080c6:	4620      	mov	r0, r4
 80080c8:	f000 f820 	bl	800810c <__sfp>
 80080cc:	6060      	str	r0, [r4, #4]
 80080ce:	4620      	mov	r0, r4
 80080d0:	f000 f81c 	bl	800810c <__sfp>
 80080d4:	60a0      	str	r0, [r4, #8]
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 f818 	bl	800810c <__sfp>
 80080dc:	2200      	movs	r2, #0
 80080de:	60e0      	str	r0, [r4, #12]
 80080e0:	2104      	movs	r1, #4
 80080e2:	6860      	ldr	r0, [r4, #4]
 80080e4:	f7ff ff82 	bl	8007fec <std>
 80080e8:	68a0      	ldr	r0, [r4, #8]
 80080ea:	2201      	movs	r2, #1
 80080ec:	2109      	movs	r1, #9
 80080ee:	f7ff ff7d 	bl	8007fec <std>
 80080f2:	68e0      	ldr	r0, [r4, #12]
 80080f4:	2202      	movs	r2, #2
 80080f6:	2112      	movs	r1, #18
 80080f8:	f7ff ff78 	bl	8007fec <std>
 80080fc:	2301      	movs	r3, #1
 80080fe:	61a3      	str	r3, [r4, #24]
 8008100:	e7d2      	b.n	80080a8 <__sinit+0xc>
 8008102:	bf00      	nop
 8008104:	08008fac 	.word	0x08008fac
 8008108:	08008035 	.word	0x08008035

0800810c <__sfp>:
 800810c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810e:	4607      	mov	r7, r0
 8008110:	f7ff ffac 	bl	800806c <__sfp_lock_acquire>
 8008114:	4b1e      	ldr	r3, [pc, #120]	; (8008190 <__sfp+0x84>)
 8008116:	681e      	ldr	r6, [r3, #0]
 8008118:	69b3      	ldr	r3, [r6, #24]
 800811a:	b913      	cbnz	r3, 8008122 <__sfp+0x16>
 800811c:	4630      	mov	r0, r6
 800811e:	f7ff ffbd 	bl	800809c <__sinit>
 8008122:	3648      	adds	r6, #72	; 0x48
 8008124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008128:	3b01      	subs	r3, #1
 800812a:	d503      	bpl.n	8008134 <__sfp+0x28>
 800812c:	6833      	ldr	r3, [r6, #0]
 800812e:	b30b      	cbz	r3, 8008174 <__sfp+0x68>
 8008130:	6836      	ldr	r6, [r6, #0]
 8008132:	e7f7      	b.n	8008124 <__sfp+0x18>
 8008134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008138:	b9d5      	cbnz	r5, 8008170 <__sfp+0x64>
 800813a:	4b16      	ldr	r3, [pc, #88]	; (8008194 <__sfp+0x88>)
 800813c:	60e3      	str	r3, [r4, #12]
 800813e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008142:	6665      	str	r5, [r4, #100]	; 0x64
 8008144:	f000 f847 	bl	80081d6 <__retarget_lock_init_recursive>
 8008148:	f7ff ff96 	bl	8008078 <__sfp_lock_release>
 800814c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008150:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008154:	6025      	str	r5, [r4, #0]
 8008156:	61a5      	str	r5, [r4, #24]
 8008158:	2208      	movs	r2, #8
 800815a:	4629      	mov	r1, r5
 800815c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008160:	f7fd fa8a 	bl	8005678 <memset>
 8008164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800816c:	4620      	mov	r0, r4
 800816e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008170:	3468      	adds	r4, #104	; 0x68
 8008172:	e7d9      	b.n	8008128 <__sfp+0x1c>
 8008174:	2104      	movs	r1, #4
 8008176:	4638      	mov	r0, r7
 8008178:	f7ff ff62 	bl	8008040 <__sfmoreglue>
 800817c:	4604      	mov	r4, r0
 800817e:	6030      	str	r0, [r6, #0]
 8008180:	2800      	cmp	r0, #0
 8008182:	d1d5      	bne.n	8008130 <__sfp+0x24>
 8008184:	f7ff ff78 	bl	8008078 <__sfp_lock_release>
 8008188:	230c      	movs	r3, #12
 800818a:	603b      	str	r3, [r7, #0]
 800818c:	e7ee      	b.n	800816c <__sfp+0x60>
 800818e:	bf00      	nop
 8008190:	08008fac 	.word	0x08008fac
 8008194:	ffff0001 	.word	0xffff0001

08008198 <_fwalk_reent>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4606      	mov	r6, r0
 800819e:	4688      	mov	r8, r1
 80081a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081a4:	2700      	movs	r7, #0
 80081a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081aa:	f1b9 0901 	subs.w	r9, r9, #1
 80081ae:	d505      	bpl.n	80081bc <_fwalk_reent+0x24>
 80081b0:	6824      	ldr	r4, [r4, #0]
 80081b2:	2c00      	cmp	r4, #0
 80081b4:	d1f7      	bne.n	80081a6 <_fwalk_reent+0xe>
 80081b6:	4638      	mov	r0, r7
 80081b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081bc:	89ab      	ldrh	r3, [r5, #12]
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d907      	bls.n	80081d2 <_fwalk_reent+0x3a>
 80081c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081c6:	3301      	adds	r3, #1
 80081c8:	d003      	beq.n	80081d2 <_fwalk_reent+0x3a>
 80081ca:	4629      	mov	r1, r5
 80081cc:	4630      	mov	r0, r6
 80081ce:	47c0      	blx	r8
 80081d0:	4307      	orrs	r7, r0
 80081d2:	3568      	adds	r5, #104	; 0x68
 80081d4:	e7e9      	b.n	80081aa <_fwalk_reent+0x12>

080081d6 <__retarget_lock_init_recursive>:
 80081d6:	4770      	bx	lr

080081d8 <__retarget_lock_acquire_recursive>:
 80081d8:	4770      	bx	lr

080081da <__retarget_lock_release_recursive>:
 80081da:	4770      	bx	lr

080081dc <__swhatbuf_r>:
 80081dc:	b570      	push	{r4, r5, r6, lr}
 80081de:	460e      	mov	r6, r1
 80081e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e4:	2900      	cmp	r1, #0
 80081e6:	b096      	sub	sp, #88	; 0x58
 80081e8:	4614      	mov	r4, r2
 80081ea:	461d      	mov	r5, r3
 80081ec:	da08      	bge.n	8008200 <__swhatbuf_r+0x24>
 80081ee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80081f2:	2200      	movs	r2, #0
 80081f4:	602a      	str	r2, [r5, #0]
 80081f6:	061a      	lsls	r2, r3, #24
 80081f8:	d410      	bmi.n	800821c <__swhatbuf_r+0x40>
 80081fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081fe:	e00e      	b.n	800821e <__swhatbuf_r+0x42>
 8008200:	466a      	mov	r2, sp
 8008202:	f000 f903 	bl	800840c <_fstat_r>
 8008206:	2800      	cmp	r0, #0
 8008208:	dbf1      	blt.n	80081ee <__swhatbuf_r+0x12>
 800820a:	9a01      	ldr	r2, [sp, #4]
 800820c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008210:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008214:	425a      	negs	r2, r3
 8008216:	415a      	adcs	r2, r3
 8008218:	602a      	str	r2, [r5, #0]
 800821a:	e7ee      	b.n	80081fa <__swhatbuf_r+0x1e>
 800821c:	2340      	movs	r3, #64	; 0x40
 800821e:	2000      	movs	r0, #0
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	b016      	add	sp, #88	; 0x58
 8008224:	bd70      	pop	{r4, r5, r6, pc}
	...

08008228 <__smakebuf_r>:
 8008228:	898b      	ldrh	r3, [r1, #12]
 800822a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800822c:	079d      	lsls	r5, r3, #30
 800822e:	4606      	mov	r6, r0
 8008230:	460c      	mov	r4, r1
 8008232:	d507      	bpl.n	8008244 <__smakebuf_r+0x1c>
 8008234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	2301      	movs	r3, #1
 800823e:	6163      	str	r3, [r4, #20]
 8008240:	b002      	add	sp, #8
 8008242:	bd70      	pop	{r4, r5, r6, pc}
 8008244:	ab01      	add	r3, sp, #4
 8008246:	466a      	mov	r2, sp
 8008248:	f7ff ffc8 	bl	80081dc <__swhatbuf_r>
 800824c:	9900      	ldr	r1, [sp, #0]
 800824e:	4605      	mov	r5, r0
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff f963 	bl	800751c <_malloc_r>
 8008256:	b948      	cbnz	r0, 800826c <__smakebuf_r+0x44>
 8008258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800825c:	059a      	lsls	r2, r3, #22
 800825e:	d4ef      	bmi.n	8008240 <__smakebuf_r+0x18>
 8008260:	f023 0303 	bic.w	r3, r3, #3
 8008264:	f043 0302 	orr.w	r3, r3, #2
 8008268:	81a3      	strh	r3, [r4, #12]
 800826a:	e7e3      	b.n	8008234 <__smakebuf_r+0xc>
 800826c:	4b0d      	ldr	r3, [pc, #52]	; (80082a4 <__smakebuf_r+0x7c>)
 800826e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	6020      	str	r0, [r4, #0]
 8008274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008278:	81a3      	strh	r3, [r4, #12]
 800827a:	9b00      	ldr	r3, [sp, #0]
 800827c:	6163      	str	r3, [r4, #20]
 800827e:	9b01      	ldr	r3, [sp, #4]
 8008280:	6120      	str	r0, [r4, #16]
 8008282:	b15b      	cbz	r3, 800829c <__smakebuf_r+0x74>
 8008284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008288:	4630      	mov	r0, r6
 800828a:	f000 f8d1 	bl	8008430 <_isatty_r>
 800828e:	b128      	cbz	r0, 800829c <__smakebuf_r+0x74>
 8008290:	89a3      	ldrh	r3, [r4, #12]
 8008292:	f023 0303 	bic.w	r3, r3, #3
 8008296:	f043 0301 	orr.w	r3, r3, #1
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	89a0      	ldrh	r0, [r4, #12]
 800829e:	4305      	orrs	r5, r0
 80082a0:	81a5      	strh	r5, [r4, #12]
 80082a2:	e7cd      	b.n	8008240 <__smakebuf_r+0x18>
 80082a4:	08008035 	.word	0x08008035

080082a8 <_malloc_usable_size_r>:
 80082a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ac:	1f18      	subs	r0, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bfbc      	itt	lt
 80082b2:	580b      	ldrlt	r3, [r1, r0]
 80082b4:	18c0      	addlt	r0, r0, r3
 80082b6:	4770      	bx	lr

080082b8 <_raise_r>:
 80082b8:	291f      	cmp	r1, #31
 80082ba:	b538      	push	{r3, r4, r5, lr}
 80082bc:	4604      	mov	r4, r0
 80082be:	460d      	mov	r5, r1
 80082c0:	d904      	bls.n	80082cc <_raise_r+0x14>
 80082c2:	2316      	movs	r3, #22
 80082c4:	6003      	str	r3, [r0, #0]
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082ce:	b112      	cbz	r2, 80082d6 <_raise_r+0x1e>
 80082d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082d4:	b94b      	cbnz	r3, 80082ea <_raise_r+0x32>
 80082d6:	4620      	mov	r0, r4
 80082d8:	f000 f830 	bl	800833c <_getpid_r>
 80082dc:	462a      	mov	r2, r5
 80082de:	4601      	mov	r1, r0
 80082e0:	4620      	mov	r0, r4
 80082e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082e6:	f000 b817 	b.w	8008318 <_kill_r>
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d00a      	beq.n	8008304 <_raise_r+0x4c>
 80082ee:	1c59      	adds	r1, r3, #1
 80082f0:	d103      	bne.n	80082fa <_raise_r+0x42>
 80082f2:	2316      	movs	r3, #22
 80082f4:	6003      	str	r3, [r0, #0]
 80082f6:	2001      	movs	r0, #1
 80082f8:	e7e7      	b.n	80082ca <_raise_r+0x12>
 80082fa:	2400      	movs	r4, #0
 80082fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008300:	4628      	mov	r0, r5
 8008302:	4798      	blx	r3
 8008304:	2000      	movs	r0, #0
 8008306:	e7e0      	b.n	80082ca <_raise_r+0x12>

08008308 <raise>:
 8008308:	4b02      	ldr	r3, [pc, #8]	; (8008314 <raise+0xc>)
 800830a:	4601      	mov	r1, r0
 800830c:	6818      	ldr	r0, [r3, #0]
 800830e:	f7ff bfd3 	b.w	80082b8 <_raise_r>
 8008312:	bf00      	nop
 8008314:	20000014 	.word	0x20000014

08008318 <_kill_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4d07      	ldr	r5, [pc, #28]	; (8008338 <_kill_r+0x20>)
 800831c:	2300      	movs	r3, #0
 800831e:	4604      	mov	r4, r0
 8008320:	4608      	mov	r0, r1
 8008322:	4611      	mov	r1, r2
 8008324:	602b      	str	r3, [r5, #0]
 8008326:	f7f9 fbbd 	bl	8001aa4 <_kill>
 800832a:	1c43      	adds	r3, r0, #1
 800832c:	d102      	bne.n	8008334 <_kill_r+0x1c>
 800832e:	682b      	ldr	r3, [r5, #0]
 8008330:	b103      	cbz	r3, 8008334 <_kill_r+0x1c>
 8008332:	6023      	str	r3, [r4, #0]
 8008334:	bd38      	pop	{r3, r4, r5, pc}
 8008336:	bf00      	nop
 8008338:	20000b64 	.word	0x20000b64

0800833c <_getpid_r>:
 800833c:	f7f9 bbaa 	b.w	8001a94 <_getpid>

08008340 <__sread>:
 8008340:	b510      	push	{r4, lr}
 8008342:	460c      	mov	r4, r1
 8008344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008348:	f000 f894 	bl	8008474 <_read_r>
 800834c:	2800      	cmp	r0, #0
 800834e:	bfab      	itete	ge
 8008350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008352:	89a3      	ldrhlt	r3, [r4, #12]
 8008354:	181b      	addge	r3, r3, r0
 8008356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800835a:	bfac      	ite	ge
 800835c:	6563      	strge	r3, [r4, #84]	; 0x54
 800835e:	81a3      	strhlt	r3, [r4, #12]
 8008360:	bd10      	pop	{r4, pc}

08008362 <__swrite>:
 8008362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008366:	461f      	mov	r7, r3
 8008368:	898b      	ldrh	r3, [r1, #12]
 800836a:	05db      	lsls	r3, r3, #23
 800836c:	4605      	mov	r5, r0
 800836e:	460c      	mov	r4, r1
 8008370:	4616      	mov	r6, r2
 8008372:	d505      	bpl.n	8008380 <__swrite+0x1e>
 8008374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008378:	2302      	movs	r3, #2
 800837a:	2200      	movs	r2, #0
 800837c:	f000 f868 	bl	8008450 <_lseek_r>
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800838a:	81a3      	strh	r3, [r4, #12]
 800838c:	4632      	mov	r2, r6
 800838e:	463b      	mov	r3, r7
 8008390:	4628      	mov	r0, r5
 8008392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008396:	f000 b817 	b.w	80083c8 <_write_r>

0800839a <__sseek>:
 800839a:	b510      	push	{r4, lr}
 800839c:	460c      	mov	r4, r1
 800839e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a2:	f000 f855 	bl	8008450 <_lseek_r>
 80083a6:	1c43      	adds	r3, r0, #1
 80083a8:	89a3      	ldrh	r3, [r4, #12]
 80083aa:	bf15      	itete	ne
 80083ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80083ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083b6:	81a3      	strheq	r3, [r4, #12]
 80083b8:	bf18      	it	ne
 80083ba:	81a3      	strhne	r3, [r4, #12]
 80083bc:	bd10      	pop	{r4, pc}

080083be <__sclose>:
 80083be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083c2:	f000 b813 	b.w	80083ec <_close_r>
	...

080083c8 <_write_r>:
 80083c8:	b538      	push	{r3, r4, r5, lr}
 80083ca:	4d07      	ldr	r5, [pc, #28]	; (80083e8 <_write_r+0x20>)
 80083cc:	4604      	mov	r4, r0
 80083ce:	4608      	mov	r0, r1
 80083d0:	4611      	mov	r1, r2
 80083d2:	2200      	movs	r2, #0
 80083d4:	602a      	str	r2, [r5, #0]
 80083d6:	461a      	mov	r2, r3
 80083d8:	f7f9 fb9b 	bl	8001b12 <_write>
 80083dc:	1c43      	adds	r3, r0, #1
 80083de:	d102      	bne.n	80083e6 <_write_r+0x1e>
 80083e0:	682b      	ldr	r3, [r5, #0]
 80083e2:	b103      	cbz	r3, 80083e6 <_write_r+0x1e>
 80083e4:	6023      	str	r3, [r4, #0]
 80083e6:	bd38      	pop	{r3, r4, r5, pc}
 80083e8:	20000b64 	.word	0x20000b64

080083ec <_close_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4d06      	ldr	r5, [pc, #24]	; (8008408 <_close_r+0x1c>)
 80083f0:	2300      	movs	r3, #0
 80083f2:	4604      	mov	r4, r0
 80083f4:	4608      	mov	r0, r1
 80083f6:	602b      	str	r3, [r5, #0]
 80083f8:	f7f9 fba7 	bl	8001b4a <_close>
 80083fc:	1c43      	adds	r3, r0, #1
 80083fe:	d102      	bne.n	8008406 <_close_r+0x1a>
 8008400:	682b      	ldr	r3, [r5, #0]
 8008402:	b103      	cbz	r3, 8008406 <_close_r+0x1a>
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	bd38      	pop	{r3, r4, r5, pc}
 8008408:	20000b64 	.word	0x20000b64

0800840c <_fstat_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	4d07      	ldr	r5, [pc, #28]	; (800842c <_fstat_r+0x20>)
 8008410:	2300      	movs	r3, #0
 8008412:	4604      	mov	r4, r0
 8008414:	4608      	mov	r0, r1
 8008416:	4611      	mov	r1, r2
 8008418:	602b      	str	r3, [r5, #0]
 800841a:	f7f9 fba2 	bl	8001b62 <_fstat>
 800841e:	1c43      	adds	r3, r0, #1
 8008420:	d102      	bne.n	8008428 <_fstat_r+0x1c>
 8008422:	682b      	ldr	r3, [r5, #0]
 8008424:	b103      	cbz	r3, 8008428 <_fstat_r+0x1c>
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	bd38      	pop	{r3, r4, r5, pc}
 800842a:	bf00      	nop
 800842c:	20000b64 	.word	0x20000b64

08008430 <_isatty_r>:
 8008430:	b538      	push	{r3, r4, r5, lr}
 8008432:	4d06      	ldr	r5, [pc, #24]	; (800844c <_isatty_r+0x1c>)
 8008434:	2300      	movs	r3, #0
 8008436:	4604      	mov	r4, r0
 8008438:	4608      	mov	r0, r1
 800843a:	602b      	str	r3, [r5, #0]
 800843c:	f7f9 fba1 	bl	8001b82 <_isatty>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d102      	bne.n	800844a <_isatty_r+0x1a>
 8008444:	682b      	ldr	r3, [r5, #0]
 8008446:	b103      	cbz	r3, 800844a <_isatty_r+0x1a>
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	20000b64 	.word	0x20000b64

08008450 <_lseek_r>:
 8008450:	b538      	push	{r3, r4, r5, lr}
 8008452:	4d07      	ldr	r5, [pc, #28]	; (8008470 <_lseek_r+0x20>)
 8008454:	4604      	mov	r4, r0
 8008456:	4608      	mov	r0, r1
 8008458:	4611      	mov	r1, r2
 800845a:	2200      	movs	r2, #0
 800845c:	602a      	str	r2, [r5, #0]
 800845e:	461a      	mov	r2, r3
 8008460:	f7f9 fb9a 	bl	8001b98 <_lseek>
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	d102      	bne.n	800846e <_lseek_r+0x1e>
 8008468:	682b      	ldr	r3, [r5, #0]
 800846a:	b103      	cbz	r3, 800846e <_lseek_r+0x1e>
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	bd38      	pop	{r3, r4, r5, pc}
 8008470:	20000b64 	.word	0x20000b64

08008474 <_read_r>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	4d07      	ldr	r5, [pc, #28]	; (8008494 <_read_r+0x20>)
 8008478:	4604      	mov	r4, r0
 800847a:	4608      	mov	r0, r1
 800847c:	4611      	mov	r1, r2
 800847e:	2200      	movs	r2, #0
 8008480:	602a      	str	r2, [r5, #0]
 8008482:	461a      	mov	r2, r3
 8008484:	f7f9 fb28 	bl	8001ad8 <_read>
 8008488:	1c43      	adds	r3, r0, #1
 800848a:	d102      	bne.n	8008492 <_read_r+0x1e>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	b103      	cbz	r3, 8008492 <_read_r+0x1e>
 8008490:	6023      	str	r3, [r4, #0]
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	20000b64 	.word	0x20000b64

08008498 <sinf>:
 8008498:	ee10 3a10 	vmov	r3, s0
 800849c:	b507      	push	{r0, r1, r2, lr}
 800849e:	4a1f      	ldr	r2, [pc, #124]	; (800851c <sinf+0x84>)
 80084a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084a4:	4293      	cmp	r3, r2
 80084a6:	dc07      	bgt.n	80084b8 <sinf+0x20>
 80084a8:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8008520 <sinf+0x88>
 80084ac:	2000      	movs	r0, #0
 80084ae:	b003      	add	sp, #12
 80084b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80084b4:	f000 bc48 	b.w	8008d48 <__kernel_sinf>
 80084b8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80084bc:	db04      	blt.n	80084c8 <sinf+0x30>
 80084be:	ee30 0a40 	vsub.f32	s0, s0, s0
 80084c2:	b003      	add	sp, #12
 80084c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80084c8:	4668      	mov	r0, sp
 80084ca:	f000 f82b 	bl	8008524 <__ieee754_rem_pio2f>
 80084ce:	f000 0003 	and.w	r0, r0, #3
 80084d2:	2801      	cmp	r0, #1
 80084d4:	d00a      	beq.n	80084ec <sinf+0x54>
 80084d6:	2802      	cmp	r0, #2
 80084d8:	d00f      	beq.n	80084fa <sinf+0x62>
 80084da:	b9c0      	cbnz	r0, 800850e <sinf+0x76>
 80084dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80084e0:	ed9d 0a00 	vldr	s0, [sp]
 80084e4:	2001      	movs	r0, #1
 80084e6:	f000 fc2f 	bl	8008d48 <__kernel_sinf>
 80084ea:	e7ea      	b.n	80084c2 <sinf+0x2a>
 80084ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80084f0:	ed9d 0a00 	vldr	s0, [sp]
 80084f4:	f000 f952 	bl	800879c <__kernel_cosf>
 80084f8:	e7e3      	b.n	80084c2 <sinf+0x2a>
 80084fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80084fe:	ed9d 0a00 	vldr	s0, [sp]
 8008502:	2001      	movs	r0, #1
 8008504:	f000 fc20 	bl	8008d48 <__kernel_sinf>
 8008508:	eeb1 0a40 	vneg.f32	s0, s0
 800850c:	e7d9      	b.n	80084c2 <sinf+0x2a>
 800850e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008512:	ed9d 0a00 	vldr	s0, [sp]
 8008516:	f000 f941 	bl	800879c <__kernel_cosf>
 800851a:	e7f5      	b.n	8008508 <sinf+0x70>
 800851c:	3f490fd8 	.word	0x3f490fd8
 8008520:	00000000 	.word	0x00000000

08008524 <__ieee754_rem_pio2f>:
 8008524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008526:	ee10 6a10 	vmov	r6, s0
 800852a:	4b8e      	ldr	r3, [pc, #568]	; (8008764 <__ieee754_rem_pio2f+0x240>)
 800852c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8008530:	429d      	cmp	r5, r3
 8008532:	b087      	sub	sp, #28
 8008534:	eef0 7a40 	vmov.f32	s15, s0
 8008538:	4604      	mov	r4, r0
 800853a:	dc05      	bgt.n	8008548 <__ieee754_rem_pio2f+0x24>
 800853c:	2300      	movs	r3, #0
 800853e:	ed80 0a00 	vstr	s0, [r0]
 8008542:	6043      	str	r3, [r0, #4]
 8008544:	2000      	movs	r0, #0
 8008546:	e01a      	b.n	800857e <__ieee754_rem_pio2f+0x5a>
 8008548:	4b87      	ldr	r3, [pc, #540]	; (8008768 <__ieee754_rem_pio2f+0x244>)
 800854a:	429d      	cmp	r5, r3
 800854c:	dc46      	bgt.n	80085dc <__ieee754_rem_pio2f+0xb8>
 800854e:	2e00      	cmp	r6, #0
 8008550:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800876c <__ieee754_rem_pio2f+0x248>
 8008554:	4b86      	ldr	r3, [pc, #536]	; (8008770 <__ieee754_rem_pio2f+0x24c>)
 8008556:	f025 050f 	bic.w	r5, r5, #15
 800855a:	dd1f      	ble.n	800859c <__ieee754_rem_pio2f+0x78>
 800855c:	429d      	cmp	r5, r3
 800855e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008562:	d00e      	beq.n	8008582 <__ieee754_rem_pio2f+0x5e>
 8008564:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8008774 <__ieee754_rem_pio2f+0x250>
 8008568:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800856c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008570:	ed80 0a00 	vstr	s0, [r0]
 8008574:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008578:	2001      	movs	r0, #1
 800857a:	edc4 7a01 	vstr	s15, [r4, #4]
 800857e:	b007      	add	sp, #28
 8008580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008582:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8008778 <__ieee754_rem_pio2f+0x254>
 8008586:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800877c <__ieee754_rem_pio2f+0x258>
 800858a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800858e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008592:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008596:	edc0 6a00 	vstr	s13, [r0]
 800859a:	e7eb      	b.n	8008574 <__ieee754_rem_pio2f+0x50>
 800859c:	429d      	cmp	r5, r3
 800859e:	ee77 7a80 	vadd.f32	s15, s15, s0
 80085a2:	d00e      	beq.n	80085c2 <__ieee754_rem_pio2f+0x9e>
 80085a4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8008774 <__ieee754_rem_pio2f+0x250>
 80085a8:	ee37 0a87 	vadd.f32	s0, s15, s14
 80085ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80085b0:	ed80 0a00 	vstr	s0, [r0]
 80085b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80085b8:	f04f 30ff 	mov.w	r0, #4294967295
 80085bc:	edc4 7a01 	vstr	s15, [r4, #4]
 80085c0:	e7dd      	b.n	800857e <__ieee754_rem_pio2f+0x5a>
 80085c2:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8008778 <__ieee754_rem_pio2f+0x254>
 80085c6:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800877c <__ieee754_rem_pio2f+0x258>
 80085ca:	ee77 7a80 	vadd.f32	s15, s15, s0
 80085ce:	ee77 6a87 	vadd.f32	s13, s15, s14
 80085d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80085d6:	edc0 6a00 	vstr	s13, [r0]
 80085da:	e7eb      	b.n	80085b4 <__ieee754_rem_pio2f+0x90>
 80085dc:	4b68      	ldr	r3, [pc, #416]	; (8008780 <__ieee754_rem_pio2f+0x25c>)
 80085de:	429d      	cmp	r5, r3
 80085e0:	dc72      	bgt.n	80086c8 <__ieee754_rem_pio2f+0x1a4>
 80085e2:	f000 fbf9 	bl	8008dd8 <fabsf>
 80085e6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008784 <__ieee754_rem_pio2f+0x260>
 80085ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80085ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 80085f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80085f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80085fa:	ee17 0a90 	vmov	r0, s15
 80085fe:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800876c <__ieee754_rem_pio2f+0x248>
 8008602:	eea7 0a67 	vfms.f32	s0, s14, s15
 8008606:	281f      	cmp	r0, #31
 8008608:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008774 <__ieee754_rem_pio2f+0x250>
 800860c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008610:	eeb1 6a47 	vneg.f32	s12, s14
 8008614:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008618:	ee16 2a90 	vmov	r2, s13
 800861c:	dc1c      	bgt.n	8008658 <__ieee754_rem_pio2f+0x134>
 800861e:	495a      	ldr	r1, [pc, #360]	; (8008788 <__ieee754_rem_pio2f+0x264>)
 8008620:	1e47      	subs	r7, r0, #1
 8008622:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8008626:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800862a:	428b      	cmp	r3, r1
 800862c:	d014      	beq.n	8008658 <__ieee754_rem_pio2f+0x134>
 800862e:	6022      	str	r2, [r4, #0]
 8008630:	ed94 7a00 	vldr	s14, [r4]
 8008634:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008638:	2e00      	cmp	r6, #0
 800863a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800863e:	ed84 0a01 	vstr	s0, [r4, #4]
 8008642:	da9c      	bge.n	800857e <__ieee754_rem_pio2f+0x5a>
 8008644:	eeb1 7a47 	vneg.f32	s14, s14
 8008648:	eeb1 0a40 	vneg.f32	s0, s0
 800864c:	ed84 7a00 	vstr	s14, [r4]
 8008650:	ed84 0a01 	vstr	s0, [r4, #4]
 8008654:	4240      	negs	r0, r0
 8008656:	e792      	b.n	800857e <__ieee754_rem_pio2f+0x5a>
 8008658:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800865c:	15eb      	asrs	r3, r5, #23
 800865e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8008662:	2d08      	cmp	r5, #8
 8008664:	dde3      	ble.n	800862e <__ieee754_rem_pio2f+0x10a>
 8008666:	eddf 7a44 	vldr	s15, [pc, #272]	; 8008778 <__ieee754_rem_pio2f+0x254>
 800866a:	eddf 5a44 	vldr	s11, [pc, #272]	; 800877c <__ieee754_rem_pio2f+0x258>
 800866e:	eef0 6a40 	vmov.f32	s13, s0
 8008672:	eee6 6a27 	vfma.f32	s13, s12, s15
 8008676:	ee30 0a66 	vsub.f32	s0, s0, s13
 800867a:	eea6 0a27 	vfma.f32	s0, s12, s15
 800867e:	eef0 7a40 	vmov.f32	s15, s0
 8008682:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8008686:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800868a:	ee15 2a90 	vmov	r2, s11
 800868e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008692:	1a5b      	subs	r3, r3, r1
 8008694:	2b19      	cmp	r3, #25
 8008696:	dc04      	bgt.n	80086a2 <__ieee754_rem_pio2f+0x17e>
 8008698:	edc4 5a00 	vstr	s11, [r4]
 800869c:	eeb0 0a66 	vmov.f32	s0, s13
 80086a0:	e7c6      	b.n	8008630 <__ieee754_rem_pio2f+0x10c>
 80086a2:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800878c <__ieee754_rem_pio2f+0x268>
 80086a6:	eeb0 0a66 	vmov.f32	s0, s13
 80086aa:	eea6 0a25 	vfma.f32	s0, s12, s11
 80086ae:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80086b2:	eddf 6a37 	vldr	s13, [pc, #220]	; 8008790 <__ieee754_rem_pio2f+0x26c>
 80086b6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80086ba:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80086be:	ee30 7a67 	vsub.f32	s14, s0, s15
 80086c2:	ed84 7a00 	vstr	s14, [r4]
 80086c6:	e7b3      	b.n	8008630 <__ieee754_rem_pio2f+0x10c>
 80086c8:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80086cc:	db06      	blt.n	80086dc <__ieee754_rem_pio2f+0x1b8>
 80086ce:	ee70 7a40 	vsub.f32	s15, s0, s0
 80086d2:	edc0 7a01 	vstr	s15, [r0, #4]
 80086d6:	edc0 7a00 	vstr	s15, [r0]
 80086da:	e733      	b.n	8008544 <__ieee754_rem_pio2f+0x20>
 80086dc:	15ea      	asrs	r2, r5, #23
 80086de:	3a86      	subs	r2, #134	; 0x86
 80086e0:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80086e4:	ee07 3a90 	vmov	s15, r3
 80086e8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80086ec:	eddf 6a29 	vldr	s13, [pc, #164]	; 8008794 <__ieee754_rem_pio2f+0x270>
 80086f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80086f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80086f8:	ed8d 7a03 	vstr	s14, [sp, #12]
 80086fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008700:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008704:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008708:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800870c:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008710:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008714:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800871c:	edcd 7a05 	vstr	s15, [sp, #20]
 8008720:	d11e      	bne.n	8008760 <__ieee754_rem_pio2f+0x23c>
 8008722:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872a:	bf14      	ite	ne
 800872c:	2302      	movne	r3, #2
 800872e:	2301      	moveq	r3, #1
 8008730:	4919      	ldr	r1, [pc, #100]	; (8008798 <__ieee754_rem_pio2f+0x274>)
 8008732:	9101      	str	r1, [sp, #4]
 8008734:	2102      	movs	r1, #2
 8008736:	9100      	str	r1, [sp, #0]
 8008738:	a803      	add	r0, sp, #12
 800873a:	4621      	mov	r1, r4
 800873c:	f000 f88e 	bl	800885c <__kernel_rem_pio2f>
 8008740:	2e00      	cmp	r6, #0
 8008742:	f6bf af1c 	bge.w	800857e <__ieee754_rem_pio2f+0x5a>
 8008746:	edd4 7a00 	vldr	s15, [r4]
 800874a:	eef1 7a67 	vneg.f32	s15, s15
 800874e:	edc4 7a00 	vstr	s15, [r4]
 8008752:	edd4 7a01 	vldr	s15, [r4, #4]
 8008756:	eef1 7a67 	vneg.f32	s15, s15
 800875a:	edc4 7a01 	vstr	s15, [r4, #4]
 800875e:	e779      	b.n	8008654 <__ieee754_rem_pio2f+0x130>
 8008760:	2303      	movs	r3, #3
 8008762:	e7e5      	b.n	8008730 <__ieee754_rem_pio2f+0x20c>
 8008764:	3f490fd8 	.word	0x3f490fd8
 8008768:	4016cbe3 	.word	0x4016cbe3
 800876c:	3fc90f80 	.word	0x3fc90f80
 8008770:	3fc90fd0 	.word	0x3fc90fd0
 8008774:	37354443 	.word	0x37354443
 8008778:	37354400 	.word	0x37354400
 800877c:	2e85a308 	.word	0x2e85a308
 8008780:	43490f80 	.word	0x43490f80
 8008784:	3f22f984 	.word	0x3f22f984
 8008788:	08009384 	.word	0x08009384
 800878c:	2e85a300 	.word	0x2e85a300
 8008790:	248d3132 	.word	0x248d3132
 8008794:	43800000 	.word	0x43800000
 8008798:	08009404 	.word	0x08009404

0800879c <__kernel_cosf>:
 800879c:	ee10 3a10 	vmov	r3, s0
 80087a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087a4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80087a8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80087ac:	da05      	bge.n	80087ba <__kernel_cosf+0x1e>
 80087ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80087b2:	ee17 2a90 	vmov	r2, s15
 80087b6:	2a00      	cmp	r2, #0
 80087b8:	d03d      	beq.n	8008836 <__kernel_cosf+0x9a>
 80087ba:	ee60 5a00 	vmul.f32	s11, s0, s0
 80087be:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800883c <__kernel_cosf+0xa0>
 80087c2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8008840 <__kernel_cosf+0xa4>
 80087c6:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8008844 <__kernel_cosf+0xa8>
 80087ca:	4a1f      	ldr	r2, [pc, #124]	; (8008848 <__kernel_cosf+0xac>)
 80087cc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80087d0:	4293      	cmp	r3, r2
 80087d2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800884c <__kernel_cosf+0xb0>
 80087d6:	eee7 7a25 	vfma.f32	s15, s14, s11
 80087da:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8008850 <__kernel_cosf+0xb4>
 80087de:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80087e2:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8008854 <__kernel_cosf+0xb8>
 80087e6:	eee7 7a25 	vfma.f32	s15, s14, s11
 80087ea:	eeb0 7a66 	vmov.f32	s14, s13
 80087ee:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80087f2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80087f6:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80087fa:	ee67 6a25 	vmul.f32	s13, s14, s11
 80087fe:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8008802:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008806:	dc04      	bgt.n	8008812 <__kernel_cosf+0x76>
 8008808:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800880c:	ee36 0a47 	vsub.f32	s0, s12, s14
 8008810:	4770      	bx	lr
 8008812:	4a11      	ldr	r2, [pc, #68]	; (8008858 <__kernel_cosf+0xbc>)
 8008814:	4293      	cmp	r3, r2
 8008816:	bfda      	itte	le
 8008818:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800881c:	ee06 3a90 	vmovle	s13, r3
 8008820:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8008824:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008828:	ee36 0a66 	vsub.f32	s0, s12, s13
 800882c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008830:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008834:	4770      	bx	lr
 8008836:	eeb0 0a46 	vmov.f32	s0, s12
 800883a:	4770      	bx	lr
 800883c:	ad47d74e 	.word	0xad47d74e
 8008840:	310f74f6 	.word	0x310f74f6
 8008844:	3d2aaaab 	.word	0x3d2aaaab
 8008848:	3e999999 	.word	0x3e999999
 800884c:	b493f27c 	.word	0xb493f27c
 8008850:	37d00d01 	.word	0x37d00d01
 8008854:	bab60b61 	.word	0xbab60b61
 8008858:	3f480000 	.word	0x3f480000

0800885c <__kernel_rem_pio2f>:
 800885c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008860:	ed2d 8b04 	vpush	{d8-d9}
 8008864:	b0d9      	sub	sp, #356	; 0x164
 8008866:	4688      	mov	r8, r1
 8008868:	9002      	str	r0, [sp, #8]
 800886a:	49bb      	ldr	r1, [pc, #748]	; (8008b58 <__kernel_rem_pio2f+0x2fc>)
 800886c:	9866      	ldr	r0, [sp, #408]	; 0x198
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8008874:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8008878:	1e59      	subs	r1, r3, #1
 800887a:	1d13      	adds	r3, r2, #4
 800887c:	db27      	blt.n	80088ce <__kernel_rem_pio2f+0x72>
 800887e:	f1b2 0b03 	subs.w	fp, r2, #3
 8008882:	bf48      	it	mi
 8008884:	f102 0b04 	addmi.w	fp, r2, #4
 8008888:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800888c:	1c45      	adds	r5, r0, #1
 800888e:	00ec      	lsls	r4, r5, #3
 8008890:	1a47      	subs	r7, r0, r1
 8008892:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008896:	9403      	str	r4, [sp, #12]
 8008898:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800889c:	eb0a 0c01 	add.w	ip, sl, r1
 80088a0:	ae1c      	add	r6, sp, #112	; 0x70
 80088a2:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 80088a6:	2400      	movs	r4, #0
 80088a8:	4564      	cmp	r4, ip
 80088aa:	dd12      	ble.n	80088d2 <__kernel_rem_pio2f+0x76>
 80088ac:	9b01      	ldr	r3, [sp, #4]
 80088ae:	ac1c      	add	r4, sp, #112	; 0x70
 80088b0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80088b4:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 80088b8:	f04f 0c00 	mov.w	ip, #0
 80088bc:	45d4      	cmp	ip, sl
 80088be:	dc27      	bgt.n	8008910 <__kernel_rem_pio2f+0xb4>
 80088c0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80088c4:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 80088c8:	4627      	mov	r7, r4
 80088ca:	2600      	movs	r6, #0
 80088cc:	e016      	b.n	80088fc <__kernel_rem_pio2f+0xa0>
 80088ce:	2000      	movs	r0, #0
 80088d0:	e7dc      	b.n	800888c <__kernel_rem_pio2f+0x30>
 80088d2:	42e7      	cmn	r7, r4
 80088d4:	bf5d      	ittte	pl
 80088d6:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 80088da:	ee07 3a90 	vmovpl	s15, r3
 80088de:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80088e2:	eef0 7a47 	vmovmi.f32	s15, s14
 80088e6:	ece6 7a01 	vstmia	r6!, {s15}
 80088ea:	3401      	adds	r4, #1
 80088ec:	e7dc      	b.n	80088a8 <__kernel_rem_pio2f+0x4c>
 80088ee:	ecf9 6a01 	vldmia	r9!, {s13}
 80088f2:	ed97 7a00 	vldr	s14, [r7]
 80088f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80088fa:	3601      	adds	r6, #1
 80088fc:	428e      	cmp	r6, r1
 80088fe:	f1a7 0704 	sub.w	r7, r7, #4
 8008902:	ddf4      	ble.n	80088ee <__kernel_rem_pio2f+0x92>
 8008904:	eceb 7a01 	vstmia	fp!, {s15}
 8008908:	f10c 0c01 	add.w	ip, ip, #1
 800890c:	3404      	adds	r4, #4
 800890e:	e7d5      	b.n	80088bc <__kernel_rem_pio2f+0x60>
 8008910:	ab08      	add	r3, sp, #32
 8008912:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008916:	eddf 8a93 	vldr	s17, [pc, #588]	; 8008b64 <__kernel_rem_pio2f+0x308>
 800891a:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8008b60 <__kernel_rem_pio2f+0x304>
 800891e:	9304      	str	r3, [sp, #16]
 8008920:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8008924:	4656      	mov	r6, sl
 8008926:	00b3      	lsls	r3, r6, #2
 8008928:	9305      	str	r3, [sp, #20]
 800892a:	ab58      	add	r3, sp, #352	; 0x160
 800892c:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8008930:	ac08      	add	r4, sp, #32
 8008932:	ab44      	add	r3, sp, #272	; 0x110
 8008934:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8008938:	46a4      	mov	ip, r4
 800893a:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800893e:	4637      	mov	r7, r6
 8008940:	2f00      	cmp	r7, #0
 8008942:	f1a0 0004 	sub.w	r0, r0, #4
 8008946:	dc4f      	bgt.n	80089e8 <__kernel_rem_pio2f+0x18c>
 8008948:	4628      	mov	r0, r5
 800894a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800894e:	f000 fa8d 	bl	8008e6c <scalbnf>
 8008952:	eeb0 8a40 	vmov.f32	s16, s0
 8008956:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800895a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800895e:	f000 fa43 	bl	8008de8 <floorf>
 8008962:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008966:	eea0 8a67 	vfms.f32	s16, s0, s15
 800896a:	2d00      	cmp	r5, #0
 800896c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008970:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008974:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008978:	ee17 9a90 	vmov	r9, s15
 800897c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008980:	dd44      	ble.n	8008a0c <__kernel_rem_pio2f+0x1b0>
 8008982:	f106 3cff 	add.w	ip, r6, #4294967295
 8008986:	ab08      	add	r3, sp, #32
 8008988:	f1c5 0e08 	rsb	lr, r5, #8
 800898c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8008990:	fa47 f00e 	asr.w	r0, r7, lr
 8008994:	4481      	add	r9, r0
 8008996:	fa00 f00e 	lsl.w	r0, r0, lr
 800899a:	1a3f      	subs	r7, r7, r0
 800899c:	f1c5 0007 	rsb	r0, r5, #7
 80089a0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 80089a4:	4107      	asrs	r7, r0
 80089a6:	2f00      	cmp	r7, #0
 80089a8:	dd3f      	ble.n	8008a2a <__kernel_rem_pio2f+0x1ce>
 80089aa:	f04f 0e00 	mov.w	lr, #0
 80089ae:	f109 0901 	add.w	r9, r9, #1
 80089b2:	4673      	mov	r3, lr
 80089b4:	4576      	cmp	r6, lr
 80089b6:	dc6b      	bgt.n	8008a90 <__kernel_rem_pio2f+0x234>
 80089b8:	2d00      	cmp	r5, #0
 80089ba:	dd04      	ble.n	80089c6 <__kernel_rem_pio2f+0x16a>
 80089bc:	2d01      	cmp	r5, #1
 80089be:	d078      	beq.n	8008ab2 <__kernel_rem_pio2f+0x256>
 80089c0:	2d02      	cmp	r5, #2
 80089c2:	f000 8081 	beq.w	8008ac8 <__kernel_rem_pio2f+0x26c>
 80089c6:	2f02      	cmp	r7, #2
 80089c8:	d12f      	bne.n	8008a2a <__kernel_rem_pio2f+0x1ce>
 80089ca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80089ce:	ee30 8a48 	vsub.f32	s16, s0, s16
 80089d2:	b353      	cbz	r3, 8008a2a <__kernel_rem_pio2f+0x1ce>
 80089d4:	4628      	mov	r0, r5
 80089d6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80089da:	f000 fa47 	bl	8008e6c <scalbnf>
 80089de:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80089e2:	ee38 8a40 	vsub.f32	s16, s16, s0
 80089e6:	e020      	b.n	8008a2a <__kernel_rem_pio2f+0x1ce>
 80089e8:	ee60 7a28 	vmul.f32	s15, s0, s17
 80089ec:	3f01      	subs	r7, #1
 80089ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80089f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80089f6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80089fa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80089fe:	ecac 0a01 	vstmia	ip!, {s0}
 8008a02:	ed90 0a00 	vldr	s0, [r0]
 8008a06:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008a0a:	e799      	b.n	8008940 <__kernel_rem_pio2f+0xe4>
 8008a0c:	d105      	bne.n	8008a1a <__kernel_rem_pio2f+0x1be>
 8008a0e:	1e70      	subs	r0, r6, #1
 8008a10:	ab08      	add	r3, sp, #32
 8008a12:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8008a16:	11ff      	asrs	r7, r7, #7
 8008a18:	e7c5      	b.n	80089a6 <__kernel_rem_pio2f+0x14a>
 8008a1a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008a1e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a26:	da31      	bge.n	8008a8c <__kernel_rem_pio2f+0x230>
 8008a28:	2700      	movs	r7, #0
 8008a2a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a32:	f040 809b 	bne.w	8008b6c <__kernel_rem_pio2f+0x310>
 8008a36:	1e74      	subs	r4, r6, #1
 8008a38:	46a4      	mov	ip, r4
 8008a3a:	2000      	movs	r0, #0
 8008a3c:	45d4      	cmp	ip, sl
 8008a3e:	da4a      	bge.n	8008ad6 <__kernel_rem_pio2f+0x27a>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d07a      	beq.n	8008b3a <__kernel_rem_pio2f+0x2de>
 8008a44:	ab08      	add	r3, sp, #32
 8008a46:	3d08      	subs	r5, #8
 8008a48:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f000 8081 	beq.w	8008b54 <__kernel_rem_pio2f+0x2f8>
 8008a52:	4628      	mov	r0, r5
 8008a54:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008a58:	00a5      	lsls	r5, r4, #2
 8008a5a:	f000 fa07 	bl	8008e6c <scalbnf>
 8008a5e:	aa44      	add	r2, sp, #272	; 0x110
 8008a60:	1d2b      	adds	r3, r5, #4
 8008a62:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8008b64 <__kernel_rem_pio2f+0x308>
 8008a66:	18d1      	adds	r1, r2, r3
 8008a68:	4622      	mov	r2, r4
 8008a6a:	2a00      	cmp	r2, #0
 8008a6c:	f280 80ae 	bge.w	8008bcc <__kernel_rem_pio2f+0x370>
 8008a70:	4622      	mov	r2, r4
 8008a72:	2a00      	cmp	r2, #0
 8008a74:	f2c0 80cc 	blt.w	8008c10 <__kernel_rem_pio2f+0x3b4>
 8008a78:	a944      	add	r1, sp, #272	; 0x110
 8008a7a:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008a7e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8008b5c <__kernel_rem_pio2f+0x300>
 8008a82:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008a86:	2000      	movs	r0, #0
 8008a88:	1aa1      	subs	r1, r4, r2
 8008a8a:	e0b6      	b.n	8008bfa <__kernel_rem_pio2f+0x39e>
 8008a8c:	2702      	movs	r7, #2
 8008a8e:	e78c      	b.n	80089aa <__kernel_rem_pio2f+0x14e>
 8008a90:	6820      	ldr	r0, [r4, #0]
 8008a92:	b94b      	cbnz	r3, 8008aa8 <__kernel_rem_pio2f+0x24c>
 8008a94:	b118      	cbz	r0, 8008a9e <__kernel_rem_pio2f+0x242>
 8008a96:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008a9a:	6020      	str	r0, [r4, #0]
 8008a9c:	2001      	movs	r0, #1
 8008a9e:	f10e 0e01 	add.w	lr, lr, #1
 8008aa2:	3404      	adds	r4, #4
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	e785      	b.n	80089b4 <__kernel_rem_pio2f+0x158>
 8008aa8:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8008aac:	6020      	str	r0, [r4, #0]
 8008aae:	4618      	mov	r0, r3
 8008ab0:	e7f5      	b.n	8008a9e <__kernel_rem_pio2f+0x242>
 8008ab2:	1e74      	subs	r4, r6, #1
 8008ab4:	a808      	add	r0, sp, #32
 8008ab6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008aba:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008abe:	f10d 0c20 	add.w	ip, sp, #32
 8008ac2:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8008ac6:	e77e      	b.n	80089c6 <__kernel_rem_pio2f+0x16a>
 8008ac8:	1e74      	subs	r4, r6, #1
 8008aca:	a808      	add	r0, sp, #32
 8008acc:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008ad0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008ad4:	e7f3      	b.n	8008abe <__kernel_rem_pio2f+0x262>
 8008ad6:	ab08      	add	r3, sp, #32
 8008ad8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8008adc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ae0:	4318      	orrs	r0, r3
 8008ae2:	e7ab      	b.n	8008a3c <__kernel_rem_pio2f+0x1e0>
 8008ae4:	f10c 0c01 	add.w	ip, ip, #1
 8008ae8:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8008aec:	2c00      	cmp	r4, #0
 8008aee:	d0f9      	beq.n	8008ae4 <__kernel_rem_pio2f+0x288>
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8008af6:	eb0d 0003 	add.w	r0, sp, r3
 8008afa:	9b01      	ldr	r3, [sp, #4]
 8008afc:	18f4      	adds	r4, r6, r3
 8008afe:	ab1c      	add	r3, sp, #112	; 0x70
 8008b00:	1c77      	adds	r7, r6, #1
 8008b02:	384c      	subs	r0, #76	; 0x4c
 8008b04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008b08:	4466      	add	r6, ip
 8008b0a:	42be      	cmp	r6, r7
 8008b0c:	f6ff af0b 	blt.w	8008926 <__kernel_rem_pio2f+0xca>
 8008b10:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8008b14:	f8dd e008 	ldr.w	lr, [sp, #8]
 8008b18:	ee07 3a90 	vmov	s15, r3
 8008b1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b20:	f04f 0c00 	mov.w	ip, #0
 8008b24:	ece4 7a01 	vstmia	r4!, {s15}
 8008b28:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008b2c:	46a1      	mov	r9, r4
 8008b2e:	458c      	cmp	ip, r1
 8008b30:	dd07      	ble.n	8008b42 <__kernel_rem_pio2f+0x2e6>
 8008b32:	ece0 7a01 	vstmia	r0!, {s15}
 8008b36:	3701      	adds	r7, #1
 8008b38:	e7e7      	b.n	8008b0a <__kernel_rem_pio2f+0x2ae>
 8008b3a:	9804      	ldr	r0, [sp, #16]
 8008b3c:	f04f 0c01 	mov.w	ip, #1
 8008b40:	e7d2      	b.n	8008ae8 <__kernel_rem_pio2f+0x28c>
 8008b42:	ecfe 6a01 	vldmia	lr!, {s13}
 8008b46:	ed39 7a01 	vldmdb	r9!, {s14}
 8008b4a:	f10c 0c01 	add.w	ip, ip, #1
 8008b4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008b52:	e7ec      	b.n	8008b2e <__kernel_rem_pio2f+0x2d2>
 8008b54:	3c01      	subs	r4, #1
 8008b56:	e775      	b.n	8008a44 <__kernel_rem_pio2f+0x1e8>
 8008b58:	08009748 	.word	0x08009748
 8008b5c:	0800971c 	.word	0x0800971c
 8008b60:	43800000 	.word	0x43800000
 8008b64:	3b800000 	.word	0x3b800000
 8008b68:	00000000 	.word	0x00000000
 8008b6c:	9b03      	ldr	r3, [sp, #12]
 8008b6e:	eeb0 0a48 	vmov.f32	s0, s16
 8008b72:	1a98      	subs	r0, r3, r2
 8008b74:	f000 f97a 	bl	8008e6c <scalbnf>
 8008b78:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008b60 <__kernel_rem_pio2f+0x304>
 8008b7c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b84:	db19      	blt.n	8008bba <__kernel_rem_pio2f+0x35e>
 8008b86:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8008b64 <__kernel_rem_pio2f+0x308>
 8008b8a:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008b8e:	aa08      	add	r2, sp, #32
 8008b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b94:	1c74      	adds	r4, r6, #1
 8008b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b9a:	3508      	adds	r5, #8
 8008b9c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008ba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ba4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008ba8:	ee10 3a10 	vmov	r3, s0
 8008bac:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008bb0:	ee17 3a90 	vmov	r3, s15
 8008bb4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008bb8:	e74b      	b.n	8008a52 <__kernel_rem_pio2f+0x1f6>
 8008bba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008bbe:	aa08      	add	r2, sp, #32
 8008bc0:	ee10 3a10 	vmov	r3, s0
 8008bc4:	4634      	mov	r4, r6
 8008bc6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008bca:	e742      	b.n	8008a52 <__kernel_rem_pio2f+0x1f6>
 8008bcc:	a808      	add	r0, sp, #32
 8008bce:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8008bd2:	9001      	str	r0, [sp, #4]
 8008bd4:	ee07 0a90 	vmov	s15, r0
 8008bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bdc:	3a01      	subs	r2, #1
 8008bde:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008be2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008be6:	ed61 7a01 	vstmdb	r1!, {s15}
 8008bea:	e73e      	b.n	8008a6a <__kernel_rem_pio2f+0x20e>
 8008bec:	ecfc 6a01 	vldmia	ip!, {s13}
 8008bf0:	ecb6 7a01 	vldmia	r6!, {s14}
 8008bf4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008bf8:	3001      	adds	r0, #1
 8008bfa:	4550      	cmp	r0, sl
 8008bfc:	dc01      	bgt.n	8008c02 <__kernel_rem_pio2f+0x3a6>
 8008bfe:	4288      	cmp	r0, r1
 8008c00:	ddf4      	ble.n	8008bec <__kernel_rem_pio2f+0x390>
 8008c02:	a858      	add	r0, sp, #352	; 0x160
 8008c04:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c08:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8008c0c:	3a01      	subs	r2, #1
 8008c0e:	e730      	b.n	8008a72 <__kernel_rem_pio2f+0x216>
 8008c10:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8008c12:	2a02      	cmp	r2, #2
 8008c14:	dc09      	bgt.n	8008c2a <__kernel_rem_pio2f+0x3ce>
 8008c16:	2a00      	cmp	r2, #0
 8008c18:	dc2a      	bgt.n	8008c70 <__kernel_rem_pio2f+0x414>
 8008c1a:	d043      	beq.n	8008ca4 <__kernel_rem_pio2f+0x448>
 8008c1c:	f009 0007 	and.w	r0, r9, #7
 8008c20:	b059      	add	sp, #356	; 0x164
 8008c22:	ecbd 8b04 	vpop	{d8-d9}
 8008c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c2a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8008c2c:	2b03      	cmp	r3, #3
 8008c2e:	d1f5      	bne.n	8008c1c <__kernel_rem_pio2f+0x3c0>
 8008c30:	ab30      	add	r3, sp, #192	; 0xc0
 8008c32:	442b      	add	r3, r5
 8008c34:	461a      	mov	r2, r3
 8008c36:	4619      	mov	r1, r3
 8008c38:	4620      	mov	r0, r4
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	f1a1 0104 	sub.w	r1, r1, #4
 8008c40:	dc51      	bgt.n	8008ce6 <__kernel_rem_pio2f+0x48a>
 8008c42:	4621      	mov	r1, r4
 8008c44:	2901      	cmp	r1, #1
 8008c46:	f1a2 0204 	sub.w	r2, r2, #4
 8008c4a:	dc5c      	bgt.n	8008d06 <__kernel_rem_pio2f+0x4aa>
 8008c4c:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008c50:	3304      	adds	r3, #4
 8008c52:	2c01      	cmp	r4, #1
 8008c54:	dc67      	bgt.n	8008d26 <__kernel_rem_pio2f+0x4ca>
 8008c56:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8008c5a:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8008c5e:	2f00      	cmp	r7, #0
 8008c60:	d167      	bne.n	8008d32 <__kernel_rem_pio2f+0x4d6>
 8008c62:	edc8 6a00 	vstr	s13, [r8]
 8008c66:	ed88 7a01 	vstr	s14, [r8, #4]
 8008c6a:	edc8 7a02 	vstr	s15, [r8, #8]
 8008c6e:	e7d5      	b.n	8008c1c <__kernel_rem_pio2f+0x3c0>
 8008c70:	aa30      	add	r2, sp, #192	; 0xc0
 8008c72:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008c76:	4413      	add	r3, r2
 8008c78:	4622      	mov	r2, r4
 8008c7a:	2a00      	cmp	r2, #0
 8008c7c:	da24      	bge.n	8008cc8 <__kernel_rem_pio2f+0x46c>
 8008c7e:	b34f      	cbz	r7, 8008cd4 <__kernel_rem_pio2f+0x478>
 8008c80:	eef1 7a47 	vneg.f32	s15, s14
 8008c84:	edc8 7a00 	vstr	s15, [r8]
 8008c88:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008c8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c90:	aa31      	add	r2, sp, #196	; 0xc4
 8008c92:	2301      	movs	r3, #1
 8008c94:	429c      	cmp	r4, r3
 8008c96:	da20      	bge.n	8008cda <__kernel_rem_pio2f+0x47e>
 8008c98:	b10f      	cbz	r7, 8008c9e <__kernel_rem_pio2f+0x442>
 8008c9a:	eef1 7a67 	vneg.f32	s15, s15
 8008c9e:	edc8 7a01 	vstr	s15, [r8, #4]
 8008ca2:	e7bb      	b.n	8008c1c <__kernel_rem_pio2f+0x3c0>
 8008ca4:	aa30      	add	r2, sp, #192	; 0xc0
 8008ca6:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8008b68 <__kernel_rem_pio2f+0x30c>
 8008caa:	4413      	add	r3, r2
 8008cac:	2c00      	cmp	r4, #0
 8008cae:	da05      	bge.n	8008cbc <__kernel_rem_pio2f+0x460>
 8008cb0:	b10f      	cbz	r7, 8008cb6 <__kernel_rem_pio2f+0x45a>
 8008cb2:	eef1 7a67 	vneg.f32	s15, s15
 8008cb6:	edc8 7a00 	vstr	s15, [r8]
 8008cba:	e7af      	b.n	8008c1c <__kernel_rem_pio2f+0x3c0>
 8008cbc:	ed33 7a01 	vldmdb	r3!, {s14}
 8008cc0:	3c01      	subs	r4, #1
 8008cc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cc6:	e7f1      	b.n	8008cac <__kernel_rem_pio2f+0x450>
 8008cc8:	ed73 7a01 	vldmdb	r3!, {s15}
 8008ccc:	3a01      	subs	r2, #1
 8008cce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008cd2:	e7d2      	b.n	8008c7a <__kernel_rem_pio2f+0x41e>
 8008cd4:	eef0 7a47 	vmov.f32	s15, s14
 8008cd8:	e7d4      	b.n	8008c84 <__kernel_rem_pio2f+0x428>
 8008cda:	ecb2 7a01 	vldmia	r2!, {s14}
 8008cde:	3301      	adds	r3, #1
 8008ce0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ce4:	e7d6      	b.n	8008c94 <__kernel_rem_pio2f+0x438>
 8008ce6:	edd1 7a00 	vldr	s15, [r1]
 8008cea:	edd1 6a01 	vldr	s13, [r1, #4]
 8008cee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008cf2:	3801      	subs	r0, #1
 8008cf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008cf8:	ed81 7a00 	vstr	s14, [r1]
 8008cfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d00:	edc1 7a01 	vstr	s15, [r1, #4]
 8008d04:	e799      	b.n	8008c3a <__kernel_rem_pio2f+0x3de>
 8008d06:	edd2 7a00 	vldr	s15, [r2]
 8008d0a:	edd2 6a01 	vldr	s13, [r2, #4]
 8008d0e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008d12:	3901      	subs	r1, #1
 8008d14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d18:	ed82 7a00 	vstr	s14, [r2]
 8008d1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d20:	edc2 7a01 	vstr	s15, [r2, #4]
 8008d24:	e78e      	b.n	8008c44 <__kernel_rem_pio2f+0x3e8>
 8008d26:	ed33 7a01 	vldmdb	r3!, {s14}
 8008d2a:	3c01      	subs	r4, #1
 8008d2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d30:	e78f      	b.n	8008c52 <__kernel_rem_pio2f+0x3f6>
 8008d32:	eef1 6a66 	vneg.f32	s13, s13
 8008d36:	eeb1 7a47 	vneg.f32	s14, s14
 8008d3a:	edc8 6a00 	vstr	s13, [r8]
 8008d3e:	ed88 7a01 	vstr	s14, [r8, #4]
 8008d42:	eef1 7a67 	vneg.f32	s15, s15
 8008d46:	e790      	b.n	8008c6a <__kernel_rem_pio2f+0x40e>

08008d48 <__kernel_sinf>:
 8008d48:	ee10 3a10 	vmov	r3, s0
 8008d4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d50:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008d54:	da04      	bge.n	8008d60 <__kernel_sinf+0x18>
 8008d56:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008d5a:	ee17 3a90 	vmov	r3, s15
 8008d5e:	b35b      	cbz	r3, 8008db8 <__kernel_sinf+0x70>
 8008d60:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008d64:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008dbc <__kernel_sinf+0x74>
 8008d68:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008dc0 <__kernel_sinf+0x78>
 8008d6c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008d70:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008dc4 <__kernel_sinf+0x7c>
 8008d74:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008d78:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008dc8 <__kernel_sinf+0x80>
 8008d7c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008d80:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008dcc <__kernel_sinf+0x84>
 8008d84:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008d88:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008d8c:	b930      	cbnz	r0, 8008d9c <__kernel_sinf+0x54>
 8008d8e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8008dd0 <__kernel_sinf+0x88>
 8008d92:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008d96:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008d9a:	4770      	bx	lr
 8008d9c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008da0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008da4:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008da8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008dac:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008dd4 <__kernel_sinf+0x8c>
 8008db0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008db4:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	2f2ec9d3 	.word	0x2f2ec9d3
 8008dc0:	b2d72f34 	.word	0xb2d72f34
 8008dc4:	3638ef1b 	.word	0x3638ef1b
 8008dc8:	b9500d01 	.word	0xb9500d01
 8008dcc:	3c088889 	.word	0x3c088889
 8008dd0:	be2aaaab 	.word	0xbe2aaaab
 8008dd4:	3e2aaaab 	.word	0x3e2aaaab

08008dd8 <fabsf>:
 8008dd8:	ee10 3a10 	vmov	r3, s0
 8008ddc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008de0:	ee00 3a10 	vmov	s0, r3
 8008de4:	4770      	bx	lr
	...

08008de8 <floorf>:
 8008de8:	ee10 3a10 	vmov	r3, s0
 8008dec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008df0:	3a7f      	subs	r2, #127	; 0x7f
 8008df2:	2a16      	cmp	r2, #22
 8008df4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008df8:	dc2a      	bgt.n	8008e50 <floorf+0x68>
 8008dfa:	2a00      	cmp	r2, #0
 8008dfc:	da11      	bge.n	8008e22 <floorf+0x3a>
 8008dfe:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008e60 <floorf+0x78>
 8008e02:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e06:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e0e:	dd05      	ble.n	8008e1c <floorf+0x34>
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	da23      	bge.n	8008e5c <floorf+0x74>
 8008e14:	4a13      	ldr	r2, [pc, #76]	; (8008e64 <floorf+0x7c>)
 8008e16:	2900      	cmp	r1, #0
 8008e18:	bf18      	it	ne
 8008e1a:	4613      	movne	r3, r2
 8008e1c:	ee00 3a10 	vmov	s0, r3
 8008e20:	4770      	bx	lr
 8008e22:	4911      	ldr	r1, [pc, #68]	; (8008e68 <floorf+0x80>)
 8008e24:	4111      	asrs	r1, r2
 8008e26:	420b      	tst	r3, r1
 8008e28:	d0fa      	beq.n	8008e20 <floorf+0x38>
 8008e2a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008e60 <floorf+0x78>
 8008e2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e32:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3a:	ddef      	ble.n	8008e1c <floorf+0x34>
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	bfbe      	ittt	lt
 8008e40:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008e44:	fa40 f202 	asrlt.w	r2, r0, r2
 8008e48:	189b      	addlt	r3, r3, r2
 8008e4a:	ea23 0301 	bic.w	r3, r3, r1
 8008e4e:	e7e5      	b.n	8008e1c <floorf+0x34>
 8008e50:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008e54:	d3e4      	bcc.n	8008e20 <floorf+0x38>
 8008e56:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008e5a:	4770      	bx	lr
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	e7dd      	b.n	8008e1c <floorf+0x34>
 8008e60:	7149f2ca 	.word	0x7149f2ca
 8008e64:	bf800000 	.word	0xbf800000
 8008e68:	007fffff 	.word	0x007fffff

08008e6c <scalbnf>:
 8008e6c:	ee10 3a10 	vmov	r3, s0
 8008e70:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008e74:	d025      	beq.n	8008ec2 <scalbnf+0x56>
 8008e76:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008e7a:	d302      	bcc.n	8008e82 <scalbnf+0x16>
 8008e7c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008e80:	4770      	bx	lr
 8008e82:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008e86:	d122      	bne.n	8008ece <scalbnf+0x62>
 8008e88:	4b2a      	ldr	r3, [pc, #168]	; (8008f34 <scalbnf+0xc8>)
 8008e8a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8008f38 <scalbnf+0xcc>
 8008e8e:	4298      	cmp	r0, r3
 8008e90:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008e94:	db16      	blt.n	8008ec4 <scalbnf+0x58>
 8008e96:	ee10 3a10 	vmov	r3, s0
 8008e9a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008e9e:	3a19      	subs	r2, #25
 8008ea0:	4402      	add	r2, r0
 8008ea2:	2afe      	cmp	r2, #254	; 0xfe
 8008ea4:	dd15      	ble.n	8008ed2 <scalbnf+0x66>
 8008ea6:	ee10 3a10 	vmov	r3, s0
 8008eaa:	eddf 7a24 	vldr	s15, [pc, #144]	; 8008f3c <scalbnf+0xd0>
 8008eae:	eddf 6a24 	vldr	s13, [pc, #144]	; 8008f40 <scalbnf+0xd4>
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	eeb0 7a67 	vmov.f32	s14, s15
 8008eb8:	bfb8      	it	lt
 8008eba:	eef0 7a66 	vmovlt.f32	s15, s13
 8008ebe:	ee27 0a27 	vmul.f32	s0, s14, s15
 8008ec2:	4770      	bx	lr
 8008ec4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008f44 <scalbnf+0xd8>
 8008ec8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008ecc:	4770      	bx	lr
 8008ece:	0dd2      	lsrs	r2, r2, #23
 8008ed0:	e7e6      	b.n	8008ea0 <scalbnf+0x34>
 8008ed2:	2a00      	cmp	r2, #0
 8008ed4:	dd06      	ble.n	8008ee4 <scalbnf+0x78>
 8008ed6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008eda:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008ede:	ee00 3a10 	vmov	s0, r3
 8008ee2:	4770      	bx	lr
 8008ee4:	f112 0f16 	cmn.w	r2, #22
 8008ee8:	da1a      	bge.n	8008f20 <scalbnf+0xb4>
 8008eea:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008eee:	4298      	cmp	r0, r3
 8008ef0:	ee10 3a10 	vmov	r3, s0
 8008ef4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ef8:	dd0a      	ble.n	8008f10 <scalbnf+0xa4>
 8008efa:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8008f3c <scalbnf+0xd0>
 8008efe:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008f40 <scalbnf+0xd4>
 8008f02:	eef0 7a40 	vmov.f32	s15, s0
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	bf18      	it	ne
 8008f0a:	eeb0 0a47 	vmovne.f32	s0, s14
 8008f0e:	e7db      	b.n	8008ec8 <scalbnf+0x5c>
 8008f10:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8008f44 <scalbnf+0xd8>
 8008f14:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8008f48 <scalbnf+0xdc>
 8008f18:	eef0 7a40 	vmov.f32	s15, s0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	e7f3      	b.n	8008f08 <scalbnf+0x9c>
 8008f20:	3219      	adds	r2, #25
 8008f22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008f26:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008f2a:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008f4c <scalbnf+0xe0>
 8008f2e:	ee07 3a10 	vmov	s14, r3
 8008f32:	e7c4      	b.n	8008ebe <scalbnf+0x52>
 8008f34:	ffff3cb0 	.word	0xffff3cb0
 8008f38:	4c000000 	.word	0x4c000000
 8008f3c:	7149f2ca 	.word	0x7149f2ca
 8008f40:	f149f2ca 	.word	0xf149f2ca
 8008f44:	0da24260 	.word	0x0da24260
 8008f48:	8da24260 	.word	0x8da24260
 8008f4c:	33000000 	.word	0x33000000

08008f50 <_init>:
 8008f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f52:	bf00      	nop
 8008f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f56:	bc08      	pop	{r3}
 8008f58:	469e      	mov	lr, r3
 8008f5a:	4770      	bx	lr

08008f5c <_fini>:
 8008f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f5e:	bf00      	nop
 8008f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f62:	bc08      	pop	{r3}
 8008f64:	469e      	mov	lr, r3
 8008f66:	4770      	bx	lr
