// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module AND_prev (
B,A,GND,VDD,OUT );
input  B;
input  A;
input  GND;
input  VDD;
output  OUT;
wire VDD;
wire A;
wire net42;
wire OUT;
wire GND;
wire B;

nmos1v    
 NM0  ( .S( A ), .G( B ), .B( GND ), .D( OUT ) );

nmos1v    
 NM1  ( .S( GND ), .G( net42 ), .B( GND ), .D( OUT ) );

pmos1v    
 PM0  ( .S( A ), .G( net42 ), .B( VDD ), .D( OUT ) );

INV    
 I0  ( .VDD( VDD ), .Vin( B ), .Vout( net42 ), .GND( GND ) );

endmodule

