Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar  6 14:54:01 2020
| Host         : ensc-pit-w35 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 294 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 929 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.460       -2.460                      1                 2560        0.069        0.000                      0                 2560        3.000        0.000                       0                   681  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.137}      16.274          61.447          
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}     39.722          25.175          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           6.633        0.000                      0                 1998        0.069        0.000                      0                 1998        6.887        0.000                       0                   541  
  vgaclk_dkong_clk_wiz_0_0           32.683        0.000                      0                  561        0.122        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
coreclk_dkong_clk_wiz_0_0  vgaclk_dkong_clk_wiz_0_0        -2.460       -2.460                      1                    1        0.150        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.580ns (6.655%)  route 8.135ns (93.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 17.926 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          7.840    10.455    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.649    17.926    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.940    
                         clock uncertainty           -0.115    17.825    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.088    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.580ns (6.928%)  route 7.791ns (93.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 17.920 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          7.496    10.111    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.643    17.920    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.934    
                         clock uncertainty           -0.115    17.819    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.082    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 0.580ns (6.966%)  route 7.746ns (93.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 17.931 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          7.451    10.066    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.654    17.931    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.945    
                         clock uncertainty           -0.115    17.830    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.093    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 0.580ns (7.224%)  route 7.449ns (92.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 17.933 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          7.154     9.769    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.656    17.933    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.947    
                         clock uncertainty           -0.115    17.832    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.095    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.580ns (7.341%)  route 7.320ns (92.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 17.926 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          7.025     9.640    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.649    17.926    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.940    
                         clock uncertainty           -0.115    17.825    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.088    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.580ns (7.628%)  route 7.023ns (92.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 17.931 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.295     2.491    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          6.728     9.343    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.654    17.931    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.945    
                         clock uncertainty           -0.115    17.830    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    17.093    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.642ns (8.386%)  route 7.014ns (91.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 17.847 - 16.274 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.724     1.727    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.518     2.245 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.754     3.999    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.123 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=413, routed)         5.260     9.383    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/SR[0]
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.570    17.847    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism              0.014    17.861    
                         clock uncertainty           -0.115    17.747    
    SLICE_X20Y15         FDRE (Setup_fdre_C_R)       -0.524    17.223    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[-1]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.642ns (8.386%)  route 7.014ns (91.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 17.847 - 16.274 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.724     1.727    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.518     2.245 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.754     3.999    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.123 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=413, routed)         5.260     9.383    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/SR[0]
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[-1]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.570    17.847    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[-1]/C
                         clock pessimism              0.014    17.861    
                         clock uncertainty           -0.115    17.747    
    SLICE_X20Y15         FDRE (Setup_fdre_C_R)       -0.524    17.223    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[-1]
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.642ns (8.386%)  route 7.014ns (91.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 17.847 - 16.274 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.724     1.727    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.518     2.245 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.754     3.999    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.123 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=413, routed)         5.260     9.383    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/SR[0]
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.570    17.847    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X20Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[0]/C
                         clock pessimism              0.014    17.861    
                         clock uncertainty           -0.115    17.747    
    SLICE_X20Y15         FDRE (Setup_fdre_C_R)       -0.524    17.223    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 0.580ns (7.767%)  route 6.888ns (92.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 17.926 - 16.274 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.737     1.740    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X25Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     2.196 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/Q
                         net (fo=1, routed)           0.635     2.831    dkong_i/framedoubler_slow_0/inst/in_r[0]
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.955 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_9/O
                         net (fo=28, routed)          6.253     9.208    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.649    17.926    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.940    
                         clock uncertainty           -0.115    17.825    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    17.088    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  7.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.112%)  route 0.165ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X23Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[2]/Q
                         net (fo=4, routed)           0.165     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.888     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.638    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.821    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.581     0.583    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X59Y45         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.779    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X59Y45         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.850     0.852    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X59Y45         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.583    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.075     0.658    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.581     0.583    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y44         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     0.790    dkong_i/proc_sys_reset_0/U0/EXT_LPF/p_3_out[1]
    SLICE_X59Y44         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.850     0.852    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y44         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.078     0.661    dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.993%)  route 0.172ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.580     0.582    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X23Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[6]/Q
                         net (fo=1, routed)           0.172     0.895    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/D
    SLICE_X20Y26         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.847     0.849    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/WCLK
    SLICE_X20Y26         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.233     0.616    
    SLICE_X20Y26         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.762    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.559%)  route 0.175ns (55.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.580     0.582    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X23Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/Q
                         net (fo=1, routed)           0.175     0.898    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/D
    SLICE_X20Y26         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.847     0.849    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/WCLK
    SLICE_X20Y26         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.233     0.616    
    SLICE_X20Y26         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.760    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.217%)  route 0.215ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X22Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[6]/Q
                         net (fo=4, routed)           0.215     0.964    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.888     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.638    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.821    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.927%)  route 0.218ns (57.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X22Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[5]/Q
                         net (fo=4, routed)           0.218     0.967    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.888     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.638    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.821    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7d/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.580     0.582    dkong_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X59Y40         FDSE                                         r  dkong_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDSE (Prop_fdse_C_Q)         0.141     0.723 f  dkong_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=6, routed)           0.101     0.824    dkong_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.869 r  dkong_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     0.869    dkong_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X58Y40         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.849     0.851    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.256     0.595    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.120     0.715    dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.865%)  route 0.504ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.583     0.585    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X64Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/Q
                         net (fo=30, routed)          0.504     1.229    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.889     0.891    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.891    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.074    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/vtiming_fc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.580     0.582    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X21Y24         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/vtiming_fc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/vtiming_fc_reg[3]/Q
                         net (fo=1, routed)           0.052     0.775    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/sprite_vpos_reg[7][3]
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.820 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/sprite_vpos0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.820    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad_n_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.884 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.884    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos0[3]
    SLICE_X20Y24         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.846     0.848    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X20Y24         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos_reg[3]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X20Y24         FDRE (Hold_fdre_C_D)         0.134     0.729    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.137 }
Period(ns):         16.274
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.274      13.330     RAMB36_X1Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X3Y9      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X3Y11     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X2Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X4Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X4Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X4Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.274      197.086    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X20Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y26     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.137       6.887      SLICE_X22Y27     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.683ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 2.031ns (29.740%)  route 4.798ns (70.260%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 41.341 - 39.722 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.787     1.790    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.672 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.231     4.904    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[53]
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.028 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.028    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     5.273 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.273    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     5.377 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.753     7.130    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_2
    SLICE_X90Y38         LUT3 (Prop_lut3_I2_O)        0.345     7.475 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.814     8.289    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X90Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.620 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     8.620    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X90Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.616    41.341    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.014    41.355    
                         clock uncertainty           -0.131    41.224    
    SLICE_X90Y38         FDRE (Setup_fdre_C_D)        0.079    41.303    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.303    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 32.683    

Slack (MET) :             32.742ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.794ns (26.495%)  route 4.977ns (73.505%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 41.342 - 39.722 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.787     1.790    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.672 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.202     4.875    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[50]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.999    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     5.246 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.246    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X50Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.344 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.710     7.054    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_5
    SLICE_X89Y40         LUT6 (Prop_lut6_I5_O)        0.319     7.373 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           1.065     8.438    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.562 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.562    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.617    41.342    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.014    41.356    
                         clock uncertainty           -0.131    41.225    
    SLICE_X90Y40         FDRE (Setup_fdre_C_D)        0.079    41.304    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.304    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 32.742    

Slack (MET) :             32.837ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 1.795ns (27.494%)  route 4.734ns (72.506%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 41.341 - 39.722 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.787     1.790    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.672 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.098     4.770    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[55]
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.894 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.894    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X53Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     5.139 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.139    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X53Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     5.243 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.676     6.920    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_0
    SLICE_X90Y39         LUT4 (Prop_lut4_I0_O)        0.316     7.236 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.483     7.719    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X90Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.843 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.476     8.319    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X91Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.616    41.341    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X91Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.014    41.355    
                         clock uncertainty           -0.131    41.224    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)       -0.067    41.157    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         41.157    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 32.837    

Slack (MET) :             32.852ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.795ns (26.940%)  route 4.868ns (73.060%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 41.342 - 39.722 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.787     1.790    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.672 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.238     4.911    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[48]
    SLICE_X52Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.035 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.035    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X52Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.280 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.280    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X52Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.384 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.949     7.332    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_7
    SLICE_X89Y40         LUT6 (Prop_lut6_I5_O)        0.316     7.648 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2/O
                         net (fo=1, routed)           0.681     8.330    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2_n_0
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.454 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.454    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1_n_0
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.617    41.342    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/C
                         clock pessimism              0.014    41.356    
                         clock uncertainty           -0.131    41.225    
    SLICE_X90Y40         FDRE (Setup_fdre_C_D)        0.081    41.306    dkong_i/framedoubler_slow_0/inst/out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         41.306    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 32.852    

Slack (MET) :             33.054ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.795ns (27.806%)  route 4.660ns (72.194%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.340 - 39.722 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.787     1.790    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.672 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.926     4.598    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[54]
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.722 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.722    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     4.967 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.967    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.071 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           2.318     7.389    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_1
    SLICE_X90Y38         LUT3 (Prop_lut3_I2_O)        0.316     7.705 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           0.416     8.122    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X90Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.246 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     8.246    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X90Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.615    41.340    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.014    41.354    
                         clock uncertainty           -0.131    41.223    
    SLICE_X90Y37         FDRE (Setup_fdre_C_D)        0.077    41.300    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.300    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 33.054    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.757ns (27.954%)  route 4.528ns (72.046%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 41.342 - 39.722 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.791     1.794    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.676 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.890     4.567    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[97]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.691 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.691    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     4.908 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.908    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X53Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     5.002 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.527     6.529    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_6
    SLICE_X89Y40         LUT6 (Prop_lut6_I5_O)        0.316     6.845 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           1.111     7.956    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X90Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.080 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.080    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.617    41.342    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.014    41.356    
                         clock uncertainty           -0.131    41.225    
    SLICE_X90Y40         FDRE (Setup_fdre_C_D)        0.079    41.304    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.304    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.645ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.991ns (33.414%)  route 3.968ns (66.586%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.340 - 39.722 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.697     1.700    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.582 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.054     4.637    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.761    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.006    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X51Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.607     6.716    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_4
    SLICE_X90Y38         LUT3 (Prop_lut3_I2_O)        0.308     7.024 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.307     7.331    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X90Y37         LUT6 (Prop_lut6_I5_O)        0.328     7.659 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.659    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X90Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.615    41.340    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.014    41.354    
                         clock uncertainty           -0.131    41.223    
    SLICE_X90Y37         FDRE (Setup_fdre_C_D)        0.081    41.304    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.304    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 33.645    

Slack (MET) :             33.696ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.518ns (10.106%)  route 4.608ns (89.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 41.242 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/Q
                         net (fo=32, routed)          4.608     6.863    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.518    41.242    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.256    
                         clock uncertainty           -0.131    41.125    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.559    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.559    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 33.696    

Slack (MET) :             33.797ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.518ns (10.129%)  route 4.596ns (89.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.331 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/Q
                         net (fo=32, routed)          4.596     6.851    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607    41.331    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.345    
                         clock uncertainty           -0.131    41.214    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.648    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 33.797    

Slack (MET) :             34.040ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.518ns (10.820%)  route 4.270ns (89.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.248 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/Q
                         net (fo=32, routed)          4.270     6.525    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.524    41.248    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.262    
                         clock uncertainty           -0.131    41.131    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.565    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.565    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 34.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.589     0.591    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X87Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.787    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X87Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X87Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.591    
    SLICE_X87Y49         FDRE (Hold_fdre_C_D)         0.075     0.666    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.589     0.591    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     0.798    dkong_i/proc_sys_reset_1/U0/EXT_LPF/p_3_out[1]
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.268     0.591    
    SLICE_X87Y48         FDRE (Hold_fdre_C_D)         0.078     0.669    dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.796    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X84Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.590    
    SLICE_X84Y48         FDRE (Hold_fdre_C_D)         0.075     0.665    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.323%)  route 0.128ns (47.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/p_3_out[3]
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.233     0.626    
    SLICE_X87Y48         FDRE (Hold_fdre_C_D)         0.076     0.702    dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.610     0.612    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X91Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y43         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[6]/Q
                         net (fo=9, routed)           0.138     0.890    dkong_i/framedoubler_slow_0/inst/out_vcount_reg_n_0_[6]
    SLICE_X90Y43         LUT4 (Prop_lut4_I3_O)        0.048     0.938 r  dkong_i/framedoubler_slow_0/inst/out_vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.938    dkong_i/framedoubler_slow_0/inst/out_vcount[8]_i_1_n_0
    SLICE_X90Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.879     0.881    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[8]/C
                         clock pessimism             -0.256     0.625    
    SLICE_X90Y43         FDRE (Hold_fdre_C_D)         0.133     0.758    dkong_i/framedoubler_slow_0/inst/out_vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.587     0.589    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X85Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/Q
                         net (fo=34, routed)          0.159     0.889    dkong_i/framedoubler_slow_0/inst/out_ptr0[15]
    SLICE_X86Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.934 r  dkong_i/framedoubler_slow_0/inst/out_line[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    dkong_i/framedoubler_slow_0/inst/out_line[1]
    SLICE_X86Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[1]/C
                         clock pessimism             -0.233     0.625    
    SLICE_X86Y43         FDRE (Hold_fdre_C_D)         0.120     0.745    dkong_i/framedoubler_slow_0/inst/out_line_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597     0.599    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.147     0.887    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X90Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863     0.865    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.253     0.612    
    SLICE_X90Y24         FDRE (Hold_fdre_C_D)         0.085     0.697    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597     0.599    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.128     0.727 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.054     0.781    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X91Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863     0.865    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y24         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.266     0.599    
    SLICE_X91Y24         FDRE (Hold_fdre_C_D)        -0.008     0.591    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.589     0.591    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.069     0.787    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/p_1_in
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.099     0.886 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.886    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y48         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.268     0.591    
    SLICE_X87Y48         FDRE (Hold_fdre_C_D)         0.091     0.682    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.808%)  route 0.348ns (71.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.587     0.589    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X88Y41         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/Q
                         net (fo=34, routed)          0.348     1.078    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.920     0.922    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.689    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.872    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y9      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y11     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y48     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y48     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X50Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X50Y43     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X52Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X50Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y44     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X50Y43     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y48     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y48     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X88Y39     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X90Y40     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X86Y41     dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X90Y37     dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X91Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X91Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X90Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X90Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.460ns,  Total Violation       -2.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.107ns  (vgaclk_dkong_clk_wiz_0_0 rise@2343.576ns - coreclk_dkong_clk_wiz_0_0 rise@2343.469ns)
  Data Path Delay:        1.928ns  (logic 0.456ns (23.649%)  route 1.472ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 2345.128 - 2343.576 ) 
    Source Clock Delay      (SCD):    1.726ns = ( 2345.195 - 2343.469 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   2343.469  2343.469 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2343.469 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  2345.275    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  2341.482 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2343.371    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2343.472 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         1.723  2345.195    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X55Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456  2345.651 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.472  2347.123    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X55Y41         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   2343.576  2343.576 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2343.576 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  2345.188    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2341.763 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2343.488    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2343.579 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.549  2345.128    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X55Y41         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  2344.954    
                         clock uncertainty           -0.251  2344.703    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)       -0.040  2344.663    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       2344.663    
                         arrival time                       -2347.123    
  -------------------------------------------------------------------
                         slack                                 -2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.664%)  route 0.657ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=539, routed)         0.579     0.581    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X55Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.657     1.379    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X55Y41         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.847     0.849    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X55Y41         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.251     1.151    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.078     1.229    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.150    





