# Tiny Tapeout project information
project:
  title:        "AFM_LIF"      # Project title
  author:       "Haihang Xia"      # Your name
  discord:      "haihang_15036"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Hardware implementation of approximate computing based LIF neuron model"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_LIF_neuron"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_LIF_neuron.v"
    - "adder_10bit.v"
    - "adder_16bit.v"
    - "adder_4bit.v"
    - "adder_8bit.v"
    - "adder_9bit.v"
    - "app_mul_8bit.v"
    - "app_mul_9bit.v"
    - "folded_mul_16bit.v"
    - "full_adder.v"
    - "half_adder.v"
    - "preprocess.v"
    - "preprocess_8bit.v"
    - "preprocess_9bit.v"
    - "signed_adder_16bit.v"
    - "signed_adder_17bit.v"
    - "signed_substrator_16bit.v"
    - "substrator_18bit.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  # Bidirectional pins
  uio[0]: "uio_in[0],uio_out[0]"
  uio[1]: "uio_in[1],uio_out[1]"
  uio[2]: "uio_in[2],uio_out[2]"
  uio[3]: "uio_in[3],uio_out[3]"
  uio[4]: "uio_in[4],uio_out[4]"
  uio[5]: "uio_in[5],uio_out[5]"
  uio[6]: "uio_in[6],uio_out[6]"
  uio[7]: "uio_in[7],uio_out[7]"

# Do not change!
yaml_version: 6
