

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_5u_config5_s'
================================================================
* Date:           Mon Apr 28 18:56:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.647 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       53|  60.000 ns|  1.590 us|    2|   53|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s                |        0|        0|      0 ns|      0 ns|    1|    1|                                        yes|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s  |       50|       51|  1.500 us|  1.530 us|   50|   50|  loop rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    443|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   5|   1313|   1914|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     66|    -|
|Register         |        -|   -|    434|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   5|   1747|   2423|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   5|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s  |        1|   5|  800|  1298|    0|
    |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s                |        0|   0|  513|   616|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                              |                                                                        |        1|   5| 1313|  1914|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_532_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_579_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_609_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln318_fu_556_p2              |         +|   0|  0|  39|          32|          32|
    |and_ln284_3_fu_491_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_485_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_335                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_464                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_7_fu_447_p2           |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln284_8_fu_463_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_9_fu_479_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_fu_429_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln303_fu_537_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln307_fu_584_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln313_fu_596_p2             |      icmp|   0|  0|  39|          32|           3|
    |select_ln313_fu_601_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln318_fu_549_p3           |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 443|         357|          98|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_phi_mux_storemerge_phi_fu_188_p4  |  13|          3|   32|         96|
    |layer5_out_blk_n                     |   9|          2|    1|          2|
    |pX_2                                 |   9|          2|   32|         64|
    |pY_2                                 |   9|          2|   32|         64|
    |sX_2                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         15|  130|        294|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_3_reg_644                                                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_reg_630                                                                              |   1|   0|    1|          0|
    |pX_2                                                                                            |  32|   0|   32|          0|
    |pY_2                                                                                            |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74            |   6|   0|    6|          0|
    |sX_2                                                                                            |  32|   0|   32|          0|
    |sY_2                                                                                            |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29                    |   6|   0|    6|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 434|   0|  434|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    6|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|in_elem_0_1_0_0_0_val      |   in|    6|     ap_none|                                                   in_elem_0_1_0_0_0_val|        scalar|
|layer5_out_din             |  out|   95|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                              layer5_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_elem_0_1_0_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_elem_0_1_0_0_0_val"   --->   Operation 4 'read' 'in_elem_0_1_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (6.46ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>, i6 %in_elem_0_0_0_0_0_val_read, i6 %in_elem_0_1_0_0_0_val_read, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 6 'call' 'call_ln281' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i95 %layer5_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 8 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.70ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 9 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 10 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.70ns)   --->   "%icmp_ln284_7 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'icmp' 'icmp_ln284_7' <Predicate = (icmp_ln284)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'partselect' 'tmp_76' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.63ns)   --->   "%icmp_ln284_8 = icmp_sgt  i30 %tmp_76, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'icmp' 'icmp_ln284_8' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'partselect' 'tmp_77' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.63ns)   --->   "%icmp_ln284_9 = icmp_sgt  i30 %tmp_77, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'icmp' 'icmp_ln284_9' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_3)   --->   "%and_ln284 = and i1 %icmp_ln284_8, i1 %icmp_ln284_9" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_3 = and i1 %and_ln284, i1 %icmp_ln284_7" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'and' 'and_ln284_3' <Predicate = (icmp_ln284)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_3, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 21 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i95 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>, i28 %w5, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 23 [1/2] (11.8ns)   --->   "%tmp = call i95 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>, i28 %w5, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 23 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 11.8> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out = extractvalue i95 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 24 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i95 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 25 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i95 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 26 'extractvalue' 'res_out_2' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i95 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 27 'extractvalue' 'res_out_3' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i95 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 28 'extractvalue' 'res_out_4' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i19.i19.i19.i19.i19, i19 %res_out_4, i19 %res_out_3, i19 %res_out_2, i19 %res_out_1, i19 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 29 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:3.78ns O:3.78ns )   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i95P0A, i95 %layer5_out, i95 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 30 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 95> <Depth = 169> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 31 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.70ns)   --->   "%add_ln303 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 32 'add' 'add_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.70ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 30" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 33 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 34 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 35 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln318)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 36 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln318 = add i32 %sX_2_load, i32 %select_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 37 'add' 'add_ln318' <Predicate = (!icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln318 = store i32 %add_ln318, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 38 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln305 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 40 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln306 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 41 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 42 [1/1] (2.70ns)   --->   "%add_ln307 = add i32 %pY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 42 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.70ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 30" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 43 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 44 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 45 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (2.70ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 46 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln313)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 47 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln313 = add i32 %sY_2_load, i32 %select_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 48 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln308 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 50 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 51 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 52 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln313 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 53 'store' 'store_ln313' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 54 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 55 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_0_1_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_1_0_0_0_val_read (read          ) [ 0000]
in_elem_0_0_0_0_0_val_read (read          ) [ 0000]
call_ln281                 (call          ) [ 0000]
specinterface_ln0          (specinterface ) [ 0000]
sX_2_load                  (load          ) [ 0001]
icmp_ln284                 (icmp          ) [ 0011]
sY_2_load                  (load          ) [ 0001]
pY_2_load                  (load          ) [ 0001]
pX_2_load                  (load          ) [ 0001]
br_ln284                   (br            ) [ 0000]
icmp_ln284_7               (icmp          ) [ 0000]
tmp_76                     (partselect    ) [ 0000]
icmp_ln284_8               (icmp          ) [ 0000]
tmp_77                     (partselect    ) [ 0000]
icmp_ln284_9               (icmp          ) [ 0000]
and_ln284                  (and           ) [ 0000]
and_ln284_3                (and           ) [ 0011]
br_ln284                   (br            ) [ 0000]
tmp                        (call          ) [ 0000]
res_out                    (extractvalue  ) [ 0000]
res_out_1                  (extractvalue  ) [ 0000]
res_out_2                  (extractvalue  ) [ 0000]
res_out_3                  (extractvalue  ) [ 0000]
res_out_4                  (extractvalue  ) [ 0000]
p_0                        (bitconcatenate) [ 0000]
write_ln299                (write         ) [ 0000]
br_ln300                   (br            ) [ 0000]
add_ln303                  (add           ) [ 0000]
icmp_ln303                 (icmp          ) [ 0001]
br_ln303                   (br            ) [ 0000]
store_ln316                (store         ) [ 0000]
select_ln318               (select        ) [ 0000]
add_ln318                  (add           ) [ 0000]
store_ln318                (store         ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln305                (store         ) [ 0000]
store_ln306                (store         ) [ 0000]
add_ln307                  (add           ) [ 0000]
icmp_ln307                 (icmp          ) [ 0001]
br_ln307                   (br            ) [ 0000]
store_ln311                (store         ) [ 0000]
icmp_ln313                 (icmp          ) [ 0000]
select_ln313               (select        ) [ 0000]
add_ln313                  (add           ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln308                (store         ) [ 0000]
br_ln310                   (br            ) [ 0000]
storemerge                 (phi           ) [ 0000]
store_ln313                (store         ) [ 0000]
br_ln315                   (br            ) [ 0000]
ret_ln320                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_0_1_0_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_1_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer5_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="sX_2">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="sY_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="pY_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="pX_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="w5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i19.i19.i19.i19.i19"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i95P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="in_elem_0_1_0_0_0_val_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_1_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln299_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="95" slack="0"/>
<pin id="181" dir="0" index="2" bw="95" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="storemerge_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="storemerge_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="0" index="4" bw="6" slack="0"/>
<pin id="201" dir="0" index="5" bw="6" slack="0"/>
<pin id="202" dir="0" index="6" bw="6" slack="0"/>
<pin id="203" dir="0" index="7" bw="6" slack="0"/>
<pin id="204" dir="0" index="8" bw="6" slack="0"/>
<pin id="205" dir="0" index="9" bw="6" slack="0"/>
<pin id="206" dir="0" index="10" bw="6" slack="0"/>
<pin id="207" dir="0" index="11" bw="6" slack="0"/>
<pin id="208" dir="0" index="12" bw="6" slack="0"/>
<pin id="209" dir="0" index="13" bw="6" slack="0"/>
<pin id="210" dir="0" index="14" bw="6" slack="0"/>
<pin id="211" dir="0" index="15" bw="6" slack="0"/>
<pin id="212" dir="0" index="16" bw="6" slack="0"/>
<pin id="213" dir="0" index="17" bw="6" slack="0"/>
<pin id="214" dir="0" index="18" bw="6" slack="0"/>
<pin id="215" dir="0" index="19" bw="6" slack="0"/>
<pin id="216" dir="0" index="20" bw="6" slack="0"/>
<pin id="217" dir="0" index="21" bw="6" slack="0"/>
<pin id="218" dir="0" index="22" bw="6" slack="0"/>
<pin id="219" dir="0" index="23" bw="6" slack="0"/>
<pin id="220" dir="0" index="24" bw="6" slack="0"/>
<pin id="221" dir="0" index="25" bw="6" slack="0"/>
<pin id="222" dir="0" index="26" bw="6" slack="0"/>
<pin id="223" dir="0" index="27" bw="6" slack="0"/>
<pin id="224" dir="0" index="28" bw="6" slack="0"/>
<pin id="225" dir="0" index="29" bw="6" slack="0"/>
<pin id="226" dir="0" index="30" bw="6" slack="0"/>
<pin id="227" dir="0" index="31" bw="6" slack="0"/>
<pin id="228" dir="0" index="32" bw="6" slack="0"/>
<pin id="229" dir="0" index="33" bw="6" slack="0"/>
<pin id="230" dir="0" index="34" bw="6" slack="0"/>
<pin id="231" dir="0" index="35" bw="6" slack="0"/>
<pin id="232" dir="0" index="36" bw="6" slack="0"/>
<pin id="233" dir="0" index="37" bw="6" slack="0"/>
<pin id="234" dir="0" index="38" bw="6" slack="0"/>
<pin id="235" dir="0" index="39" bw="6" slack="0"/>
<pin id="236" dir="0" index="40" bw="6" slack="0"/>
<pin id="237" dir="0" index="41" bw="6" slack="0"/>
<pin id="238" dir="0" index="42" bw="6" slack="0"/>
<pin id="239" dir="0" index="43" bw="6" slack="0"/>
<pin id="240" dir="0" index="44" bw="6" slack="0"/>
<pin id="241" dir="0" index="45" bw="6" slack="0"/>
<pin id="242" dir="0" index="46" bw="6" slack="0"/>
<pin id="243" dir="0" index="47" bw="6" slack="0"/>
<pin id="244" dir="0" index="48" bw="6" slack="0"/>
<pin id="245" dir="0" index="49" bw="6" slack="0"/>
<pin id="246" dir="0" index="50" bw="6" slack="0"/>
<pin id="247" dir="0" index="51" bw="6" slack="0"/>
<pin id="248" dir="0" index="52" bw="6" slack="0"/>
<pin id="249" dir="0" index="53" bw="6" slack="0"/>
<pin id="250" dir="0" index="54" bw="6" slack="0"/>
<pin id="251" dir="0" index="55" bw="6" slack="0"/>
<pin id="252" dir="0" index="56" bw="6" slack="0"/>
<pin id="253" dir="0" index="57" bw="6" slack="0"/>
<pin id="254" dir="0" index="58" bw="6" slack="0"/>
<pin id="255" dir="0" index="59" bw="6" slack="0"/>
<pin id="256" dir="0" index="60" bw="6" slack="0"/>
<pin id="257" dir="1" index="61" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln281/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="95" slack="0"/>
<pin id="321" dir="0" index="1" bw="28" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="0" index="4" bw="6" slack="0"/>
<pin id="325" dir="0" index="5" bw="6" slack="0"/>
<pin id="326" dir="0" index="6" bw="6" slack="0"/>
<pin id="327" dir="0" index="7" bw="6" slack="0"/>
<pin id="328" dir="0" index="8" bw="6" slack="0"/>
<pin id="329" dir="0" index="9" bw="6" slack="0"/>
<pin id="330" dir="0" index="10" bw="6" slack="0"/>
<pin id="331" dir="0" index="11" bw="6" slack="0"/>
<pin id="332" dir="0" index="12" bw="6" slack="0"/>
<pin id="333" dir="0" index="13" bw="6" slack="0"/>
<pin id="334" dir="0" index="14" bw="6" slack="0"/>
<pin id="335" dir="0" index="15" bw="6" slack="0"/>
<pin id="336" dir="0" index="16" bw="6" slack="0"/>
<pin id="337" dir="0" index="17" bw="6" slack="0"/>
<pin id="338" dir="0" index="18" bw="6" slack="0"/>
<pin id="339" dir="0" index="19" bw="6" slack="0"/>
<pin id="340" dir="0" index="20" bw="6" slack="0"/>
<pin id="341" dir="0" index="21" bw="6" slack="0"/>
<pin id="342" dir="0" index="22" bw="6" slack="0"/>
<pin id="343" dir="0" index="23" bw="6" slack="0"/>
<pin id="344" dir="0" index="24" bw="6" slack="0"/>
<pin id="345" dir="0" index="25" bw="6" slack="0"/>
<pin id="346" dir="0" index="26" bw="6" slack="0"/>
<pin id="347" dir="0" index="27" bw="6" slack="0"/>
<pin id="348" dir="0" index="28" bw="6" slack="0"/>
<pin id="349" dir="0" index="29" bw="6" slack="0"/>
<pin id="350" dir="0" index="30" bw="6" slack="0"/>
<pin id="351" dir="0" index="31" bw="6" slack="0"/>
<pin id="352" dir="0" index="32" bw="6" slack="0"/>
<pin id="353" dir="0" index="33" bw="6" slack="0"/>
<pin id="354" dir="0" index="34" bw="6" slack="0"/>
<pin id="355" dir="0" index="35" bw="6" slack="0"/>
<pin id="356" dir="0" index="36" bw="6" slack="0"/>
<pin id="357" dir="0" index="37" bw="6" slack="0"/>
<pin id="358" dir="0" index="38" bw="6" slack="0"/>
<pin id="359" dir="0" index="39" bw="6" slack="0"/>
<pin id="360" dir="0" index="40" bw="6" slack="0"/>
<pin id="361" dir="0" index="41" bw="6" slack="0"/>
<pin id="362" dir="0" index="42" bw="6" slack="0"/>
<pin id="363" dir="0" index="43" bw="6" slack="0"/>
<pin id="364" dir="0" index="44" bw="6" slack="0"/>
<pin id="365" dir="0" index="45" bw="6" slack="0"/>
<pin id="366" dir="0" index="46" bw="6" slack="0"/>
<pin id="367" dir="0" index="47" bw="6" slack="0"/>
<pin id="368" dir="0" index="48" bw="6" slack="0"/>
<pin id="369" dir="0" index="49" bw="6" slack="0"/>
<pin id="370" dir="0" index="50" bw="6" slack="0"/>
<pin id="371" dir="0" index="51" bw="6" slack="0"/>
<pin id="372" dir="1" index="52" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sX_2_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln284_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sY_2_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="pY_2_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="pX_2_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln284_7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_7/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_76_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="30" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln284_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="30" slack="0"/>
<pin id="465" dir="0" index="1" bw="30" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_8/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_77_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="30" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln284_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="30" slack="0"/>
<pin id="481" dir="0" index="1" bw="30" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_9/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln284_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln284_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="res_out_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="95" slack="0"/>
<pin id="499" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="res_out_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="95" slack="0"/>
<pin id="503" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="res_out_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="95" slack="0"/>
<pin id="507" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="res_out_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="95" slack="0"/>
<pin id="511" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="res_out_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="95" slack="0"/>
<pin id="515" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_0_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="95" slack="0"/>
<pin id="519" dir="0" index="1" bw="19" slack="0"/>
<pin id="520" dir="0" index="2" bw="19" slack="0"/>
<pin id="521" dir="0" index="3" bw="19" slack="0"/>
<pin id="522" dir="0" index="4" bw="19" slack="0"/>
<pin id="523" dir="0" index="5" bw="19" slack="0"/>
<pin id="524" dir="1" index="6" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln303_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln303_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln316_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln318_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln318_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln318_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln305_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln306_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln307_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln307_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln311_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln313_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln313_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="32" slack="0"/>
<pin id="605" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln313_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln308_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln313_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln284_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="644" class="1005" name="and_ln284_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="132" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="132" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="160" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="140" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="258"><net_src comp="134" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="259"><net_src comp="172" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="260"><net_src comp="166" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="195" pin=7"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="195" pin=9"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="195" pin=11"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="195" pin=12"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="195" pin=13"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="195" pin=14"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="195" pin=15"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="195" pin=16"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="195" pin=17"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="195" pin=18"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="195" pin=19"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="195" pin=20"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="195" pin=21"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="195" pin=22"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="195" pin=23"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="195" pin=24"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="195" pin=25"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="195" pin=26"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="195" pin=27"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="195" pin=28"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="195" pin=29"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="195" pin=30"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="195" pin=31"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="195" pin=32"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="195" pin=33"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="195" pin=34"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="195" pin=35"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="195" pin=36"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="195" pin=37"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="195" pin=38"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="195" pin=39"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="195" pin=40"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="195" pin=41"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="195" pin=42"/></net>

<net id="301"><net_src comp="86" pin="0"/><net_sink comp="195" pin=43"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="195" pin=44"/></net>

<net id="303"><net_src comp="90" pin="0"/><net_sink comp="195" pin=45"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="195" pin=46"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="195" pin=47"/></net>

<net id="306"><net_src comp="96" pin="0"/><net_sink comp="195" pin=48"/></net>

<net id="307"><net_src comp="98" pin="0"/><net_sink comp="195" pin=49"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="195" pin=50"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="195" pin=51"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="195" pin=52"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="195" pin=53"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="195" pin=54"/></net>

<net id="313"><net_src comp="110" pin="0"/><net_sink comp="195" pin=55"/></net>

<net id="314"><net_src comp="112" pin="0"/><net_sink comp="195" pin=56"/></net>

<net id="315"><net_src comp="114" pin="0"/><net_sink comp="195" pin=57"/></net>

<net id="316"><net_src comp="116" pin="0"/><net_sink comp="195" pin=58"/></net>

<net id="317"><net_src comp="118" pin="0"/><net_sink comp="195" pin=59"/></net>

<net id="318"><net_src comp="120" pin="0"/><net_sink comp="195" pin=60"/></net>

<net id="373"><net_src comp="156" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="374"><net_src comp="130" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="319" pin=5"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="319" pin=6"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="319" pin=7"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="319" pin=8"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="319" pin=9"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="319" pin=10"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="319" pin=11"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="319" pin=12"/></net>

<net id="386"><net_src comp="20" pin="0"/><net_sink comp="319" pin=13"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="319" pin=14"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="319" pin=15"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="319" pin=16"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="319" pin=17"/></net>

<net id="391"><net_src comp="70" pin="0"/><net_sink comp="319" pin=18"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="319" pin=19"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="319" pin=20"/></net>

<net id="394"><net_src comp="92" pin="0"/><net_sink comp="319" pin=21"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="319" pin=22"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="319" pin=23"/></net>

<net id="397"><net_src comp="22" pin="0"/><net_sink comp="319" pin=24"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="319" pin=25"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="319" pin=26"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="319" pin=27"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="319" pin=28"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="319" pin=29"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="319" pin=30"/></net>

<net id="404"><net_src comp="96" pin="0"/><net_sink comp="319" pin=31"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="319" pin=32"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="319" pin=33"/></net>

<net id="407"><net_src comp="30" pin="0"/><net_sink comp="319" pin=34"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="319" pin=35"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="319" pin=36"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="319" pin=37"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="319" pin=38"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="319" pin=39"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="319" pin=40"/></net>

<net id="414"><net_src comp="100" pin="0"/><net_sink comp="319" pin=41"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="319" pin=42"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="319" pin=43"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="319" pin=44"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="319" pin=45"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="319" pin=46"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="319" pin=47"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="319" pin=48"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="319" pin=49"/></net>

<net id="423"><net_src comp="102" pin="0"/><net_sink comp="319" pin=50"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="319" pin=51"/></net>

<net id="428"><net_src comp="122" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="146" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="124" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="128" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="146" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="148" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="439" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="150" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="152" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="154" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="148" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="443" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="150" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="152" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="469" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="154" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="463" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="447" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="319" pin="52"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="319" pin="52"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="319" pin="52"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="319" pin="52"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="319" pin="52"/><net_sink comp="513" pin=0"/></net>

<net id="525"><net_src comp="158" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="509" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="505" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="529"><net_src comp="501" pin="1"/><net_sink comp="517" pin=4"/></net>

<net id="530"><net_src comp="497" pin="1"/><net_sink comp="517" pin=5"/></net>

<net id="531"><net_src comp="517" pin="6"/><net_sink comp="178" pin=2"/></net>

<net id="536"><net_src comp="162" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="164" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="532" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="128" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="144" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="162" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="122" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="140" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="128" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="140" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="122" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="162" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="164" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="579" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="126" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="146" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="144" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="162" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="601" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="614"><net_src comp="609" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="619"><net_src comp="140" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="126" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="188" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="124" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="429" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="647"><net_src comp="491" pin="2"/><net_sink comp="644" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10 | {1 }
	Port: sX_2 | {3 }
	Port: sY_2 | {3 }
	Port: pY_2 | {3 }
	Port: pX_2 | {3 }
	Port: w5 | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : in_elem_0_1_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : layer5_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : sX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : sY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : pY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : pX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5> : w5 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln284 : 1
		br_ln284 : 2
		icmp_ln284_7 : 1
		tmp_76 : 1
		icmp_ln284_8 : 2
		tmp_77 : 1
		icmp_ln284_9 : 2
		and_ln284 : 3
		and_ln284_3 : 3
		br_ln284 : 3
	State 3
		res_out : 1
		res_out_1 : 1
		res_out_2 : 1
		res_out_3 : 1
		res_out_4 : 1
		p_0 : 2
		write_ln299 : 3
		icmp_ln303 : 1
		br_ln303 : 2
		store_ln316 : 1
		add_ln318 : 1
		store_ln318 : 2
		icmp_ln307 : 1
		br_ln307 : 2
		store_ln311 : 1
		select_ln313 : 1
		add_ln313 : 2
		storemerge : 3
		store_ln313 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |     call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195    |    0    |    0    |    0    |    0    |
|          | grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 |    5    |   4.83  |   1096  |   272   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 icmp_ln284_fu_429                                 |    0    |    0    |    0    |    39   |
|          |                                icmp_ln284_7_fu_447                                |    0    |    0    |    0    |    39   |
|          |                                icmp_ln284_8_fu_463                                |    0    |    0    |    0    |    37   |
|   icmp   |                                icmp_ln284_9_fu_479                                |    0    |    0    |    0    |    37   |
|          |                                 icmp_ln303_fu_537                                 |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln307_fu_584                                 |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln313_fu_596                                 |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  add_ln303_fu_532                                 |    0    |    0    |    0    |    39   |
|    add   |                                  add_ln318_fu_556                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln307_fu_579                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln313_fu_609                                 |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                select_ln318_fu_549                                |    0    |    0    |    0    |    32   |
|          |                                select_ln313_fu_601                                |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                  and_ln284_fu_485                                 |    0    |    0    |    0    |    2    |
|          |                                 and_ln284_3_fu_491                                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       in_elem_0_1_0_0_0_val_read_read_fu_166                      |    0    |    0    |    0    |    0    |
|          |                       in_elem_0_0_0_0_0_val_read_read_fu_172                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                              write_ln299_write_fu_178                             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                   tmp_76_fu_453                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_77_fu_469                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   res_out_fu_497                                  |    0    |    0    |    0    |    0    |
|          |                                  res_out_1_fu_501                                 |    0    |    0    |    0    |    0    |
|extractvalue|                                  res_out_2_fu_505                                 |    0    |    0    |    0    |    0    |
|          |                                  res_out_3_fu_509                                 |    0    |    0    |    0    |    0    |
|          |                                  res_out_4_fu_513                                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                     p_0_fu_517                                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    5    |   4.83  |   1096  |   765   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln284_3_reg_644|    1   |
| icmp_ln284_reg_630|    1   |
| storemerge_reg_185|   32   |
+-------------------+--------+
|       Total       |   34   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |  1096  |   765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   34   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1130  |   765  |
+-----------+--------+--------+--------+--------+
