DSCH3
VERSION 13-07-2024 18:54:00
BB(-14,-75,219,40)
SYM  #light
BB(213,-20,219,-6)
TITLE 215 -6  #Y_out
MODEL 49
PROP                                                                                                                                    
REC(214,-19,4,4,r)
VIS 1
PIN(215,-5,0.000,0.000)Y_out
LIG(218,-14,218,-19)
LIG(218,-19,217,-20)
LIG(214,-19,214,-14)
LIG(217,-9,217,-12)
LIG(216,-9,219,-9)
LIG(216,-7,218,-9)
LIG(217,-7,219,-9)
LIG(213,-12,219,-12)
LIG(215,-12,215,-5)
LIG(213,-14,213,-12)
LIG(219,-14,213,-14)
LIG(219,-12,219,-14)
LIG(215,-20,214,-19)
LIG(217,-20,215,-20)
FSYM
SYM  #vss
BB(185,32,195,40)
TITLE 189 37  #vss
MODEL 0
PROP                                                                                                                                    
REC(185,30,0,0,b)
VIS 0
PIN(190,30,0.000,0.000)vss
LIG(190,30,190,35)
LIG(185,35,195,35)
LIG(185,38,187,35)
LIG(187,38,189,35)
LIG(189,38,191,35)
LIG(191,38,193,35)
FSYM
SYM  #pmos
BB(70,-30,90,-10)
TITLE 75 -25  #pmos_1
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(70,-25,19,15,r)
VIS 2
PIN(70,-30,0.000,0.000)s
PIN(90,-20,0.000,0.000)g
PIN(70,-10,0.030,0.280)d
LIG(90,-20,84,-20)
LIG(82,-20,82,-20)
LIG(80,-14,80,-26)
LIG(78,-14,78,-26)
LIG(70,-26,78,-26)
LIG(70,-30,70,-26)
LIG(70,-14,78,-14)
LIG(70,-10,70,-14)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(185,-50,195,-40)
TITLE 188 -44  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(190,-40,0.000,0.000)vdd
LIG(190,-40,190,-45)
LIG(190,-45,185,-45)
LIG(185,-45,190,-50)
LIG(190,-50,195,-45)
LIG(195,-45,190,-45)
FSYM
SYM  #pmos
BB(50,-65,70,-45)
TITLE 65 -60  #pmos_2
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(51,-60,19,15,r)
VIS 2
PIN(70,-65,0.000,0.000)s
PIN(50,-55,0.000,0.000)g
PIN(70,-45,0.030,0.070)d
LIG(50,-55,56,-55)
LIG(58,-55,58,-55)
LIG(60,-49,60,-61)
LIG(62,-49,62,-61)
LIG(70,-61,62,-61)
LIG(70,-65,70,-61)
LIG(70,-49,62,-49)
LIG(70,-45,70,-49)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(80,5,100,25)
TITLE 85 10  #nmos_3
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(80,10,19,15,r)
VIS 2
PIN(80,25,0.000,0.000)s
PIN(100,15,0.000,0.000)g
PIN(80,5,0.030,0.280)d
LIG(90,15,100,15)
LIG(90,21,90,9)
LIG(88,21,88,9)
LIG(80,9,88,9)
LIG(80,5,80,9)
LIG(80,21,88,21)
LIG(80,25,80,21)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(40,5,60,25)
TITLE 55 10  #nmos_4
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(41,10,19,15,r)
VIS 2
PIN(60,25,0.000,0.000)s
PIN(40,15,0.000,0.000)g
PIN(60,5,0.030,0.280)d
LIG(50,15,40,15)
LIG(50,21,50,9)
LIG(52,21,52,9)
LIG(60,9,52,9)
LIG(60,5,60,9)
LIG(60,21,52,21)
LIG(60,25,60,21)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(65,27,75,35)
TITLE 69 32  #vss
MODEL 0
PROP                                                                                                                                    
REC(65,25,0,0,b)
VIS 0
PIN(70,25,0.000,0.000)vss
LIG(70,25,70,30)
LIG(65,30,75,30)
LIG(65,33,67,30)
LIG(67,33,69,30)
LIG(69,33,71,30)
LIG(71,33,73,30)
FSYM
SYM  #button
BB(-14,-29,-5,-21)
TITLE -10 -25  #A_in
MODEL 59
PROP                                                                                                                                    
REC(-13,-28,6,6,r)
VIS 1
PIN(-5,-25,0.000,0.000)A_in
LIG(-6,-25,-5,-25)
LIG(-14,-21,-14,-29)
LIG(-6,-21,-14,-21)
LIG(-6,-29,-6,-21)
LIG(-14,-29,-6,-29)
LIG(-13,-22,-13,-28)
LIG(-7,-22,-13,-22)
LIG(-7,-28,-7,-22)
LIG(-13,-28,-7,-28)
FSYM
SYM  #button
BB(125,11,134,19)
TITLE 130 15  #B_in
MODEL 59
PROP                                                                                                                                    
REC(127,12,6,6,r)
VIS 1
PIN(125,15,0.000,0.000)B_in
LIG(126,15,125,15)
LIG(134,19,134,11)
LIG(126,19,134,19)
LIG(126,11,126,19)
LIG(134,11,126,11)
LIG(133,18,133,12)
LIG(127,18,133,18)
LIG(127,12,127,18)
LIG(133,12,127,12)
FSYM
SYM  #vdd
BB(65,-75,75,-65)
TITLE 68 -69  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(70,-65,0.000,0.000)vdd
LIG(70,-65,70,-70)
LIG(70,-70,65,-70)
LIG(65,-70,70,-75)
LIG(70,-75,75,-70)
LIG(75,-70,70,-70)
FSYM
SYM  #pmos
BB(170,-40,190,-20)
TITLE 185 -35  #pmos_5
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(171,-35,19,15,r)
VIS 2
PIN(190,-40,0.000,0.000)s
PIN(170,-30,0.000,0.000)g
PIN(190,-20,0.030,0.140)d
LIG(170,-30,176,-30)
LIG(178,-30,178,-30)
LIG(180,-24,180,-36)
LIG(182,-24,182,-36)
LIG(190,-36,182,-36)
LIG(190,-40,190,-36)
LIG(190,-24,182,-24)
LIG(190,-20,190,-24)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(170,10,190,30)
TITLE 185 15  #nmos_6
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(171,15,19,15,r)
VIS 2
PIN(190,30,0.000,0.000)s
PIN(170,20,0.000,0.000)g
PIN(190,10,0.030,0.140)d
LIG(180,20,170,20)
LIG(180,26,180,14)
LIG(182,26,182,14)
LIG(190,14,182,14)
LIG(190,10,190,14)
LIG(190,26,182,26)
LIG(190,30,190,26)
VLG   nmos nmos(drain,source,gate);
FSYM
CNC(70 5)
CNC(70 0)
CNC(20 -25)
CNC(70 0)
CNC(70 0)
CNC(170 0)
CNC(190 -5)
LIG(70,-45,70,-30)
LIG(190,-5,190,10)
LIG(100,15,125,15)
LIG(60,5,70,5)
LIG(60,25,80,25)
LIG(70,-10,70,0)
LIG(70,5,80,5)
LIG(70,0,170,0)
LIG(70,0,70,5)
LIG(-5,-25,20,-25)
LIG(20,-25,20,-55)
LIG(20,-55,50,-55)
LIG(20,-25,20,15)
LIG(20,15,40,15)
LIG(170,0,170,20)
LIG(190,-5,215,-5)
LIG(105,15,105,-20)
LIG(105,-20,90,-20)
LIG(190,-20,190,-5)
LIG(170,-30,170,0)
FFIG C:\Users\vlsi\Desktop\CMOS\DSCH\Abu_Hash_schematic\OR_Gate\or2_sch.sch
