Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Aug 26 18:44:42 2015
| Host             : pedro-ubuntu-crucial running 64-bit Ubuntu 14.04.3 LTS
| Command          : report_power -file ./results/post_route_power.rpt
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.549 |
| Dynamic (W)              | 1.419 |
| Device Static (W)        | 0.131 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.1  |
| Junction Temperature (C) | 42.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4559 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1610 |     17600 |            9.15 |
|   Register               |    <0.001 |     2100 |     35200 |            5.97 |
|   LUT as Distributed RAM |    <0.001 |       40 |      6000 |            0.67 |
|   CARRY4                 |    <0.001 |       45 |      4400 |            1.02 |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       75 |      6000 |            1.25 |
|   Others                 |     0.000 |      281 |       --- |             --- |
| Signals                  |     0.005 |     3311 |       --- |             --- |
| Block RAM                |     0.001 |        1 |        60 |            1.67 |
| PS7                      |     1.400 |        1 |       --- |             --- |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     1.549 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.019 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.747 |       0.718 |      0.028 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| top                                                          |     1.419 |
|   spi_slave_inst                                             |    <0.001 |
|     mem_inst                                                 |    <0.001 |
|       U0                                                     |    <0.001 |
|         synth_options.dist_mem_inst                          |    <0.001 |
|           gen_sp_ram.spram_inst                              |    <0.001 |
|             ram_reg_0_127_0_0                                |    <0.001 |
|             ram_reg_0_127_1_1                                |    <0.001 |
|             ram_reg_0_127_2_2                                |    <0.001 |
|             ram_reg_0_127_3_3                                |    <0.001 |
|             ram_reg_0_127_4_4                                |    <0.001 |
|             ram_reg_0_127_5_5                                |    <0.001 |
|             ram_reg_0_127_6_6                                |    <0.001 |
|             ram_reg_0_127_7_7                                |    <0.001 |
|   system_i                                                   |     1.418 |
|     axi_bram_ctrl_0                                          |     0.002 |
|       U0                                                     |     0.002 |
|         gext_inst.abcv4_0_ext_inst                           |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                |     0.002 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |    <0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_bram_ctrl_0_bram                                     |     0.001 |
|       U0                                                     |     0.001 |
|         inst_blk_mem_gen                                     |     0.001 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.001 |
|             valid.cstr                                       |     0.001 |
|               ramloop[0].ram.r                               |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|     axi_interconnect_0                                       |     0.009 |
|       m01_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.001 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|       xbar                                                   |     0.005 |
|         inst                                                 |     0.005 |
|           gen_samd.crossbar_samd                             |     0.005 |
|             addr_arbiter_ar                                  |    <0.001 |
|             addr_arbiter_aw                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.001 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.001 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     axi_quad_spi_0                                           |     0.004 |
|       U0                                                     |     0.004 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I             |     0.003 |
|           CONTROL_REG_I                                      |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                            |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                       |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                             |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM   |    <0.001 |
|               inst_fifo_gen                                  |    <0.001 |
|                 gconvfifo.rf                                 |    <0.001 |
|                   grf.rf                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                       gr1.rfwft                              |    <0.001 |
|                       gras.rsts                              |    <0.001 |
|                       rpntr                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                       gwas.wsts                              |    <0.001 |
|                       wpntr                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                    |    <0.001 |
|                       gdm.dm                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                     |    <0.001 |
|                         RAM_reg_0_15_12_15                   |    <0.001 |
|                         RAM_reg_0_15_6_11                    |    <0.001 |
|                     rstblk                                   |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                   |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                             |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM   |    <0.001 |
|               inst_fifo_gen                                  |    <0.001 |
|                 gconvfifo.rf                                 |    <0.001 |
|                   grf.rf                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                       gr1.rfwft                              |    <0.001 |
|                       gras.rsts                              |    <0.001 |
|                       rpntr                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                       gwas.wsts                              |    <0.001 |
|                       wpntr                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                    |    <0.001 |
|                       gdm.dm                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                     |    <0.001 |
|                         RAM_reg_0_15_12_15                   |    <0.001 |
|                         RAM_reg_0_15_6_11                    |    <0.001 |
|                     rstblk                                   |    <0.001 |
|           INTERRUPT_CONTROL_I                                |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                    |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                        |    <0.001 |
|           SOFT_RESET_I                                       |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I       |    <0.001 |
|     proc_sys_reset_0                                         |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     processing_system7_0                                     |     1.401 |
|       inst                                                   |     1.401 |
+--------------------------------------------------------------+-----------+


