// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pretest (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V,
        y_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_V;
input  [39:0] y_V;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [79:0] r_V_7_fu_86_p2;
reg   [79:0] r_V_7_reg_848;
reg   [0:0] p_Result_s_reg_857;
wire   [33:0] tmp_11_fu_100_p1;
reg   [33:0] tmp_11_reg_863;
wire   [0:0] Range2_all_ones_fu_114_p2;
reg   [0:0] Range2_all_ones_reg_868;
wire   [0:0] Range1_all_ones_fu_130_p2;
reg   [0:0] Range1_all_ones_reg_873;
wire   [0:0] Range1_all_zeros_fu_136_p2;
reg   [0:0] Range1_all_zeros_reg_880;
wire  signed [39:0] p_Val2_6_fu_220_p3;
reg  signed [39:0] p_Val2_6_reg_885;
wire   [40:0] ret_V_1_fu_228_p2;
reg   [40:0] ret_V_1_reg_891;
wire   [39:0] y2_V_1_fu_285_p2;
reg   [39:0] y2_V_1_reg_896;
wire    ap_CS_fsm_state2;
wire   [0:0] phitmp959_demorgan_fu_350_p2;
reg   [0:0] phitmp959_demorgan_reg_901;
wire   [0:0] tmp_9_fu_367_p2;
reg   [0:0] tmp_9_reg_906;
wire   [0:0] brmerge961_demorgan_fu_378_p2;
reg   [0:0] brmerge961_demorgan_reg_911;
wire   [0:0] underflow_fu_396_p2;
reg   [0:0] underflow_reg_916;
wire   [39:0] p_mux_fu_407_p3;
reg   [39:0] p_mux_reg_921;
wire   [79:0] r_V_8_fu_418_p2;
reg   [79:0] r_V_8_reg_926;
wire   [33:0] tmp_28_fu_424_p1;
reg   [33:0] tmp_28_reg_931;
wire   [79:0] r_V_9_fu_431_p2;
reg   [79:0] r_V_9_reg_936;
wire   [39:0] p_Val2_13_fu_452_p3;
reg   [39:0] p_Val2_13_reg_941;
wire    ap_CS_fsm_state3;
reg   [0:0] p_Result_6_reg_948;
wire   [39:0] q_V_1_fu_539_p2;
reg   [39:0] q_V_1_reg_954;
wire   [0:0] carry_3_fu_559_p2;
reg   [0:0] carry_3_reg_960;
wire   [0:0] p_Result_8_fu_565_p3;
reg   [0:0] p_Result_8_reg_966;
wire   [0:0] Range1_all_ones_2_fu_599_p2;
reg   [0:0] Range1_all_ones_2_reg_971;
wire   [0:0] Range1_all_zeros_1_fu_605_p2;
reg   [0:0] Range1_all_zeros_1_reg_977;
wire   [0:0] brmerge973_demorgan_fu_639_p2;
reg   [0:0] brmerge973_demorgan_reg_982;
wire   [0:0] notrhs_fu_650_p2;
reg   [0:0] notrhs_reg_988;
wire  signed [39:0] p_Val2_11_fu_734_p3;
reg  signed [39:0] p_Val2_11_reg_993;
wire    ap_CS_fsm_state4;
wire   [40:0] ret_V_fu_749_p2;
reg   [40:0] ret_V_reg_998;
wire   [80:0] r_V_5_fu_761_p2;
reg   [80:0] r_V_5_reg_1003;
wire    ap_CS_fsm_state5;
wire  signed [39:0] r_V_7_fu_86_p0;
wire  signed [79:0] r_V_fu_82_p1;
wire  signed [39:0] r_V_7_fu_86_p1;
wire   [3:0] p_Result_s_17_fu_104_p4;
wire   [4:0] p_Result_1_fu_120_p4;
wire  signed [39:0] lhs_V_fu_142_p0;
wire  signed [40:0] lhs_V_fu_142_p1;
wire   [40:0] ret_V_5_fu_146_p2;
wire  signed [39:0] x_1_V_fu_160_p1;
wire   [39:0] x_1_V_fu_160_p2;
wire   [0:0] p_Result_5_fu_166_p3;
wire   [0:0] p_Result_4_fu_152_p3;
wire   [0:0] tmp_1_fu_174_p2;
wire   [0:0] signbit_i_i_i_i160_fu_192_p2;
wire   [0:0] brmerge5_fu_186_p2;
wire   [0:0] underflow_1_fu_180_p2;
wire   [0:0] brmerge6_fu_198_p2;
wire   [39:0] p_mux1_fu_204_p3;
wire   [39:0] p_7_fu_212_p3;
wire   [0:0] r_1_fu_250_p2;
wire   [0:0] tmp_4_fu_243_p3;
wire   [0:0] tmp_20_fu_268_p3;
wire   [0:0] r_assign_1_fu_262_p2;
wire   [0:0] tmp_7_fu_275_p2;
wire   [39:0] tmp_8_fu_281_p1;
wire   [39:0] y2_V_fu_234_p4;
wire   [0:0] tmp_21_fu_291_p3;
wire   [0:0] p_Result_2_fu_255_p3;
wire   [0:0] rev_fu_299_p2;
wire   [0:0] carry_1_fu_305_p2;
wire   [0:0] tmp_23_fu_325_p3;
wire   [0:0] rev1_fu_332_p2;
wire   [0:0] p_s_fu_338_p2;
wire   [0:0] deleted_zeros_fu_319_p3;
wire   [0:0] p_Result_3_fu_311_p3;
wire   [0:0] p_not_fu_355_p2;
wire   [0:0] brmerge_fu_361_p2;
wire   [0:0] deleted_ones_fu_343_p3;
wire   [0:0] tmp2_demorgan_fu_384_p2;
wire   [0:0] tmp2_fu_390_p2;
wire   [0:0] overflow_fu_372_p2;
wire   [0:0] brmerge2_fu_401_p2;
wire  signed [39:0] r_V_8_fu_418_p0;
wire  signed [79:0] r_V_2_fu_415_p1;
wire  signed [39:0] r_V_8_fu_418_p1;
wire  signed [40:0] r_V_9_fu_431_p0;
wire  signed [79:0] r_V_6_cast_fu_428_p1;
wire  signed [40:0] r_V_9_fu_431_p1;
wire   [0:0] tmp3_fu_437_p2;
wire   [0:0] p_984_not_fu_441_p2;
wire   [39:0] p_4_fu_446_p3;
wire   [74:0] rhs_V_fu_459_p3;
wire  signed [79:0] rhs_V_1_cast_fu_467_p1;
wire   [79:0] ret_V_6_fu_471_p2;
wire   [0:0] r_2_fu_502_p2;
wire   [0:0] tmp_27_fu_494_p3;
wire   [0:0] tmp_30_fu_521_p3;
wire   [0:0] r_fu_515_p2;
wire   [0:0] tmp_6_fu_529_p2;
wire   [39:0] tmp_2_fu_535_p1;
wire   [39:0] q_V_fu_484_p4;
wire   [0:0] tmp_31_fu_545_p3;
wire   [0:0] p_Result_7_fu_507_p3;
wire   [0:0] rev2_fu_553_p2;
wire   [3:0] tmp_5_fu_573_p4;
wire   [4:0] tmp_s_fu_589_p4;
wire   [0:0] tmp_33_fu_611_p3;
wire   [0:0] Range2_all_ones_1_fu_583_p2;
wire   [0:0] rev3_fu_619_p2;
wire   [0:0] p_8_fu_625_p2;
wire   [0:0] deleted_ones_2_fu_631_p3;
wire   [79:0] ret_V_2_fu_645_p2;
wire   [0:0] deleted_zeros_1_fu_656_p3;
wire   [0:0] p_not2_fu_665_p2;
wire   [0:0] brmerge7_fu_671_p2;
wire   [0:0] tmp_3_fu_676_p2;
wire   [0:0] phitmp_demorgan_fu_661_p2;
wire   [0:0] tmp4_demorgan_fu_687_p2;
wire   [0:0] tmp4_fu_692_p2;
wire   [0:0] underflow_2_fu_698_p2;
wire   [0:0] overflow_1_fu_681_p2;
wire   [0:0] tmp5_fu_709_p2;
wire   [0:0] brmerge9_fu_703_p2;
wire   [0:0] p_985_not_fu_714_p2;
wire   [39:0] p_mux2_fu_720_p3;
wire   [39:0] p_1_fu_727_p3;
wire  signed [40:0] lhs_V_1_fu_742_p1;
wire  signed [40:0] rhs_V_1_fu_746_p1;
wire  signed [39:0] r_V_5_fu_761_p0;
wire  signed [40:0] r_V_5_fu_761_p1;
wire    ap_CS_fsm_state6;
wire   [39:0] p_neg_fu_774_p2;
wire   [37:0] tmp_fu_779_p4;
wire   [38:0] p_lshr_cast_fu_789_p1;
wire   [37:0] tmp_12_fu_799_p4;
wire   [0:0] tmp_34_fu_767_p3;
wire   [38:0] p_neg_t_fu_793_p2;
wire   [38:0] tmp_13_fu_808_p1;
wire   [38:0] tmp_14_fu_812_p3;
wire   [73:0] tmp_15_fu_820_p3;
wire  signed [80:0] tmp_16_fu_828_p1;
wire   [0:0] slt_fu_832_p2;
wire   [0:0] rev4_fu_837_p2;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Range1_all_ones_2_reg_971 <= Range1_all_ones_2_fu_599_p2;
        Range1_all_zeros_1_reg_977 <= Range1_all_zeros_1_fu_605_p2;
        brmerge973_demorgan_reg_982 <= brmerge973_demorgan_fu_639_p2;
        carry_3_reg_960 <= carry_3_fu_559_p2;
        notrhs_reg_988 <= notrhs_fu_650_p2;
        p_Result_6_reg_948 <= ret_V_6_fu_471_p2[32'd79];
        p_Result_8_reg_966 <= q_V_1_fu_539_p2[32'd39];
        p_Val2_13_reg_941 <= p_Val2_13_fu_452_p3;
        q_V_1_reg_954 <= q_V_1_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Range1_all_ones_reg_873 <= Range1_all_ones_fu_130_p2;
        Range1_all_zeros_reg_880 <= Range1_all_zeros_fu_136_p2;
        Range2_all_ones_reg_868 <= Range2_all_ones_fu_114_p2;
        p_Result_s_reg_857 <= r_V_7_fu_86_p2[32'd79];
        p_Val2_6_reg_885 <= p_Val2_6_fu_220_p3;
        r_V_7_reg_848 <= r_V_7_fu_86_p2;
        ret_V_1_reg_891 <= ret_V_1_fu_228_p2;
        tmp_11_reg_863 <= tmp_11_fu_100_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        brmerge961_demorgan_reg_911 <= brmerge961_demorgan_fu_378_p2;
        p_mux_reg_921 <= p_mux_fu_407_p3;
        phitmp959_demorgan_reg_901 <= phitmp959_demorgan_fu_350_p2;
        r_V_8_reg_926 <= r_V_8_fu_418_p2;
        r_V_9_reg_936 <= r_V_9_fu_431_p2;
        tmp_28_reg_931 <= tmp_28_fu_424_p1;
        tmp_9_reg_906 <= tmp_9_fu_367_p2;
        underflow_reg_916 <= underflow_fu_396_p2;
        y2_V_1_reg_896 <= y2_V_1_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_11_reg_993 <= p_Val2_11_fu_734_p3;
        ret_V_reg_998 <= ret_V_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        r_V_5_reg_1003 <= r_V_5_fu_761_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_2_fu_599_p2 = ((tmp_s_fu_589_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_130_p2 = ((p_Result_1_fu_120_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_605_p2 = ((tmp_s_fu_589_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_136_p2 = ((p_Result_1_fu_120_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_583_p2 = ((tmp_5_fu_573_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_114_p2 = ((p_Result_s_17_fu_104_p4 == 4'd15) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_return = (rev4_fu_837_p2 | notrhs_reg_988);

assign brmerge2_fu_401_p2 = (underflow_fu_396_p2 | overflow_fu_372_p2);

assign brmerge5_fu_186_p2 = (p_Result_5_fu_166_p3 ^ p_Result_4_fu_152_p3);

assign brmerge6_fu_198_p2 = (signbit_i_i_i_i160_fu_192_p2 | p_Result_5_fu_166_p3);

assign brmerge7_fu_671_p2 = (p_not2_fu_665_p2 | p_Result_8_reg_966);

assign brmerge961_demorgan_fu_378_p2 = (p_Result_3_fu_311_p3 & deleted_ones_fu_343_p3);

assign brmerge973_demorgan_fu_639_p2 = (p_Result_8_fu_565_p3 & deleted_ones_2_fu_631_p3);

assign brmerge9_fu_703_p2 = (underflow_2_fu_698_p2 | overflow_1_fu_681_p2);

assign brmerge_fu_361_p2 = (p_not_fu_355_p2 | p_Result_3_fu_311_p3);

assign carry_1_fu_305_p2 = (rev_fu_299_p2 & p_Result_2_fu_255_p3);

assign carry_3_fu_559_p2 = (rev2_fu_553_p2 & p_Result_7_fu_507_p3);

assign deleted_ones_2_fu_631_p3 = ((carry_3_fu_559_p2[0:0] === 1'b1) ? p_8_fu_625_p2 : Range1_all_ones_2_fu_599_p2);

assign deleted_ones_fu_343_p3 = ((carry_1_fu_305_p2[0:0] === 1'b1) ? p_s_fu_338_p2 : Range1_all_ones_reg_873);

assign deleted_zeros_1_fu_656_p3 = ((carry_3_reg_960[0:0] === 1'b1) ? Range1_all_ones_2_reg_971 : Range1_all_zeros_1_reg_977);

assign deleted_zeros_fu_319_p3 = ((carry_1_fu_305_p2[0:0] === 1'b1) ? Range1_all_ones_reg_873 : Range1_all_zeros_reg_880);

assign lhs_V_1_fu_742_p1 = p_Val2_11_fu_734_p3;

assign lhs_V_fu_142_p0 = x_V;

assign lhs_V_fu_142_p1 = lhs_V_fu_142_p0;

assign notrhs_fu_650_p2 = (($signed(ret_V_2_fu_645_p2) < $signed(80'd73786976294838206465)) ? 1'b1 : 1'b0);

assign overflow_1_fu_681_p2 = (tmp_3_fu_676_p2 & brmerge7_fu_671_p2);

assign overflow_fu_372_p2 = (tmp_9_fu_367_p2 & brmerge_fu_361_p2);

assign p_1_fu_727_p3 = ((underflow_2_fu_698_p2[0:0] === 1'b1) ? 40'd549755813888 : q_V_1_reg_954);

assign p_4_fu_446_p3 = ((underflow_reg_916[0:0] === 1'b1) ? 40'd549755813888 : y2_V_1_reg_896);

assign p_7_fu_212_p3 = ((underflow_1_fu_180_p2[0:0] === 1'b1) ? 40'd549755813888 : x_1_V_fu_160_p2);

assign p_8_fu_625_p2 = (rev3_fu_619_p2 & Range2_all_ones_1_fu_583_p2);

assign p_984_not_fu_441_p2 = (tmp3_fu_437_p2 | phitmp959_demorgan_reg_901);

assign p_985_not_fu_714_p2 = (tmp5_fu_709_p2 | phitmp_demorgan_fu_661_p2);

assign p_Result_1_fu_120_p4 = {{r_V_7_fu_86_p2[79:75]}};

assign p_Result_2_fu_255_p3 = r_V_7_reg_848[32'd74];

assign p_Result_3_fu_311_p3 = y2_V_1_fu_285_p2[32'd39];

assign p_Result_4_fu_152_p3 = ret_V_5_fu_146_p2[32'd40];

assign p_Result_5_fu_166_p3 = x_1_V_fu_160_p2[32'd39];

assign p_Result_7_fu_507_p3 = ret_V_6_fu_471_p2[32'd74];

assign p_Result_8_fu_565_p3 = q_V_1_fu_539_p2[32'd39];

assign p_Result_s_17_fu_104_p4 = {{r_V_7_fu_86_p2[79:76]}};

assign p_Val2_11_fu_734_p3 = ((p_985_not_fu_714_p2[0:0] === 1'b1) ? p_mux2_fu_720_p3 : p_1_fu_727_p3);

assign p_Val2_13_fu_452_p3 = ((p_984_not_fu_441_p2[0:0] === 1'b1) ? p_mux_reg_921 : p_4_fu_446_p3);

assign p_Val2_6_fu_220_p3 = ((brmerge6_fu_198_p2[0:0] === 1'b1) ? p_mux1_fu_204_p3 : p_7_fu_212_p3);

assign p_lshr_cast_fu_789_p1 = tmp_fu_779_p4;

assign p_mux1_fu_204_p3 = ((brmerge5_fu_186_p2[0:0] === 1'b1) ? 40'd549755813887 : x_1_V_fu_160_p2);

assign p_mux2_fu_720_p3 = ((brmerge9_fu_703_p2[0:0] === 1'b1) ? 40'd549755813887 : q_V_1_reg_954);

assign p_mux_fu_407_p3 = ((brmerge2_fu_401_p2[0:0] === 1'b1) ? 40'd549755813887 : y2_V_1_fu_285_p2);

assign p_neg_fu_774_p2 = (40'd0 - p_Val2_13_reg_941);

assign p_neg_t_fu_793_p2 = (39'd0 - p_lshr_cast_fu_789_p1);

assign p_not2_fu_665_p2 = (deleted_zeros_1_fu_656_p3 ^ 1'd1);

assign p_not_fu_355_p2 = (deleted_zeros_fu_319_p3 ^ 1'd1);

assign p_s_fu_338_p2 = (rev1_fu_332_p2 & Range2_all_ones_reg_868);

assign phitmp959_demorgan_fu_350_p2 = (carry_1_fu_305_p2 & Range1_all_ones_reg_873);

assign phitmp_demorgan_fu_661_p2 = (carry_3_reg_960 & Range1_all_ones_2_reg_971);

assign q_V_1_fu_539_p2 = (tmp_2_fu_535_p1 + q_V_fu_484_p4);

assign q_V_fu_484_p4 = {{ret_V_6_fu_471_p2[74:35]}};

assign r_1_fu_250_p2 = ((tmp_11_reg_863 != 34'd0) ? 1'b1 : 1'b0);

assign r_2_fu_502_p2 = ((tmp_28_reg_931 != 34'd0) ? 1'b1 : 1'b0);

assign r_V_2_fu_415_p1 = p_Val2_6_reg_885;

assign r_V_5_fu_761_p0 = p_Val2_11_reg_993;

assign r_V_5_fu_761_p1 = ret_V_reg_998;

assign r_V_5_fu_761_p2 = ($signed(r_V_5_fu_761_p0) * $signed(r_V_5_fu_761_p1));

assign r_V_6_cast_fu_428_p1 = $signed(ret_V_1_reg_891);

assign r_V_7_fu_86_p0 = r_V_fu_82_p1;

assign r_V_7_fu_86_p1 = r_V_fu_82_p1;

assign r_V_7_fu_86_p2 = ($signed(r_V_7_fu_86_p0) * $signed(r_V_7_fu_86_p1));

assign r_V_8_fu_418_p0 = r_V_2_fu_415_p1;

assign r_V_8_fu_418_p1 = r_V_2_fu_415_p1;

assign r_V_8_fu_418_p2 = ($signed(r_V_8_fu_418_p0) * $signed(r_V_8_fu_418_p1));

assign r_V_9_fu_431_p0 = r_V_6_cast_fu_428_p1;

assign r_V_9_fu_431_p1 = r_V_6_cast_fu_428_p1;

assign r_V_9_fu_431_p2 = ($signed(r_V_9_fu_431_p0) * $signed(r_V_9_fu_431_p1));

assign r_V_fu_82_p1 = $signed(y_V);

assign r_assign_1_fu_262_p2 = (tmp_4_fu_243_p3 | r_1_fu_250_p2);

assign r_fu_515_p2 = (tmp_27_fu_494_p3 | r_2_fu_502_p2);

assign ret_V_1_fu_228_p2 = ($signed(41'd34359738368) + $signed(lhs_V_fu_142_p1));

assign ret_V_2_fu_645_p2 = ($signed(r_V_9_reg_936) + $signed(rhs_V_1_cast_fu_467_p1));

assign ret_V_5_fu_146_p2 = ($signed(41'd2190433320960) + $signed(lhs_V_fu_142_p1));

assign ret_V_6_fu_471_p2 = ($signed(r_V_8_reg_926) + $signed(rhs_V_1_cast_fu_467_p1));

assign ret_V_fu_749_p2 = ($signed(lhs_V_1_fu_742_p1) + $signed(rhs_V_1_fu_746_p1));

assign rev1_fu_332_p2 = (tmp_23_fu_325_p3 ^ 1'd1);

assign rev2_fu_553_p2 = (tmp_31_fu_545_p3 ^ 1'd1);

assign rev3_fu_619_p2 = (tmp_33_fu_611_p3 ^ 1'd1);

assign rev4_fu_837_p2 = (slt_fu_832_p2 ^ 1'd1);

assign rev_fu_299_p2 = (tmp_21_fu_291_p3 ^ 1'd1);

assign rhs_V_1_cast_fu_467_p1 = $signed(rhs_V_fu_459_p3);

assign rhs_V_1_fu_746_p1 = p_Val2_6_reg_885;

assign rhs_V_fu_459_p3 = {{p_Val2_13_fu_452_p3}, {35'd0}};

assign signbit_i_i_i_i160_fu_192_p2 = (p_Result_4_fu_152_p3 ^ 1'd1);

assign slt_fu_832_p2 = (($signed(tmp_16_fu_828_p1) < $signed(r_V_5_reg_1003)) ? 1'b1 : 1'b0);

assign tmp2_demorgan_fu_384_p2 = (phitmp959_demorgan_fu_350_p2 | brmerge961_demorgan_fu_378_p2);

assign tmp2_fu_390_p2 = (tmp2_demorgan_fu_384_p2 ^ 1'd1);

assign tmp3_fu_437_p2 = (tmp_9_reg_906 | brmerge961_demorgan_reg_911);

assign tmp4_demorgan_fu_687_p2 = (phitmp_demorgan_fu_661_p2 | brmerge973_demorgan_reg_982);

assign tmp4_fu_692_p2 = (tmp4_demorgan_fu_687_p2 ^ 1'd1);

assign tmp5_fu_709_p2 = (tmp_3_fu_676_p2 | brmerge973_demorgan_reg_982);

assign tmp_11_fu_100_p1 = r_V_7_fu_86_p2[33:0];

assign tmp_12_fu_799_p4 = {{p_Val2_13_reg_941[39:2]}};

assign tmp_13_fu_808_p1 = tmp_12_fu_799_p4;

assign tmp_14_fu_812_p3 = ((tmp_34_fu_767_p3[0:0] === 1'b1) ? p_neg_t_fu_793_p2 : tmp_13_fu_808_p1);

assign tmp_15_fu_820_p3 = {{tmp_14_fu_812_p3}, {35'd0}};

assign tmp_16_fu_828_p1 = $signed(tmp_15_fu_820_p3);

assign tmp_1_fu_174_p2 = (p_Result_5_fu_166_p3 ^ 1'd1);

assign tmp_20_fu_268_p3 = r_V_7_reg_848[32'd34];

assign tmp_21_fu_291_p3 = y2_V_1_fu_285_p2[32'd39];

assign tmp_23_fu_325_p3 = r_V_7_reg_848[32'd75];

assign tmp_27_fu_494_p3 = ret_V_6_fu_471_p2[32'd35];

assign tmp_28_fu_424_p1 = r_V_8_fu_418_p2[33:0];

assign tmp_2_fu_535_p1 = tmp_6_fu_529_p2;

assign tmp_30_fu_521_p3 = ret_V_6_fu_471_p2[32'd34];

assign tmp_31_fu_545_p3 = q_V_1_fu_539_p2[32'd39];

assign tmp_33_fu_611_p3 = ret_V_6_fu_471_p2[32'd75];

assign tmp_34_fu_767_p3 = p_Val2_13_reg_941[32'd39];

assign tmp_3_fu_676_p2 = (p_Result_6_reg_948 ^ 1'd1);

assign tmp_4_fu_243_p3 = r_V_7_reg_848[32'd35];

assign tmp_5_fu_573_p4 = {{ret_V_6_fu_471_p2[79:76]}};

assign tmp_6_fu_529_p2 = (tmp_30_fu_521_p3 & r_fu_515_p2);

assign tmp_7_fu_275_p2 = (tmp_20_fu_268_p3 & r_assign_1_fu_262_p2);

assign tmp_8_fu_281_p1 = tmp_7_fu_275_p2;

assign tmp_9_fu_367_p2 = (p_Result_s_reg_857 ^ 1'd1);

assign tmp_fu_779_p4 = {{p_neg_fu_774_p2[39:2]}};

assign tmp_s_fu_589_p4 = {{ret_V_6_fu_471_p2[79:75]}};

assign underflow_1_fu_180_p2 = (tmp_1_fu_174_p2 & p_Result_4_fu_152_p3);

assign underflow_2_fu_698_p2 = (tmp4_fu_692_p2 & p_Result_6_reg_948);

assign underflow_fu_396_p2 = (tmp2_fu_390_p2 & p_Result_s_reg_857);

assign x_1_V_fu_160_p1 = x_V;

assign x_1_V_fu_160_p2 = ($signed(40'd1090921693184) + $signed(x_1_V_fu_160_p1));

assign y2_V_1_fu_285_p2 = (tmp_8_fu_281_p1 + y2_V_fu_234_p4);

assign y2_V_fu_234_p4 = {{r_V_7_reg_848[74:35]}};

endmodule //pretest
