// Seed: 520701869
module module_0 (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    output uwire id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9
);
  assign id_5 = 1;
  always @(posedge 1'b0 or posedge id_1) #1;
  id_11(
      .id_0(1 - 1), .id_1(id_9), .id_2(1)
  );
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    output supply1 id_10,
    output wire id_11,
    output wand id_12
);
  assign id_10 = 1'd0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_11,
      id_12,
      id_8,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
