TOPLEVEL_LANG=verilog
TOPLEVEL=sort
VERILOG_SOURCES=dut.v
MODULE=testbench

include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim

