 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: T-2022.03
Date   : Thu Mar 16 00:38:11 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: isstring (input port clocked by clk)
  Endpoint: str_reg_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  input external delay                     0.00      10.50 r
  isstring (in)                            0.00      10.50 r
  U576/Y (INVX3)                           0.20      10.70 f
  U575/Y (AOI211X1)                        0.35      11.05 r
  U459/Y (CLKINVX1)                        0.61      11.66 f
  U538/Y (CLKBUFX3)                        1.00      12.65 f
  U457/Y (CLKBUFX3)                        0.69      13.34 f
  U501/Y (INVX3)                           0.45      13.80 r
  U512/Y (AND2X2)                          0.23      14.02 r
  U513/Y (CLKINVX1)                        0.52      14.54 f
  U503/Y (CLKBUFX3)                        1.01      15.55 f
  U471/Y (CLKBUFX3)                        1.06      16.61 f
  U468/Y (CLKBUFX3)                        0.81      17.42 f
  U464/Y (CLKBUFX3)                        0.99      18.41 f
  U752/Y (OAI22XL)                         0.75      19.16 r
  str_reg_reg[6][2]/D (DFFRX1)             0.00      19.16 r
  data arrival time                                  19.16

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  str_reg_reg[6][2]/CK (DFFRX1)            0.00      20.40 r
  library setup time                      -0.30      20.10
  data required time                                 20.10
  -----------------------------------------------------------
  data required time                                 20.10
  data arrival time                                 -19.16
  -----------------------------------------------------------
  slack (MET)                                         0.94


1
