{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 14:41:25 2018 " "Info: Processing started: Sun May 13 14:41:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "flag\[2\] " "Info: Assuming node \"flag\[2\]\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst49\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst49\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst49\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 960 1016 1096 976 "ram_outclock" "" } { 856 1480 1560 872 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 800 1000 1096 816 "ram_inclock" "" } { 752 1400 1560 768 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst3\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 552 -144 -80 600 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst9\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 64 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 61 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] register CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 130.43 MHz 7.667 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.43 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 7.667 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.208 ns + Longest memory register " "Info: + Longest memory to register delay is 1.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] 1 MEM M4K_X20_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 1.053 ns lpm_ram_io:inst1\|datatri\[1\]~14 2 COMB LCCOMB_X19_Y8_N8 2 " "Info: 2: + IC(0.730 ns) + CELL(0.272 ns) = 1.053 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 2; COMB Node = 'lpm_ram_io:inst1\|datatri\[1\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] lpm_ram_io:inst1|datatri[1]~14 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.208 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X19_Y8_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.208 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_ram_io:inst1|datatri[1]~14 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 39.57 % ) " "Info: Total cell delay = 0.478 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 60.43 % ) " "Info: Total interconnect delay = 0.730 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] lpm_ram_io:inst1|datatri[1]~14 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.208 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} lpm_ram_io:inst1|datatri[1]~14 {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.730ns 0.000ns } { 0.051ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.233 ns - Smallest " "Info: - Smallest clock skew is -6.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.457 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X19_Y8_N9 1 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.690 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 8.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.712 ns) 3.042 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X11_Y14_N19 10 " "Info: 2: + IC(1.476 ns) + CELL(0.712 ns) = 3.042 ns; Loc. = LCFF_X11_Y14_N19; Fanout = 10; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.357 ns) 3.715 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X11_Y14_N2 6 " "Info: 3: + IC(0.316 ns) + CELL(0.357 ns) = 3.715 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.712 ns) 4.757 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X10_Y14_N23 7 " "Info: 4: + IC(0.330 ns) + CELL(0.712 ns) = 4.757 ns; Loc. = LCFF_X10_Y14_N23; Fanout = 7; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.225 ns) 5.248 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 5 COMB LCCOMB_X10_Y14_N14 1 " "Info: 5: + IC(0.266 ns) + CELL(0.225 ns) = 5.248 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.228 ns) 5.726 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1 6 COMB LCCOMB_X10_Y14_N2 35 " "Info: 6: + IC(0.250 ns) + CELL(0.228 ns) = 5.726 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 35; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.154 ns) 6.212 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock 7 COMB LCCOMB_X9_Y14_N28 1 " "Info: 7: + IC(0.332 ns) + CELL(0.154 ns) = 6.212 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~1 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 960 1016 1096 976 "ram_outclock" "" } { 856 1480 1560 872 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 7.569 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock~clkctrl 8 COMB CLKCTRL_G0 16 " "Info: 8: + IC(1.357 ns) + CELL(0.000 ns) = 7.569 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 960 1016 1096 976 "ram_outclock" "" } { 856 1480 1560 872 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.472 ns) 8.690 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] 9 MEM M4K_X20_Y8 1 " "Info: 9: + IC(0.649 ns) + CELL(0.472 ns) = 8.690 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 42.74 % ) " "Info: Total cell delay = 3.714 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.976 ns ( 57.26 % ) " "Info: Total interconnect delay = 4.976 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~1 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~1 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.266ns 0.250ns 0.332ns 1.357ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.225ns 0.228ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~1 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~1 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.266ns 0.250ns 0.332ns 1.357ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.225ns 0.228ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] lpm_ram_io:inst1|datatri[1]~14 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.208 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} lpm_ram_io:inst1|datatri[1]~14 {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.730ns 0.000ns } { 0.051ns 0.272ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~1 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~1 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.266ns 0.250ns 0.332ns 1.357ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.225ns 0.228ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "flag\[2\] register register CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 500.0 MHz Internal " "Info: Clock \"flag\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.119 ns + Longest register register " "Info: + Longest register to register delay is 1.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 1 REG LCFF_X21_Y21_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X21_Y21_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X21_Y21_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X21_Y21_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X21_Y21_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X21_Y21_N6; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X21_Y21_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X21_Y21_N8; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X21_Y21_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X21_Y21_N10; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X21_Y21_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X21_Y21_N12; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.792 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X21_Y21_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X21_Y21_N14; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X21_Y21_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X21_Y21_N16; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X21_Y21_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X21_Y21_N18; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X21_Y21_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X21_Y21_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.022 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11 13 COMB LCCOMB_X21_Y21_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X21_Y21_N22; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.119 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 14 REG LCFF_X21_Y21_N23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 100.00 % ) " "Info: Total cell delay = 1.119 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] destination 5.348 ns + Shortest register " "Info: + Shortest clock path from clock \"flag\[2\]\" to destination register is 5.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.357 ns) 2.332 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y14_N8 3 " "Info: 2: + IC(1.111 ns) + CELL(0.357 ns) = 2.332 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 2.693 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X9_Y14_N2 1 " "Info: 3: + IC(0.308 ns) + CELL(0.053 ns) = 2.693 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.069 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G2 12 " "Info: 4: + IC(1.376 ns) + CELL(0.000 ns) = 4.069 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 5.348 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 5 REG LCFF_X21_Y21_N23 2 " "Info: 5: + IC(0.661 ns) + CELL(0.618 ns) = 5.348 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 35.38 % ) " "Info: Total cell delay = 1.892 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.456 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.456 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] source 5.348 ns - Longest register " "Info: - Longest clock path from clock \"flag\[2\]\" to source register is 5.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.357 ns) 2.332 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y14_N8 3 " "Info: 2: + IC(1.111 ns) + CELL(0.357 ns) = 2.332 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 2.693 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X9_Y14_N2 1 " "Info: 3: + IC(0.308 ns) + CELL(0.053 ns) = 2.693 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.069 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G2 12 " "Info: 4: + IC(1.376 ns) + CELL(0.000 ns) = 4.069 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 5.348 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 5 REG LCFF_X21_Y21_N1 11 " "Info: 5: + IC(0.661 ns) + CELL(0.618 ns) = 5.348 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 35.38 % ) " "Info: Total cell delay = 1.892 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.456 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.456 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.864ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } {  } {  } "" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4 clk 5.65 ns " "Info: Found hold time violation between source  pin or register \"CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination pin or register \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4\" for clock \"clk\" (Hold time is 5.65 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.416 ns + Largest " "Info: + Largest clock skew is 6.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.902 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.712 ns) 3.042 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X11_Y14_N19 10 " "Info: 2: + IC(1.476 ns) + CELL(0.712 ns) = 3.042 ns; Loc. = LCFF_X11_Y14_N19; Fanout = 10; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.357 ns) 3.715 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X11_Y14_N2 6 " "Info: 3: + IC(0.316 ns) + CELL(0.357 ns) = 3.715 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.712 ns) 4.757 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X10_Y14_N27 6 " "Info: 4: + IC(0.330 ns) + CELL(0.712 ns) = 4.757 ns; Loc. = LCFF_X10_Y14_N27; Fanout = 6; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.346 ns) 5.484 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0 5 COMB LCCOMB_X10_Y14_N12 2 " "Info: 5: + IC(0.381 ns) + CELL(0.346 ns) = 5.484 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 61 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.366 ns) 6.212 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock 6 COMB LCCOMB_X11_Y14_N12 1 " "Info: 6: + IC(0.362 ns) + CELL(0.366 ns) = 6.212 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 800 1000 1096 816 "ram_inclock" "" } { 752 1400 1560 768 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.000 ns) 7.753 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock~clkctrl 7 COMB CLKCTRL_G1 224 " "Info: 7: + IC(1.541 ns) + CELL(0.000 ns) = 7.753 ns; Loc. = CLKCTRL_G1; Fanout = 224; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 800 1000 1096 816 "ram_inclock" "" } { 752 1400 1560 768 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.481 ns) 8.902 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4 8 MEM M4K_X8_Y15 1 " "Info: 8: + IC(0.668 ns) + CELL(0.481 ns) = 8.902 ns; Loc. = M4K_X8_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 117 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.828 ns ( 43.00 % ) " "Info: Total cell delay = 3.828 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 57.00 % ) " "Info: Total interconnect delay = 5.074 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.381ns 0.362ns 1.541ns 0.668ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.346ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X9_Y15_N5 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y15_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.381ns 0.362ns 1.541ns 0.668ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.346ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.875 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X9_Y15_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 0.251 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[4\]~28 2 COMB LCCOMB_X9_Y15_N10 17 " "Info: 2: + IC(0.198 ns) + CELL(0.053 ns) = 0.251 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 17; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[4\]~28'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.103 ns) 0.875 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4 3 MEM M4K_X8_Y15 1 " "Info: 3: + IC(0.521 ns) + CELL(0.103 ns) = 0.875 ns; Loc. = M4K_X8_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a4~porta_address_reg4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 117 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 17.83 % ) " "Info: Total cell delay = 0.156 ns ( 17.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 82.17 % ) " "Info: Total interconnect delay = 0.719 ns ( 82.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.875 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 {} } { 0.000ns 0.198ns 0.521ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 117 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.381ns 0.362ns 1.541ns 0.668ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.346ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.875 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[4] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[4]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a4~porta_address_reg4 {} } { 0.000ns 0.198ns 0.521ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 0.442 ns register " "Info: tsu for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 0.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.318 ns + Longest pin register " "Info: + Longest pin to register delay is 5.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.357 ns) 2.332 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y14_N8 3 " "Info: 2: + IC(1.111 ns) + CELL(0.357 ns) = 2.332 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.378 ns) 3.085 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0 3 COMB LCCOMB_X11_Y14_N8 12 " "Info: 3: + IC(0.375 ns) + CELL(0.378 ns) = 3.085 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 624 1192 1256 672 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.746 ns) 5.318 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y21_N1 11 " "Info: 4: + IC(1.487 ns) + CELL(0.746 ns) = 5.318 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 44.10 % ) " "Info: Total cell delay = 2.345 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.973 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.318 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.318 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.375ns 1.487ns } { 0.000ns 0.864ns 0.357ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.966 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.154 ns) 2.311 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 2 COMB LCCOMB_X9_Y14_N2 1 " "Info: 2: + IC(1.303 ns) + CELL(0.154 ns) = 2.311 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 3.687 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 3 COMB CLKCTRL_G2 12 " "Info: 3: + IC(1.376 ns) + CELL(0.000 ns) = 3.687 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 4.966 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y21_N1 11 " "Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 4.966 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 32.74 % ) " "Info: Total cell delay = 1.626 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.340 ns ( 67.26 % ) " "Info: Total interconnect delay = 3.340 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.303ns 1.376ns 0.661ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.318 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.318 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.375ns 1.487ns } { 0.000ns 0.864ns 0.357ns 0.378ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.303ns 1.376ns 0.661ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk R\[5\] CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] 12.534 ns register " "Info: tco from clock \"clk\" to destination pin \"R\[5\]\" through register \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is 12.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.317 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.712 ns) 3.042 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X11_Y14_N19 10 " "Info: 2: + IC(1.476 ns) + CELL(0.712 ns) = 3.042 ns; Loc. = LCFF_X11_Y14_N19; Fanout = 10; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.357 ns) 3.715 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X11_Y14_N2 6 " "Info: 3: + IC(0.316 ns) + CELL(0.357 ns) = 3.715 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.343 ns) + CELL(0.000 ns) 6.058 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9~clkctrl 4 COMB CLKCTRL_G12 39 " "Info: 4: + IC(2.343 ns) + CELL(0.000 ns) = 6.058 ns; Loc. = CLKCTRL_G12; Fanout = 39; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 7.317 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] 5 REG LCFF_X19_Y16_N9 3 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 7.317 ns; Loc. = LCFF_X19_Y16_N9; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 34.73 % ) " "Info: Total cell delay = 2.541 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.776 ns ( 65.27 % ) " "Info: Total interconnect delay = 4.776 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.317 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.317 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 2.343ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.123 ns + Longest register pin " "Info: + Longest register to pin delay is 5.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X19_Y16_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N9; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\]~27 2 COMB LCCOMB_X19_Y16_N8 17 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 17; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\]~27'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(2.104 ns) 5.123 ns R\[5\] 3 PIN PIN_L15 0 " "Info: 3: + IC(2.778 ns) + CELL(2.104 ns) = 5.123 ns; Loc. = PIN_L15; Fanout = 0; PIN Node = 'R\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 R[5] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 448 328 504 464 "R\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 45.77 % ) " "Info: Total cell delay = 2.345 ns ( 45.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.778 ns ( 54.23 % ) " "Info: Total interconnect delay = 2.778 ns ( 54.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 R[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 {} R[5] {} } { 0.000ns 0.000ns 2.778ns } { 0.000ns 0.241ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.317 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.317 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 2.343ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 R[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[5]~27 {} R[5] {} } { 0.000ns 0.000ns 2.778ns } { 0.000ns 0.241ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 3.781 ns register " "Info: th for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 3.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.525 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.712 ns) 3.042 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X11_Y14_N19 10 " "Info: 2: + IC(1.476 ns) + CELL(0.712 ns) = 3.042 ns; Loc. = LCFF_X11_Y14_N19; Fanout = 10; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.357 ns) 3.715 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X11_Y14_N2 6 " "Info: 3: + IC(0.316 ns) + CELL(0.357 ns) = 3.715 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.712 ns) 4.757 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] 4 REG LCFF_X10_Y14_N5 6 " "Info: 4: + IC(0.330 ns) + CELL(0.712 ns) = 4.757 ns; Loc. = LCFF_X10_Y14_N5; Fanout = 6; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.378 ns) 5.509 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 5 COMB LCCOMB_X10_Y14_N8 3 " "Info: 5: + IC(0.374 ns) + CELL(0.378 ns) = 5.509 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 5.870 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X9_Y14_N2 1 " "Info: 6: + IC(0.308 ns) + CELL(0.053 ns) = 5.870 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 7.246 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G2 12 " "Info: 7: + IC(1.376 ns) + CELL(0.000 ns) = 7.246 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 8.525 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 8 REG LCFF_X21_Y21_N1 11 " "Info: 8: + IC(0.661 ns) + CELL(0.618 ns) = 8.525 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 43.21 % ) " "Info: Total cell delay = 3.684 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 56.79 % ) " "Info: Total interconnect delay = 4.841 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.374ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.893 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.357 ns) 2.332 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y14_N8 3 " "Info: 2: + IC(1.111 ns) + CELL(0.357 ns) = 2.332 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.225 ns) 2.878 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1 3 COMB LCCOMB_X11_Y14_N14 12 " "Info: 3: + IC(0.321 ns) + CELL(0.225 ns) = 2.878 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.503 ns) 4.893 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y21_N1 11 " "Info: 4: + IC(1.512 ns) + CELL(0.503 ns) = 4.893 ns; Loc. = LCFF_X21_Y21_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 39.83 % ) " "Info: Total cell delay = 1.949 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.944 ns ( 60.17 % ) " "Info: Total interconnect delay = 2.944 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.893 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.321ns 1.512ns } { 0.000ns 0.864ns 0.357ns 0.225ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.476ns 0.316ns 0.330ns 0.374ns 0.308ns 1.376ns 0.661ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.893 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.321ns 1.512ns } { 0.000ns 0.864ns 0.357ns 0.225ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 14:41:26 2018 " "Info: Processing ended: Sun May 13 14:41:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
