Keyword: PLL
Occurrences: 60
================================================================================

Page    2: • 3× PLLs (1 for the system clock, 2 for kernel       • Chrom-ART graphical hardware Accelerator
Page    2: accuracy via internal audio PLL or external
Page    5: 6.3.10     PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Page    6: 7.3.10     PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Page    9: Table 50.   PLL characteristics (wide VCO frequency range) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Page    9: Table 51.   PLL characteristics (medium VCO frequency range) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Page   11: Table 147.   PLL characteristics (wide VCO frequency range) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Page   11: Table 148.   PLL characteristics (medium VCO frequency range) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
Page   17: I2S peripherals can be clocked by a dedicated internal audio PLL or by an external
Page   23: LSI                    PLL1+PLL2+PLL3                                                                                                       4- 48 MHz                      OSC_OUT
Page   24: LSI                    PLL1+PLL2+PLL3                                                                                                       4- 48 MHz                      OSC_OUT
Page   31: resonator, two internal oscillators with fast startup time and three PLLs.
Page   31: The RCC provides three PLLs: one for system clock, two for kernel clocks.
Page   51: for both FDCAN1 and FDCAN2 from the HSI internal RC oscillator and the PLL, by
Page   52: generated by a PLL connected to the HSE oscillator.
Page  103: VBAT                        HSE, PLLs                       Backup domain
Page  130: 6.3.10            PLL characteristics
Page  130: Table 50. PLL characteristics (wide VCO frequency range)(1)
Page  130: PLL input clock                                         -                   2             -              16          MHz
Page  130: fPLL_IN
Page  130: PLL input clock duty cycle                              -                   10            -              90           %
Page  131: Table 50. PLL characteristics (wide VCO frequency range)(1) (continued)
Page  131: fPLL_P_OUT     PLL multiplier output clock P                   VOS2                  1.5            -                300
Page  131: fPLL_Q_OUT     PLL multiplier output clock Q/R                 VOS2                  1.5            -                300
Page  131: fVCO_OUT      PLL VCO output                                     -                 192             -                836
Page  131: tLOCK       PLL lock time                         Sigma-delta mode                                                             µs
Page  131: IDD(PLL)(3)   PLL power consumption on VDD                                                                                       µA
Page  131: Table 51. PLL characteristics (medium VCO frequency range)(1)
Page  131: PLL input clock                                        -                      1                 -            2     MHz
Page  131: fPLL_IN
Page  131: PLL input clock duty cycle                             -                      10                -           90      %
Page  131: PLL multiplier output clock P, Q,
Page  131: fPLL_OUT                                                         VOS2                      1.17               -          210     MHz
Page  131: fVCO_OUT      PLL VCO output                                         -                     150                -          420     MHz
Page  131: tLOCK       PLL lock time
Page  132: Table 51. PLL characteristics (medium VCO frequency range)(1) (continued)
Page  132: fPLL_OUT =      150 MHz                                           +/-
Page  132: I(PLL)(2)     PLL power consumption on VDD                                                                           µA
Page  209: VBAT                        HSE, PLLs                       Backup domain
Page  237: 7.3.10           PLL characteristics
Page  237: Table 147. PLL characteristics (wide VCO frequency range)(1)
Page  237: PLL input clock                                   -                   2         -          16          MHz
Page  237: fPLL_IN
Page  237: PLL input clock duty cycle                        -                  10         -          90            %
Page  237: fPLL_P_OUT      PLL multiplier output clock P
Page  237: fVCO_OUT       PLL VCO output                                    -                 192         -          960
Page  237: tLOCK        PLL lock time                        Sigma-delta mode                                                   µs
Page  237: IDD(PLL)(3)    PLL power consumption on VDD                                                                            µA
Page  238: Table 148. PLL characteristics (medium VCO frequency range)(1)
Page  238: PLL input clock                                     -                 1           -       2      MHz
Page  238: fPLL_IN
Page  238: PLL input clock duty cycle                          -                 10          -      90       %
Page  238: PLL multiplier output clock P, Q,
Page  238: fPLL_OUT                                                        VOS2               1.17         -      210
Page  238: fVCO_OUT      PLL VCO output                                      -                150          -      420
Page  238: tLOCK       PLL lock time                                                                                    µs
Page  238: fPLL_OUT =        150 MHz
Page  238: I(PLL)(2)    PLL power consumption on VDD                                                                     µA
Page  352: characteristics and Table 48: CSI oscillator characteristics. Renamed Table 50 into “PLL
Page  352: characteristics (wide VCO frequency range)” and updated note 2.. Added Table 51: PLL
