
EQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005310  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ef8  080054d4  080054d4  000064d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063cc  080063cc  00008028  2**0
                  CONTENTS
  4 .ARM          00000008  080063cc  080063cc  000073cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063d4  080063d4  00008028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063d8  080063d8  000073d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  080063dc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005fc  20000028  08006404  00008028  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  08006404  00008624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015352  00000000  00000000  00008058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033f9  00000000  00000000  0001d3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  000207a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb5  00000000  00000000  00021780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002391d  00000000  00000000  00022335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014564  00000000  00000000  00045c52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfe37  00000000  00000000  0005a1b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00139fed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004264  00000000  00000000  0013a0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0013e30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00001f92  00000000  00000000  0013e36d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000460  00000000  00000000  001402ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000028 	.word	0x20000028
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080054bc 	.word	0x080054bc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000002c 	.word	0x2000002c
 8000200:	080054bc 	.word	0x080054bc

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 bac8 	b.w	80007ac <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f83a 	bl	800029c <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__aeabi_f2lz>:
 8000234:	ee07 0a90 	vmov	s15, r0
 8000238:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800023c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000240:	d401      	bmi.n	8000246 <__aeabi_f2lz+0x12>
 8000242:	f000 b80b 	b.w	800025c <__aeabi_f2ulz>
 8000246:	eef1 7a67 	vneg.f32	s15, s15
 800024a:	b508      	push	{r3, lr}
 800024c:	ee17 0a90 	vmov	r0, s15
 8000250:	f000 f804 	bl	800025c <__aeabi_f2ulz>
 8000254:	4240      	negs	r0, r0
 8000256:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025a:	bd08      	pop	{r3, pc}

0800025c <__aeabi_f2ulz>:
 800025c:	b5d0      	push	{r4, r6, r7, lr}
 800025e:	f000 fc0b 	bl	8000a78 <__aeabi_f2d>
 8000262:	4b0c      	ldr	r3, [pc, #48]	@ (8000294 <__aeabi_f2ulz+0x38>)
 8000264:	2200      	movs	r2, #0
 8000266:	4606      	mov	r6, r0
 8000268:	460f      	mov	r7, r1
 800026a:	f000 f975 	bl	8000558 <__aeabi_dmul>
 800026e:	f000 fc5b 	bl	8000b28 <__aeabi_d2uiz>
 8000272:	4604      	mov	r4, r0
 8000274:	f000 fbde 	bl	8000a34 <__aeabi_ui2d>
 8000278:	4b07      	ldr	r3, [pc, #28]	@ (8000298 <__aeabi_f2ulz+0x3c>)
 800027a:	2200      	movs	r2, #0
 800027c:	f000 f96c 	bl	8000558 <__aeabi_dmul>
 8000280:	4602      	mov	r2, r0
 8000282:	460b      	mov	r3, r1
 8000284:	4630      	mov	r0, r6
 8000286:	4639      	mov	r1, r7
 8000288:	f000 fa96 	bl	80007b8 <__aeabi_dsub>
 800028c:	f000 fc4c 	bl	8000b28 <__aeabi_d2uiz>
 8000290:	4621      	mov	r1, r4
 8000292:	bdd0      	pop	{r4, r6, r7, pc}
 8000294:	3df00000 	.word	0x3df00000
 8000298:	41f00000 	.word	0x41f00000

0800029c <__udivmoddi4>:
 800029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a0:	9d08      	ldr	r5, [sp, #32]
 80002a2:	460c      	mov	r4, r1
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d14e      	bne.n	8000346 <__udivmoddi4+0xaa>
 80002a8:	4694      	mov	ip, r2
 80002aa:	458c      	cmp	ip, r1
 80002ac:	4686      	mov	lr, r0
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	d962      	bls.n	800037a <__udivmoddi4+0xde>
 80002b4:	b14a      	cbz	r2, 80002ca <__udivmoddi4+0x2e>
 80002b6:	f1c2 0320 	rsb	r3, r2, #32
 80002ba:	4091      	lsls	r1, r2
 80002bc:	fa20 f303 	lsr.w	r3, r0, r3
 80002c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c4:	4319      	orrs	r1, r3
 80002c6:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ce:	fa1f f68c 	uxth.w	r6, ip
 80002d2:	fbb1 f4f7 	udiv	r4, r1, r7
 80002d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002da:	fb07 1114 	mls	r1, r7, r4, r1
 80002de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e2:	fb04 f106 	mul.w	r1, r4, r6
 80002e6:	4299      	cmp	r1, r3
 80002e8:	d90a      	bls.n	8000300 <__udivmoddi4+0x64>
 80002ea:	eb1c 0303 	adds.w	r3, ip, r3
 80002ee:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f2:	f080 8112 	bcs.w	800051a <__udivmoddi4+0x27e>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 810f 	bls.w	800051a <__udivmoddi4+0x27e>
 80002fc:	3c02      	subs	r4, #2
 80002fe:	4463      	add	r3, ip
 8000300:	1a59      	subs	r1, r3, r1
 8000302:	fa1f f38e 	uxth.w	r3, lr
 8000306:	fbb1 f0f7 	udiv	r0, r1, r7
 800030a:	fb07 1110 	mls	r1, r7, r0, r1
 800030e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000312:	fb00 f606 	mul.w	r6, r0, r6
 8000316:	429e      	cmp	r6, r3
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x94>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000322:	f080 80fc 	bcs.w	800051e <__udivmoddi4+0x282>
 8000326:	429e      	cmp	r6, r3
 8000328:	f240 80f9 	bls.w	800051e <__udivmoddi4+0x282>
 800032c:	4463      	add	r3, ip
 800032e:	3802      	subs	r0, #2
 8000330:	1b9b      	subs	r3, r3, r6
 8000332:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa6>
 800033a:	40d3      	lsrs	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xba>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb4>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa6>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x150>
 800035e:	42a3      	cmp	r3, r4
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xcc>
 8000362:	4290      	cmp	r0, r2
 8000364:	f0c0 80f0 	bcc.w	8000548 <__udivmoddi4+0x2ac>
 8000368:	1a86      	subs	r6, r0, r2
 800036a:	eb64 0303 	sbc.w	r3, r4, r3
 800036e:	2001      	movs	r0, #1
 8000370:	2d00      	cmp	r5, #0
 8000372:	d0e6      	beq.n	8000342 <__udivmoddi4+0xa6>
 8000374:	e9c5 6300 	strd	r6, r3, [r5]
 8000378:	e7e3      	b.n	8000342 <__udivmoddi4+0xa6>
 800037a:	2a00      	cmp	r2, #0
 800037c:	f040 8090 	bne.w	80004a0 <__udivmoddi4+0x204>
 8000380:	eba1 040c 	sub.w	r4, r1, ip
 8000384:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000388:	fa1f f78c 	uxth.w	r7, ip
 800038c:	2101      	movs	r1, #1
 800038e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000392:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000396:	fb08 4416 	mls	r4, r8, r6, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb07 f006 	mul.w	r0, r7, r6
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x11c>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f106 34ff 	add.w	r4, r6, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x11a>
 80003b0:	4298      	cmp	r0, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2b4>
 80003b6:	4626      	mov	r6, r4
 80003b8:	1a1c      	subs	r4, r3, r0
 80003ba:	fa1f f38e 	uxth.w	r3, lr
 80003be:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c2:	fb08 4410 	mls	r4, r8, r0, r4
 80003c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ca:	fb00 f707 	mul.w	r7, r0, r7
 80003ce:	429f      	cmp	r7, r3
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x148>
 80003d2:	eb1c 0303 	adds.w	r3, ip, r3
 80003d6:	f100 34ff 	add.w	r4, r0, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x146>
 80003dc:	429f      	cmp	r7, r3
 80003de:	f200 80b0 	bhi.w	8000542 <__udivmoddi4+0x2a6>
 80003e2:	4620      	mov	r0, r4
 80003e4:	1bdb      	subs	r3, r3, r7
 80003e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x9c>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa20 fc06 	lsr.w	ip, r0, r6
 80003fc:	fa04 f301 	lsl.w	r3, r4, r1
 8000400:	ea43 030c 	orr.w	r3, r3, ip
 8000404:	40f4      	lsrs	r4, r6
 8000406:	fa00 f801 	lsl.w	r8, r0, r1
 800040a:	0c38      	lsrs	r0, r7, #16
 800040c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000410:	fbb4 fef0 	udiv	lr, r4, r0
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fb00 441e 	mls	r4, r0, lr, r4
 800041c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000420:	fb0e f90c 	mul.w	r9, lr, ip
 8000424:	45a1      	cmp	r9, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x1a6>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000432:	f080 8084 	bcs.w	800053e <__udivmoddi4+0x2a2>
 8000436:	45a1      	cmp	r9, r4
 8000438:	f240 8081 	bls.w	800053e <__udivmoddi4+0x2a2>
 800043c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000440:	443c      	add	r4, r7
 8000442:	eba4 0409 	sub.w	r4, r4, r9
 8000446:	fa1f f983 	uxth.w	r9, r3
 800044a:	fbb4 f3f0 	udiv	r3, r4, r0
 800044e:	fb00 4413 	mls	r4, r0, r3, r4
 8000452:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000456:	fb03 fc0c 	mul.w	ip, r3, ip
 800045a:	45a4      	cmp	ip, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x1d2>
 800045e:	193c      	adds	r4, r7, r4
 8000460:	f103 30ff 	add.w	r0, r3, #4294967295
 8000464:	d267      	bcs.n	8000536 <__udivmoddi4+0x29a>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d965      	bls.n	8000536 <__udivmoddi4+0x29a>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000472:	fba0 9302 	umull	r9, r3, r0, r2
 8000476:	eba4 040c 	sub.w	r4, r4, ip
 800047a:	429c      	cmp	r4, r3
 800047c:	46ce      	mov	lr, r9
 800047e:	469c      	mov	ip, r3
 8000480:	d351      	bcc.n	8000526 <__udivmoddi4+0x28a>
 8000482:	d04e      	beq.n	8000522 <__udivmoddi4+0x286>
 8000484:	b155      	cbz	r5, 800049c <__udivmoddi4+0x200>
 8000486:	ebb8 030e 	subs.w	r3, r8, lr
 800048a:	eb64 040c 	sbc.w	r4, r4, ip
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431e      	orrs	r6, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	e9c5 6400 	strd	r6, r4, [r5]
 800049c:	2100      	movs	r1, #0
 800049e:	e750      	b.n	8000342 <__udivmoddi4+0xa6>
 80004a0:	f1c2 0320 	rsb	r3, r2, #32
 80004a4:	fa20 f103 	lsr.w	r1, r0, r3
 80004a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004ac:	fa24 f303 	lsr.w	r3, r4, r3
 80004b0:	4094      	lsls	r4, r2
 80004b2:	430c      	orrs	r4, r1
 80004b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b8:	fa00 fe02 	lsl.w	lr, r0, r2
 80004bc:	fa1f f78c 	uxth.w	r7, ip
 80004c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c4:	fb08 3110 	mls	r1, r8, r0, r3
 80004c8:	0c23      	lsrs	r3, r4, #16
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb00 f107 	mul.w	r1, r0, r7
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d908      	bls.n	80004e8 <__udivmoddi4+0x24c>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f100 36ff 	add.w	r6, r0, #4294967295
 80004de:	d22c      	bcs.n	800053a <__udivmoddi4+0x29e>
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d92a      	bls.n	800053a <__udivmoddi4+0x29e>
 80004e4:	3802      	subs	r0, #2
 80004e6:	4463      	add	r3, ip
 80004e8:	1a5b      	subs	r3, r3, r1
 80004ea:	b2a4      	uxth	r4, r4
 80004ec:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f0:	fb08 3311 	mls	r3, r8, r1, r3
 80004f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f8:	fb01 f307 	mul.w	r3, r1, r7
 80004fc:	42a3      	cmp	r3, r4
 80004fe:	d908      	bls.n	8000512 <__udivmoddi4+0x276>
 8000500:	eb1c 0404 	adds.w	r4, ip, r4
 8000504:	f101 36ff 	add.w	r6, r1, #4294967295
 8000508:	d213      	bcs.n	8000532 <__udivmoddi4+0x296>
 800050a:	42a3      	cmp	r3, r4
 800050c:	d911      	bls.n	8000532 <__udivmoddi4+0x296>
 800050e:	3902      	subs	r1, #2
 8000510:	4464      	add	r4, ip
 8000512:	1ae4      	subs	r4, r4, r3
 8000514:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000518:	e739      	b.n	800038e <__udivmoddi4+0xf2>
 800051a:	4604      	mov	r4, r0
 800051c:	e6f0      	b.n	8000300 <__udivmoddi4+0x64>
 800051e:	4608      	mov	r0, r1
 8000520:	e706      	b.n	8000330 <__udivmoddi4+0x94>
 8000522:	45c8      	cmp	r8, r9
 8000524:	d2ae      	bcs.n	8000484 <__udivmoddi4+0x1e8>
 8000526:	ebb9 0e02 	subs.w	lr, r9, r2
 800052a:	eb63 0c07 	sbc.w	ip, r3, r7
 800052e:	3801      	subs	r0, #1
 8000530:	e7a8      	b.n	8000484 <__udivmoddi4+0x1e8>
 8000532:	4631      	mov	r1, r6
 8000534:	e7ed      	b.n	8000512 <__udivmoddi4+0x276>
 8000536:	4603      	mov	r3, r0
 8000538:	e799      	b.n	800046e <__udivmoddi4+0x1d2>
 800053a:	4630      	mov	r0, r6
 800053c:	e7d4      	b.n	80004e8 <__udivmoddi4+0x24c>
 800053e:	46d6      	mov	lr, sl
 8000540:	e77f      	b.n	8000442 <__udivmoddi4+0x1a6>
 8000542:	4463      	add	r3, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e74d      	b.n	80003e4 <__udivmoddi4+0x148>
 8000548:	4606      	mov	r6, r0
 800054a:	4623      	mov	r3, r4
 800054c:	4608      	mov	r0, r1
 800054e:	e70f      	b.n	8000370 <__udivmoddi4+0xd4>
 8000550:	3e02      	subs	r6, #2
 8000552:	4463      	add	r3, ip
 8000554:	e730      	b.n	80003b8 <__udivmoddi4+0x11c>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_idiv0>:
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop

080007b0 <__aeabi_drsub>:
 80007b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80007b4:	e002      	b.n	80007bc <__adddf3>
 80007b6:	bf00      	nop

080007b8 <__aeabi_dsub>:
 80007b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080007bc <__adddf3>:
 80007bc:	b530      	push	{r4, r5, lr}
 80007be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80007c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80007c6:	ea94 0f05 	teq	r4, r5
 80007ca:	bf08      	it	eq
 80007cc:	ea90 0f02 	teqeq	r0, r2
 80007d0:	bf1f      	itttt	ne
 80007d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80007d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80007da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80007de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80007e2:	f000 80e2 	beq.w	80009aa <__adddf3+0x1ee>
 80007e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80007ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80007ee:	bfb8      	it	lt
 80007f0:	426d      	neglt	r5, r5
 80007f2:	dd0c      	ble.n	800080e <__adddf3+0x52>
 80007f4:	442c      	add	r4, r5
 80007f6:	ea80 0202 	eor.w	r2, r0, r2
 80007fa:	ea81 0303 	eor.w	r3, r1, r3
 80007fe:	ea82 0000 	eor.w	r0, r2, r0
 8000802:	ea83 0101 	eor.w	r1, r3, r1
 8000806:	ea80 0202 	eor.w	r2, r0, r2
 800080a:	ea81 0303 	eor.w	r3, r1, r3
 800080e:	2d36      	cmp	r5, #54	@ 0x36
 8000810:	bf88      	it	hi
 8000812:	bd30      	pophi	{r4, r5, pc}
 8000814:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000820:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000824:	d002      	beq.n	800082c <__adddf3+0x70>
 8000826:	4240      	negs	r0, r0
 8000828:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800082c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000838:	d002      	beq.n	8000840 <__adddf3+0x84>
 800083a:	4252      	negs	r2, r2
 800083c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000840:	ea94 0f05 	teq	r4, r5
 8000844:	f000 80a7 	beq.w	8000996 <__adddf3+0x1da>
 8000848:	f1a4 0401 	sub.w	r4, r4, #1
 800084c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000850:	db0d      	blt.n	800086e <__adddf3+0xb2>
 8000852:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000856:	fa22 f205 	lsr.w	r2, r2, r5
 800085a:	1880      	adds	r0, r0, r2
 800085c:	f141 0100 	adc.w	r1, r1, #0
 8000860:	fa03 f20e 	lsl.w	r2, r3, lr
 8000864:	1880      	adds	r0, r0, r2
 8000866:	fa43 f305 	asr.w	r3, r3, r5
 800086a:	4159      	adcs	r1, r3
 800086c:	e00e      	b.n	800088c <__adddf3+0xd0>
 800086e:	f1a5 0520 	sub.w	r5, r5, #32
 8000872:	f10e 0e20 	add.w	lr, lr, #32
 8000876:	2a01      	cmp	r2, #1
 8000878:	fa03 fc0e 	lsl.w	ip, r3, lr
 800087c:	bf28      	it	cs
 800087e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000882:	fa43 f305 	asr.w	r3, r3, r5
 8000886:	18c0      	adds	r0, r0, r3
 8000888:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800088c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000890:	d507      	bpl.n	80008a2 <__adddf3+0xe6>
 8000892:	f04f 0e00 	mov.w	lr, #0
 8000896:	f1dc 0c00 	rsbs	ip, ip, #0
 800089a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800089e:	eb6e 0101 	sbc.w	r1, lr, r1
 80008a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80008a6:	d31b      	bcc.n	80008e0 <__adddf3+0x124>
 80008a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80008ac:	d30c      	bcc.n	80008c8 <__adddf3+0x10c>
 80008ae:	0849      	lsrs	r1, r1, #1
 80008b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80008b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80008b8:	f104 0401 	add.w	r4, r4, #1
 80008bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80008c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80008c4:	f080 809a 	bcs.w	80009fc <__adddf3+0x240>
 80008c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80008cc:	bf08      	it	eq
 80008ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d2:	f150 0000 	adcs.w	r0, r0, #0
 80008d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008da:	ea41 0105 	orr.w	r1, r1, r5
 80008de:	bd30      	pop	{r4, r5, pc}
 80008e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80008e4:	4140      	adcs	r0, r0
 80008e6:	eb41 0101 	adc.w	r1, r1, r1
 80008ea:	3c01      	subs	r4, #1
 80008ec:	bf28      	it	cs
 80008ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80008f2:	d2e9      	bcs.n	80008c8 <__adddf3+0x10c>
 80008f4:	f091 0f00 	teq	r1, #0
 80008f8:	bf04      	itt	eq
 80008fa:	4601      	moveq	r1, r0
 80008fc:	2000      	moveq	r0, #0
 80008fe:	fab1 f381 	clz	r3, r1
 8000902:	bf08      	it	eq
 8000904:	3320      	addeq	r3, #32
 8000906:	f1a3 030b 	sub.w	r3, r3, #11
 800090a:	f1b3 0220 	subs.w	r2, r3, #32
 800090e:	da0c      	bge.n	800092a <__adddf3+0x16e>
 8000910:	320c      	adds	r2, #12
 8000912:	dd08      	ble.n	8000926 <__adddf3+0x16a>
 8000914:	f102 0c14 	add.w	ip, r2, #20
 8000918:	f1c2 020c 	rsb	r2, r2, #12
 800091c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000920:	fa21 f102 	lsr.w	r1, r1, r2
 8000924:	e00c      	b.n	8000940 <__adddf3+0x184>
 8000926:	f102 0214 	add.w	r2, r2, #20
 800092a:	bfd8      	it	le
 800092c:	f1c2 0c20 	rsble	ip, r2, #32
 8000930:	fa01 f102 	lsl.w	r1, r1, r2
 8000934:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000938:	bfdc      	itt	le
 800093a:	ea41 010c 	orrle.w	r1, r1, ip
 800093e:	4090      	lslle	r0, r2
 8000940:	1ae4      	subs	r4, r4, r3
 8000942:	bfa2      	ittt	ge
 8000944:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000948:	4329      	orrge	r1, r5
 800094a:	bd30      	popge	{r4, r5, pc}
 800094c:	ea6f 0404 	mvn.w	r4, r4
 8000950:	3c1f      	subs	r4, #31
 8000952:	da1c      	bge.n	800098e <__adddf3+0x1d2>
 8000954:	340c      	adds	r4, #12
 8000956:	dc0e      	bgt.n	8000976 <__adddf3+0x1ba>
 8000958:	f104 0414 	add.w	r4, r4, #20
 800095c:	f1c4 0220 	rsb	r2, r4, #32
 8000960:	fa20 f004 	lsr.w	r0, r0, r4
 8000964:	fa01 f302 	lsl.w	r3, r1, r2
 8000968:	ea40 0003 	orr.w	r0, r0, r3
 800096c:	fa21 f304 	lsr.w	r3, r1, r4
 8000970:	ea45 0103 	orr.w	r1, r5, r3
 8000974:	bd30      	pop	{r4, r5, pc}
 8000976:	f1c4 040c 	rsb	r4, r4, #12
 800097a:	f1c4 0220 	rsb	r2, r4, #32
 800097e:	fa20 f002 	lsr.w	r0, r0, r2
 8000982:	fa01 f304 	lsl.w	r3, r1, r4
 8000986:	ea40 0003 	orr.w	r0, r0, r3
 800098a:	4629      	mov	r1, r5
 800098c:	bd30      	pop	{r4, r5, pc}
 800098e:	fa21 f004 	lsr.w	r0, r1, r4
 8000992:	4629      	mov	r1, r5
 8000994:	bd30      	pop	{r4, r5, pc}
 8000996:	f094 0f00 	teq	r4, #0
 800099a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800099e:	bf06      	itte	eq
 80009a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80009a4:	3401      	addeq	r4, #1
 80009a6:	3d01      	subne	r5, #1
 80009a8:	e74e      	b.n	8000848 <__adddf3+0x8c>
 80009aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80009ae:	bf18      	it	ne
 80009b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80009b4:	d029      	beq.n	8000a0a <__adddf3+0x24e>
 80009b6:	ea94 0f05 	teq	r4, r5
 80009ba:	bf08      	it	eq
 80009bc:	ea90 0f02 	teqeq	r0, r2
 80009c0:	d005      	beq.n	80009ce <__adddf3+0x212>
 80009c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80009c6:	bf04      	itt	eq
 80009c8:	4619      	moveq	r1, r3
 80009ca:	4610      	moveq	r0, r2
 80009cc:	bd30      	pop	{r4, r5, pc}
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf1e      	ittt	ne
 80009d4:	2100      	movne	r1, #0
 80009d6:	2000      	movne	r0, #0
 80009d8:	bd30      	popne	{r4, r5, pc}
 80009da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80009de:	d105      	bne.n	80009ec <__adddf3+0x230>
 80009e0:	0040      	lsls	r0, r0, #1
 80009e2:	4149      	adcs	r1, r1
 80009e4:	bf28      	it	cs
 80009e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80009ea:	bd30      	pop	{r4, r5, pc}
 80009ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80009f0:	bf3c      	itt	cc
 80009f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80009f6:	bd30      	popcc	{r4, r5, pc}
 80009f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80009fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000a00:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a04:	f04f 0000 	mov.w	r0, #0
 8000a08:	bd30      	pop	{r4, r5, pc}
 8000a0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a0e:	bf1a      	itte	ne
 8000a10:	4619      	movne	r1, r3
 8000a12:	4610      	movne	r0, r2
 8000a14:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000a18:	bf1c      	itt	ne
 8000a1a:	460b      	movne	r3, r1
 8000a1c:	4602      	movne	r2, r0
 8000a1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a22:	bf06      	itte	eq
 8000a24:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000a28:	ea91 0f03 	teqeq	r1, r3
 8000a2c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000a30:	bd30      	pop	{r4, r5, pc}
 8000a32:	bf00      	nop

08000a34 <__aeabi_ui2d>:
 8000a34:	f090 0f00 	teq	r0, #0
 8000a38:	bf04      	itt	eq
 8000a3a:	2100      	moveq	r1, #0
 8000a3c:	4770      	bxeq	lr
 8000a3e:	b530      	push	{r4, r5, lr}
 8000a40:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000a44:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000a48:	f04f 0500 	mov.w	r5, #0
 8000a4c:	f04f 0100 	mov.w	r1, #0
 8000a50:	e750      	b.n	80008f4 <__adddf3+0x138>
 8000a52:	bf00      	nop

08000a54 <__aeabi_i2d>:
 8000a54:	f090 0f00 	teq	r0, #0
 8000a58:	bf04      	itt	eq
 8000a5a:	2100      	moveq	r1, #0
 8000a5c:	4770      	bxeq	lr
 8000a5e:	b530      	push	{r4, r5, lr}
 8000a60:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000a64:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000a68:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000a6c:	bf48      	it	mi
 8000a6e:	4240      	negmi	r0, r0
 8000a70:	f04f 0100 	mov.w	r1, #0
 8000a74:	e73e      	b.n	80008f4 <__adddf3+0x138>
 8000a76:	bf00      	nop

08000a78 <__aeabi_f2d>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000a7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a82:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000a86:	bf1f      	itttt	ne
 8000a88:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000a8c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000a90:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000a94:	4770      	bxne	lr
 8000a96:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000a9a:	bf08      	it	eq
 8000a9c:	4770      	bxeq	lr
 8000a9e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000aa2:	bf04      	itt	eq
 8000aa4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000aa8:	4770      	bxeq	lr
 8000aaa:	b530      	push	{r4, r5, lr}
 8000aac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000ab0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000ab4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000ab8:	e71c      	b.n	80008f4 <__adddf3+0x138>
 8000aba:	bf00      	nop

08000abc <__aeabi_ul2d>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	b530      	push	{r4, r5, lr}
 8000ac6:	f04f 0500 	mov.w	r5, #0
 8000aca:	e00a      	b.n	8000ae2 <__aeabi_l2d+0x16>

08000acc <__aeabi_l2d>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	b530      	push	{r4, r5, lr}
 8000ad6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000ada:	d502      	bpl.n	8000ae2 <__aeabi_l2d+0x16>
 8000adc:	4240      	negs	r0, r0
 8000ade:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000ae6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000aea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000aee:	f43f aed8 	beq.w	80008a2 <__adddf3+0xe6>
 8000af2:	f04f 0203 	mov.w	r2, #3
 8000af6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000afa:	bf18      	it	ne
 8000afc:	3203      	addne	r2, #3
 8000afe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b02:	bf18      	it	ne
 8000b04:	3203      	addne	r2, #3
 8000b06:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000b0a:	f1c2 0320 	rsb	r3, r2, #32
 8000b0e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b1a:	ea40 000e 	orr.w	r0, r0, lr
 8000b1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000b22:	4414      	add	r4, r2
 8000b24:	e6bd      	b.n	80008a2 <__adddf3+0xe6>
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2uiz>:
 8000b28:	004a      	lsls	r2, r1, #1
 8000b2a:	d211      	bcs.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d211      	bcs.n	8000b56 <__aeabi_d2uiz+0x2e>
 8000b32:	d50d      	bpl.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d40e      	bmi.n	8000b5c <__aeabi_d2uiz+0x34>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_d2uiz+0x3a>
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr

08000b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8000b6e:	f000 fd3d 	bl	80015ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b72:	f000 f84b 	bl	8000c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b76:	f000 f9e1 	bl	8000f3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000b7a:	f000 f9a9 	bl	8000ed0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b7e:	f000 f97d 	bl	8000e7c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000b82:	f000 f8af 	bl	8000ce4 <MX_ADC1_Init>
  MX_DAC_Init();
 8000b86:	f000 f8ff 	bl	8000d88 <MX_DAC_Init>
  MX_TIM8_Init();
 8000b8a:	f000 f927 	bl	8000ddc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, adc_buffer, N);
 8000b8e:	2220      	movs	r2, #32
 8000b90:	4918      	ldr	r1, [pc, #96]	@ (8000bf4 <main+0x8c>)
 8000b92:	4819      	ldr	r0, [pc, #100]	@ (8000bf8 <main+0x90>)
 8000b94:	f000 fde0 	bl	8001758 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, dac_buffer, N, DAC_ALIGN_12B_R);
 8000b98:	2300      	movs	r3, #0
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2320      	movs	r3, #32
 8000b9e:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <main+0x94>)
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4817      	ldr	r0, [pc, #92]	@ (8000c00 <main+0x98>)
 8000ba4:	f001 fae0 	bl	8002168 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8000ba8:	4816      	ldr	r0, [pc, #88]	@ (8000c04 <main+0x9c>)
 8000baa:	f003 f80f 	bl	8003bcc <HAL_TIM_Base_Start>
  uint8_t buttonState = 1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	717b      	strb	r3, [r7, #5]
  uint8_t toggled = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	71fb      	strb	r3, [r7, #7]
  uint8_t toggle = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71bb      	strb	r3, [r7, #6]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  buttonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000bba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bbe:	4812      	ldr	r0, [pc, #72]	@ (8000c08 <main+0xa0>)
 8000bc0:	f002 f99a 	bl	8002ef8 <HAL_GPIO_ReadPin>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	717b      	strb	r3, [r7, #5]

	  if(buttonState == 1 && toggled == 0) {
 8000bc8:	797b      	ldrb	r3, [r7, #5]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d10b      	bne.n	8000be6 <main+0x7e>
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d108      	bne.n	8000be6 <main+0x7e>
		  toggle = toggle ? 0: 1;
 8000bd4:	79bb      	ldrb	r3, [r7, #6]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	bf0c      	ite	eq
 8000bda:	2301      	moveq	r3, #1
 8000bdc:	2300      	movne	r3, #0
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	71bb      	strb	r3, [r7, #6]
		  toggled = 1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	71fb      	strb	r3, [r7, #7]
	  }

	  if(buttonState == 0){
 8000be6:	797b      	ldrb	r3, [r7, #5]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d1e6      	bne.n	8000bba <main+0x52>
		  toggled = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	71fb      	strb	r3, [r7, #7]
	  buttonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000bf0:	e7e3      	b.n	8000bba <main+0x52>
 8000bf2:	bf00      	nop
 8000bf4:	200001f0 	.word	0x200001f0
 8000bf8:	20000044 	.word	0x20000044
 8000bfc:	20000270 	.word	0x20000270
 8000c00:	200000ec 	.word	0x200000ec
 8000c04:	20000160 	.word	0x20000160
 8000c08:	40020800 	.word	0x40020800

08000c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b094      	sub	sp, #80	@ 0x50
 8000c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2234      	movs	r2, #52	@ 0x34
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f004 fc22 	bl	8005464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c20:	f107 0308 	add.w	r3, r7, #8
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c30:	2300      	movs	r3, #0
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	4b29      	ldr	r3, [pc, #164]	@ (8000cdc <SystemClock_Config+0xd0>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c38:	4a28      	ldr	r2, [pc, #160]	@ (8000cdc <SystemClock_Config+0xd0>)
 8000c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c40:	4b26      	ldr	r3, [pc, #152]	@ (8000cdc <SystemClock_Config+0xd0>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	4b23      	ldr	r3, [pc, #140]	@ (8000ce0 <SystemClock_Config+0xd4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c58:	4a21      	ldr	r2, [pc, #132]	@ (8000ce0 <SystemClock_Config+0xd4>)
 8000c5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c5e:	6013      	str	r3, [r2, #0]
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <SystemClock_Config+0xd4>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c68:	603b      	str	r3, [r7, #0]
 8000c6a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c70:	2301      	movs	r3, #1
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c74:	2310      	movs	r3, #16
 8000c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c80:	2308      	movs	r3, #8
 8000c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000c84:	2354      	movs	r3, #84	@ 0x54
 8000c86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c90:	2302      	movs	r3, #2
 8000c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c94:	f107 031c 	add.w	r3, r7, #28
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f002 fca9 	bl	80035f0 <HAL_RCC_OscConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ca4:	f000 fa9a 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca8:	230f      	movs	r3, #15
 8000caa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cac:	2302      	movs	r3, #2
 8000cae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cbe:	f107 0308 	add.w	r3, r7, #8
 8000cc2:	2102      	movs	r1, #2
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f002 f949 	bl	8002f5c <HAL_RCC_ClockConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000cd0:	f000 fa84 	bl	80011dc <Error_Handler>
  }
}
 8000cd4:	bf00      	nop
 8000cd6:	3750      	adds	r7, #80	@ 0x50
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40007000 	.word	0x40007000

08000ce4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cea:	463b      	mov	r3, r7
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000cf6:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000cf8:	4a22      	ldr	r2, [pc, #136]	@ (8000d84 <MX_ADC1_Init+0xa0>)
 8000cfa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cfc:	4b20      	ldr	r3, [pc, #128]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000cfe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d04:	4b1e      	ldr	r3, [pc, #120]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d10:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d16:	4b1a      	ldr	r3, [pc, #104]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d1e:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d28:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8000d2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d2e:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d34:	4b12      	ldr	r3, [pc, #72]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d42:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d48:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d4a:	f000 fcc1 	bl	80016d0 <HAL_ADC_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000d54:	f000 fa42 	bl	80011dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d64:	463b      	mov	r3, r7
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <MX_ADC1_Init+0x9c>)
 8000d6a:	f000 fe19 	bl	80019a0 <HAL_ADC_ConfigChannel>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000d74:	f000 fa32 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000044 	.word	0x20000044
 8000d84:	40012000 	.word	0x40012000

08000d88 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d8e:	463b      	mov	r3, r7
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <MX_DAC_Init+0x4c>)
 8000d98:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <MX_DAC_Init+0x50>)
 8000d9a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000d9c:	480d      	ldr	r0, [pc, #52]	@ (8000dd4 <MX_DAC_Init+0x4c>)
 8000d9e:	f001 f9c0 	bl	8002122 <HAL_DAC_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000da8:	f000 fa18 	bl	80011dc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000dac:	230c      	movs	r3, #12
 8000dae:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	4619      	mov	r1, r3
 8000dba:	4806      	ldr	r0, [pc, #24]	@ (8000dd4 <MX_DAC_Init+0x4c>)
 8000dbc:	f001 fab4 	bl	8002328 <HAL_DAC_ConfigChannel>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000dc6:	f000 fa09 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200000ec 	.word	0x200000ec
 8000dd8:	40007400 	.word	0x40007400

08000ddc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df0:	463b      	mov	r3, r7
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000df8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8000e78 <MX_TIM8_Init+0x9c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 8000dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e00:	2210      	movs	r2, #16
 8000e02:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e04:	4b1b      	ldr	r3, [pc, #108]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e0c:	2231      	movs	r2, #49	@ 0x31
 8000e0e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e16:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000e22:	4814      	ldr	r0, [pc, #80]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e24:	f002 fe82 	bl	8003b2c <HAL_TIM_Base_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 8000e2e:	f000 f9d5 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480d      	ldr	r0, [pc, #52]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e40:	f002 ff2c 	bl	8003c9c <HAL_TIM_ConfigClockSource>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8000e4a:	f000 f9c7 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e4e:	2320      	movs	r3, #32
 8000e50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e56:	463b      	mov	r3, r7
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4806      	ldr	r0, [pc, #24]	@ (8000e74 <MX_TIM8_Init+0x98>)
 8000e5c:	f003 f92c 	bl	80040b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8000e66:	f000 f9b9 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000e6a:	bf00      	nop
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000160 	.word	0x20000160
 8000e78:	40010400 	.word	0x40010400

08000e7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e82:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <MX_USART2_UART_Init+0x50>)
 8000e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea6:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb2:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eb4:	f003 f97c 	bl	80041b0 <HAL_UART_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ebe:	f000 f98d 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200001a8 	.word	0x200001a8
 8000ecc:	40004400 	.word	0x40004400

08000ed0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a16      	ldr	r2, [pc, #88]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000ee0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	603b      	str	r3, [r7, #0]
 8000ef6:	4b10      	ldr	r3, [pc, #64]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	4a0f      	ldr	r2, [pc, #60]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000efc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f02:	4b0d      	ldr	r3, [pc, #52]	@ (8000f38 <MX_DMA_Init+0x68>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	2010      	movs	r0, #16
 8000f14:	f001 f8cf 	bl	80020b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f18:	2010      	movs	r0, #16
 8000f1a:	f001 f8e8 	bl	80020ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2038      	movs	r0, #56	@ 0x38
 8000f24:	f001 f8c7 	bl	80020b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f28:	2038      	movs	r0, #56	@ 0x38
 8000f2a:	f001 f8e0 	bl	80020ee <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023800 	.word	0x40023800

08000f3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	4b2d      	ldr	r3, [pc, #180]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a2c      	ldr	r2, [pc, #176]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b26      	ldr	r3, [pc, #152]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a25      	ldr	r2, [pc, #148]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b23      	ldr	r3, [pc, #140]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <MX_GPIO_Init+0xd0>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2120      	movs	r1, #32
 8000fc6:	4812      	ldr	r0, [pc, #72]	@ (8001010 <MX_GPIO_Init+0xd4>)
 8000fc8:	f001 ffae 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fd2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480c      	ldr	r0, [pc, #48]	@ (8001014 <MX_GPIO_Init+0xd8>)
 8000fe4:	f001 fdf4 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fe8:	2320      	movs	r3, #32
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fec:	2301      	movs	r3, #1
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4804      	ldr	r0, [pc, #16]	@ (8001010 <MX_GPIO_Init+0xd4>)
 8001000:	f001 fde6 	bl	8002bd0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001004:	bf00      	nop
 8001006:	3728      	adds	r7, #40	@ 0x28
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40023800 	.word	0x40023800
 8001010:	40020000 	.word	0x40020000
 8001014:	40020800 	.word	0x40020800

08001018 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af02      	add	r7, sp, #8
 800101e:	6078      	str	r0, [r7, #4]

	arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
		          (q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
 8001020:	4b5c      	ldr	r3, [pc, #368]	@ (8001194 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f103 0209 	add.w	r2, r3, #9
 8001028:	4613      	mov	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	4413      	add	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4a59      	ldr	r2, [pc, #356]	@ (8001198 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 8001034:	441a      	add	r2, r3
	arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
 8001036:	2302      	movs	r3, #2
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	4b58      	ldr	r3, [pc, #352]	@ (800119c <HAL_ADC_ConvHalfCpltCallback+0x184>)
 800103c:	2102      	movs	r1, #2
 800103e:	4858      	ldr	r0, [pc, #352]	@ (80011a0 <HAL_ADC_ConvHalfCpltCallback+0x188>)
 8001040:	f004 f8c4 	bl	80051cc <arm_biquad_cas_df1_32x64_init_q31>
		          &biquadStateBand1Q31[0], 2);
	arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
		          (q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
 8001044:	4b53      	ldr	r3, [pc, #332]	@ (8001194 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f103 0209 	add.w	r2, r3, #9
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	33be      	adds	r3, #190	@ 0xbe
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4a4f      	ldr	r2, [pc, #316]	@ (8001198 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 800105a:	441a      	add	r2, r3
	arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
 800105c:	2302      	movs	r3, #2
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	4b50      	ldr	r3, [pc, #320]	@ (80011a4 <HAL_ADC_ConvHalfCpltCallback+0x18c>)
 8001062:	2102      	movs	r1, #2
 8001064:	4850      	ldr	r0, [pc, #320]	@ (80011a8 <HAL_ADC_ConvHalfCpltCallback+0x190>)
 8001066:	f004 f8b1 	bl	80051cc <arm_biquad_cas_df1_32x64_init_q31>
		           &biquadStateBand2Q31[0], 2);
	 arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
		          (q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
 800106a:	4b4a      	ldr	r3, [pc, #296]	@ (8001194 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	f103 0209 	add.w	r2, r3, #9
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4a45      	ldr	r2, [pc, #276]	@ (8001198 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 8001082:	441a      	add	r2, r3
	 arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
 8001084:	2302      	movs	r3, #2
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	4b48      	ldr	r3, [pc, #288]	@ (80011ac <HAL_ADC_ConvHalfCpltCallback+0x194>)
 800108a:	2102      	movs	r1, #2
 800108c:	4848      	ldr	r0, [pc, #288]	@ (80011b0 <HAL_ADC_ConvHalfCpltCallback+0x198>)
 800108e:	f003 fcad 	bl	80049ec <arm_biquad_cascade_df1_init_q31>
		          &biquadStateBand3Q31[0], 2);
	arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
		          (q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
 8001092:	4b40      	ldr	r3, [pc, #256]	@ (8001194 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	f103 0209 	add.w	r2, r3, #9
 800109a:	4613      	mov	r3, r2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	4413      	add	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	f203 233a 	addw	r3, r3, #570	@ 0x23a
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 80010aa:	441a      	add	r2, r3
	arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
 80010ac:	2302      	movs	r3, #2
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	4b40      	ldr	r3, [pc, #256]	@ (80011b4 <HAL_ADC_ConvHalfCpltCallback+0x19c>)
 80010b2:	2102      	movs	r1, #2
 80010b4:	4840      	ldr	r0, [pc, #256]	@ (80011b8 <HAL_ADC_ConvHalfCpltCallback+0x1a0>)
 80010b6:	f003 fc99 	bl	80049ec <arm_biquad_cascade_df1_init_q31>
		          &biquadStateBand4Q31[0], 2);
	arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
		          (q31_t *) &coeffTable[190*4 + 10*(gainDB[4] + 9)],
 80010ba:	4b36      	ldr	r3, [pc, #216]	@ (8001194 <HAL_ADC_ConvHalfCpltCallback+0x17c>)
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	f103 0209 	add.w	r2, r3, #9
 80010c2:	4613      	mov	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4a31      	ldr	r2, [pc, #196]	@ (8001198 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 80010d2:	441a      	add	r2, r3
	arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
 80010d4:	2302      	movs	r3, #2
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	4b38      	ldr	r3, [pc, #224]	@ (80011bc <HAL_ADC_ConvHalfCpltCallback+0x1a4>)
 80010da:	2102      	movs	r1, #2
 80010dc:	4838      	ldr	r0, [pc, #224]	@ (80011c0 <HAL_ADC_ConvHalfCpltCallback+0x1a8>)
 80010de:	f003 fc85 	bl	80049ec <arm_biquad_cascade_df1_init_q31>
		          &biquadStateBand5Q31[0], 2);



	for( int n=0; n<halfN; n++){ filt_in[n] = (float32_t) adc_buffer[n];}
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	e010      	b.n	800110a <HAL_ADC_ConvHalfCpltCallback+0xf2>
 80010e8:	4a36      	ldr	r2, [pc, #216]	@ (80011c4 <HAL_ADC_ConvHalfCpltCallback+0x1ac>)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f0:	ee07 3a90 	vmov	s15, r3
 80010f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010f8:	4a33      	ldr	r2, [pc, #204]	@ (80011c8 <HAL_ADC_ConvHalfCpltCallback+0x1b0>)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	edc3 7a00 	vstr	s15, [r3]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3301      	adds	r3, #1
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2b0f      	cmp	r3, #15
 800110e:	ddeb      	ble.n	80010e8 <HAL_ADC_ConvHalfCpltCallback+0xd0>
	//arm_fir_f32(&filter1, filt_in_ptr, filt_out_ptr, halfN);

	/* ----------------------------------------------------------------------
	** Convert block of input data from float to Q31
	** ------------------------------------------------------------------- */
	for (int i = 0; i < 16; i++) {
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	e035      	b.n	8001182 <HAL_ADC_ConvHalfCpltCallback+0x16a>


		arm_float_to_q31(filt_in_ptr + (i * 32), inputQ31, 32);
 8001116:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <HAL_ADC_ConvHalfCpltCallback+0x1b4>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	01db      	lsls	r3, r3, #7
 800111e:	4413      	add	r3, r2
 8001120:	2220      	movs	r2, #32
 8001122:	492b      	ldr	r1, [pc, #172]	@ (80011d0 <HAL_ADC_ConvHalfCpltCallback+0x1b8>)
 8001124:	4618      	mov	r0, r3
 8001126:	f003 fb5f 	bl	80047e8 <arm_float_to_q31>

		/* ----------------------------------------------------------------------
		** Scale down by 1/8.  This provides additional headroom so that the
		** graphic EQ can apply gain.
		** ------------------------------------------------------------------- */
		arm_scale_q31(inputQ31, 0x7FFFFFFF, -3, inputQ31, 32);
 800112a:	2320      	movs	r3, #32
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	4b28      	ldr	r3, [pc, #160]	@ (80011d0 <HAL_ADC_ConvHalfCpltCallback+0x1b8>)
 8001130:	f06f 0202 	mvn.w	r2, #2
 8001134:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001138:	4825      	ldr	r0, [pc, #148]	@ (80011d0 <HAL_ADC_ConvHalfCpltCallback+0x1b8>)
 800113a:	f004 f855 	bl	80051e8 <arm_scale_q31>

		/* ----------------------------------------------------------------------
		** Call the Q31 Biquad Cascade DF1 32x64 process function for band1, band2
		** ------------------------------------------------------------------- */
		arm_biquad_cas_df1_32x64_q31(&S1, inputQ31, outputQ31, 32);
 800113e:	2320      	movs	r3, #32
 8001140:	4a24      	ldr	r2, [pc, #144]	@ (80011d4 <HAL_ADC_ConvHalfCpltCallback+0x1bc>)
 8001142:	4923      	ldr	r1, [pc, #140]	@ (80011d0 <HAL_ADC_ConvHalfCpltCallback+0x1b8>)
 8001144:	4816      	ldr	r0, [pc, #88]	@ (80011a0 <HAL_ADC_ConvHalfCpltCallback+0x188>)
 8001146:	f003 fc5f 	bl	8004a08 <arm_biquad_cas_df1_32x64_q31>
		//arm_biquad_cascade_df1_q31(&S4, outputQ31, outputQ31, halfN);
		//arm_biquad_cascade_df1_q31(&S5, outputQ31, outputQ31, halfN);
		/* ----------------------------------------------------------------------
		** Convert Q31 result back to float
		** ------------------------------------------------------------------- */
		arm_q31_to_float(outputQ31, filt_out_ptr + (i * 32), 32);
 800114a:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <HAL_ADC_ConvHalfCpltCallback+0x1c0>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	01db      	lsls	r3, r3, #7
 8001152:	4413      	add	r3, r2
 8001154:	2220      	movs	r2, #32
 8001156:	4619      	mov	r1, r3
 8001158:	481e      	ldr	r0, [pc, #120]	@ (80011d4 <HAL_ADC_ConvHalfCpltCallback+0x1bc>)
 800115a:	f003 faed 	bl	8004738 <arm_q31_to_float>


		/* ----------------------------------------------------------------------
		** Scale back up
		** ------------------------------------------------------------------- */
		arm_scale_f32(filt_out_ptr + (i + 32), 8.0f, filt_out_ptr + (i + 32, 32), 32);
 800115e:	4b1e      	ldr	r3, [pc, #120]	@ (80011d8 <HAL_ADC_ConvHalfCpltCallback+0x1c0>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	3320      	adds	r3, #32
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	18d0      	adds	r0, r2, r3
 800116a:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <HAL_ADC_ConvHalfCpltCallback+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	3380      	adds	r3, #128	@ 0x80
 8001170:	2220      	movs	r2, #32
 8001172:	4619      	mov	r1, r3
 8001174:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8001178:	f004 f930 	bl	80053dc <arm_scale_f32>
	for (int i = 0; i < 16; i++) {
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	3301      	adds	r3, #1
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2b0f      	cmp	r3, #15
 8001186:	ddc6      	ble.n	8001116 <HAL_ADC_ConvHalfCpltCallback+0xfe>
//	for( int n=0; n<halfN; n++)		{
//		filt_out[n] += 2;
//		dac_buffer[n] = (uint32_t) (filt_out[n]);
//	}

}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000008 	.word	0x20000008
 8001198:	080054d4 	.word	0x080054d4
 800119c:	200003f0 	.word	0x200003f0
 80011a0:	200005d0 	.word	0x200005d0
 80011a4:	20000430 	.word	0x20000430
 80011a8:	200005e0 	.word	0x200005e0
 80011ac:	20000470 	.word	0x20000470
 80011b0:	200005f0 	.word	0x200005f0
 80011b4:	20000490 	.word	0x20000490
 80011b8:	20000600 	.word	0x20000600
 80011bc:	200004b0 	.word	0x200004b0
 80011c0:	20000610 	.word	0x20000610
 80011c4:	200001f0 	.word	0x200001f0
 80011c8:	200002f0 	.word	0x200002f0
 80011cc:	20000000 	.word	0x20000000
 80011d0:	200004d0 	.word	0x200004d0
 80011d4:	20000550 	.word	0x20000550
 80011d8:	20000004 	.word	0x20000004

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	4b10      	ldr	r3, [pc, #64]	@ (8001234 <HAL_MspInit+0x4c>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001234 <HAL_MspInit+0x4c>)
 80011f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001234 <HAL_MspInit+0x4c>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <HAL_MspInit+0x4c>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001212:	4a08      	ldr	r2, [pc, #32]	@ (8001234 <HAL_MspInit+0x4c>)
 8001214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001218:	6413      	str	r3, [r2, #64]	@ 0x40
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_MspInit+0x4c>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001226:	2007      	movs	r0, #7
 8001228:	f000 ff3a 	bl	80020a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40023800 	.word	0x40023800

08001238 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08a      	sub	sp, #40	@ 0x28
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a2f      	ldr	r2, [pc, #188]	@ (8001314 <HAL_ADC_MspInit+0xdc>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d157      	bne.n	800130a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	4b2e      	ldr	r3, [pc, #184]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001262:	4a2d      	ldr	r2, [pc, #180]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 8001264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001268:	6453      	str	r3, [r2, #68]	@ 0x44
 800126a:	4b2b      	ldr	r3, [pc, #172]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	4b27      	ldr	r3, [pc, #156]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	4a26      	ldr	r2, [pc, #152]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	@ 0x30
 8001286:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <HAL_ADC_MspInit+0xe0>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001292:	2302      	movs	r3, #2
 8001294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001296:	2303      	movs	r3, #3
 8001298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	481d      	ldr	r0, [pc, #116]	@ (800131c <HAL_ADC_MspInit+0xe4>)
 80012a6:	f001 fc93 	bl	8002bd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80012aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001324 <HAL_ADC_MspInit+0xec>)
 80012ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012bc:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012c2:	4b17      	ldr	r3, [pc, #92]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012ca:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012d2:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80012e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012ee:	480c      	ldr	r0, [pc, #48]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 80012f0:	f001 f8fe 	bl	80024f0 <HAL_DMA_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80012fa:	f7ff ff6f 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a07      	ldr	r2, [pc, #28]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 8001302:	639a      	str	r2, [r3, #56]	@ 0x38
 8001304:	4a06      	ldr	r2, [pc, #24]	@ (8001320 <HAL_ADC_MspInit+0xe8>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800130a:	bf00      	nop
 800130c:	3728      	adds	r7, #40	@ 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40012000 	.word	0x40012000
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000
 8001320:	2000008c 	.word	0x2000008c
 8001324:	40026410 	.word	0x40026410

08001328 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	@ 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a2f      	ldr	r2, [pc, #188]	@ (8001404 <HAL_DAC_MspInit+0xdc>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d158      	bne.n	80013fc <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b2e      	ldr	r3, [pc, #184]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	4a2d      	ldr	r2, [pc, #180]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 8001354:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001358:	6413      	str	r3, [r2, #64]	@ 0x40
 800135a:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b27      	ldr	r3, [pc, #156]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	4a26      	ldr	r2, [pc, #152]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6313      	str	r3, [r2, #48]	@ 0x30
 8001376:	4b24      	ldr	r3, [pc, #144]	@ (8001408 <HAL_DAC_MspInit+0xe0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001382:	2310      	movs	r3, #16
 8001384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	4619      	mov	r1, r3
 8001394:	481d      	ldr	r0, [pc, #116]	@ (800140c <HAL_DAC_MspInit+0xe4>)
 8001396:	f001 fc1b 	bl	8002bd0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 800139a:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 800139c:	4a1d      	ldr	r2, [pc, #116]	@ (8001414 <HAL_DAC_MspInit+0xec>)
 800139e:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013a2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80013a6:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013a8:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013aa:	2240      	movs	r2, #64	@ 0x40
 80013ac:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ae:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80013b4:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013ba:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c2:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ca:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80013cc:	4b10      	ldr	r3, [pc, #64]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d2:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80013d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013da:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80013e0:	480b      	ldr	r0, [pc, #44]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013e2:	f001 f885 	bl	80024f0 <HAL_DMA_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 80013ec:	f7ff fef6 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4a07      	ldr	r2, [pc, #28]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	4a06      	ldr	r2, [pc, #24]	@ (8001410 <HAL_DAC_MspInit+0xe8>)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	@ 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40007400 	.word	0x40007400
 8001408:	40023800 	.word	0x40023800
 800140c:	40020000 	.word	0x40020000
 8001410:	20000100 	.word	0x20000100
 8001414:	40026088 	.word	0x40026088

08001418 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0b      	ldr	r2, [pc, #44]	@ (8001454 <HAL_TIM_Base_MspInit+0x3c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d10d      	bne.n	8001446 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <HAL_TIM_Base_MspInit+0x40>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001432:	4a09      	ldr	r2, [pc, #36]	@ (8001458 <HAL_TIM_Base_MspInit+0x40>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	6453      	str	r3, [r2, #68]	@ 0x44
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <HAL_TIM_Base_MspInit+0x40>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40010400 	.word	0x40010400
 8001458:	40023800 	.word	0x40023800

0800145c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a19      	ldr	r2, [pc, #100]	@ (80014e0 <HAL_UART_MspInit+0x84>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d12b      	bne.n	80014d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001486:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 8001488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800148c:	6413      	str	r3, [r2, #64]	@ 0x40
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a10      	ldr	r2, [pc, #64]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <HAL_UART_MspInit+0x88>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014b6:	230c      	movs	r3, #12
 80014b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ba:	2302      	movs	r3, #2
 80014bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c2:	2303      	movs	r3, #3
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c6:	2307      	movs	r3, #7
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <HAL_UART_MspInit+0x8c>)
 80014d2:	f001 fb7d 	bl	8002bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014d6:	bf00      	nop
 80014d8:	3728      	adds	r7, #40	@ 0x28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40004400 	.word	0x40004400
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40020000 	.word	0x40020000

080014ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <NMI_Handler+0x4>

080014f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f8:	bf00      	nop
 80014fa:	e7fd      	b.n	80014f8 <HardFault_Handler+0x4>

080014fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <MemManage_Handler+0x4>

08001504 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <BusFault_Handler+0x4>

0800150c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <UsageFault_Handler+0x4>

08001514 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001542:	f000 f8a5 	bl	8001690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001550:	4802      	ldr	r0, [pc, #8]	@ (800155c <DMA1_Stream5_IRQHandler+0x10>)
 8001552:	f001 f8d3 	bl	80026fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000100 	.word	0x20000100

08001560 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001564:	4802      	ldr	r0, [pc, #8]	@ (8001570 <DMA2_Stream0_IRQHandler+0x10>)
 8001566:	f001 f8c9 	bl	80026fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	2000008c 	.word	0x2000008c

08001574 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001578:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <SystemInit+0x20>)
 800157a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800157e:	4a05      	ldr	r2, [pc, #20]	@ (8001594 <SystemInit+0x20>)
 8001580:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001584:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001598:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800159c:	f7ff ffea 	bl	8001574 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a0:	480c      	ldr	r0, [pc, #48]	@ (80015d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015a2:	490d      	ldr	r1, [pc, #52]	@ (80015d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015a4:	4a0d      	ldr	r2, [pc, #52]	@ (80015dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015a8:	e002      	b.n	80015b0 <LoopCopyDataInit>

080015aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ae:	3304      	adds	r3, #4

080015b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b4:	d3f9      	bcc.n	80015aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015b6:	4a0a      	ldr	r2, [pc, #40]	@ (80015e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015b8:	4c0a      	ldr	r4, [pc, #40]	@ (80015e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015bc:	e001      	b.n	80015c2 <LoopFillZerobss>

080015be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c0:	3204      	adds	r2, #4

080015c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c4:	d3fb      	bcc.n	80015be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015c6:	f003 ff55 	bl	8005474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ca:	f7ff facd 	bl	8000b68 <main>
  bx  lr    
 80015ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d8:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 80015dc:	080063dc 	.word	0x080063dc
  ldr r2, =_sbss
 80015e0:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 80015e4:	20000624 	.word	0x20000624

080015e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015e8:	e7fe      	b.n	80015e8 <ADC_IRQHandler>
	...

080015ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015f0:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <HAL_Init+0x40>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a0d      	ldr	r2, [pc, #52]	@ (800162c <HAL_Init+0x40>)
 80015f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015fc:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <HAL_Init+0x40>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0a      	ldr	r2, [pc, #40]	@ (800162c <HAL_Init+0x40>)
 8001602:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001606:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001608:	4b08      	ldr	r3, [pc, #32]	@ (800162c <HAL_Init+0x40>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a07      	ldr	r2, [pc, #28]	@ (800162c <HAL_Init+0x40>)
 800160e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001612:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001614:	2003      	movs	r0, #3
 8001616:	f000 fd43 	bl	80020a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800161a:	2000      	movs	r0, #0
 800161c:	f000 f808 	bl	8001630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001620:	f7ff fde2 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40023c00 	.word	0x40023c00

08001630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001638:	4b12      	ldr	r3, [pc, #72]	@ (8001684 <HAL_InitTick+0x54>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <HAL_InitTick+0x58>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001646:	fbb3 f3f1 	udiv	r3, r3, r1
 800164a:	fbb2 f3f3 	udiv	r3, r2, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fd5b 	bl	800210a <HAL_SYSTICK_Config>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e00e      	b.n	800167c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b0f      	cmp	r3, #15
 8001662:	d80a      	bhi.n	800167a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001664:	2200      	movs	r2, #0
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	f04f 30ff 	mov.w	r0, #4294967295
 800166c:	f000 fd23 	bl	80020b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001670:	4a06      	ldr	r2, [pc, #24]	@ (800168c <HAL_InitTick+0x5c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	e000      	b.n	800167c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000001c 	.word	0x2000001c
 8001688:	20000024 	.word	0x20000024
 800168c:	20000020 	.word	0x20000020

08001690 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_IncTick+0x20>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	461a      	mov	r2, r3
 800169a:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <HAL_IncTick+0x24>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	4a04      	ldr	r2, [pc, #16]	@ (80016b4 <HAL_IncTick+0x24>)
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000024 	.word	0x20000024
 80016b4:	20000620 	.word	0x20000620

080016b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return uwTick;
 80016bc:	4b03      	ldr	r3, [pc, #12]	@ (80016cc <HAL_GetTick+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000620 	.word	0x20000620

080016d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e033      	b.n	800174e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d109      	bne.n	8001702 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fda2 	bl	8001238 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f003 0310 	and.w	r3, r3, #16
 800170a:	2b00      	cmp	r3, #0
 800170c:	d118      	bne.n	8001740 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001716:	f023 0302 	bic.w	r3, r3, #2
 800171a:	f043 0202 	orr.w	r2, r3, #2
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f000 fa6e 	bl	8001c04 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	f023 0303 	bic.w	r3, r3, #3
 8001736:	f043 0201 	orr.w	r2, r3, #1
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	641a      	str	r2, [r3, #64]	@ 0x40
 800173e:	e001      	b.n	8001744 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800174c:	7bfb      	ldrb	r3, [r7, #15]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800176e:	2b01      	cmp	r3, #1
 8001770:	d101      	bne.n	8001776 <HAL_ADC_Start_DMA+0x1e>
 8001772:	2302      	movs	r3, #2
 8001774:	e0e9      	b.n	800194a <HAL_ADC_Start_DMA+0x1f2>
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b01      	cmp	r3, #1
 800178a:	d018      	beq.n	80017be <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 0201 	orr.w	r2, r2, #1
 800179a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800179c:	4b6d      	ldr	r3, [pc, #436]	@ (8001954 <HAL_ADC_Start_DMA+0x1fc>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a6d      	ldr	r2, [pc, #436]	@ (8001958 <HAL_ADC_Start_DMA+0x200>)
 80017a2:	fba2 2303 	umull	r2, r3, r2, r3
 80017a6:	0c9a      	lsrs	r2, r3, #18
 80017a8:	4613      	mov	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80017b0:	e002      	b.n	80017b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f9      	bne.n	80017b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017cc:	d107      	bne.n	80017de <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017dc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	f040 80a1 	bne.w	8001930 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800180c:	2b00      	cmp	r3, #0
 800180e:	d007      	beq.n	8001820 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001818:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001824:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800182c:	d106      	bne.n	800183c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001832:	f023 0206 	bic.w	r2, r3, #6
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	645a      	str	r2, [r3, #68]	@ 0x44
 800183a:	e002      	b.n	8001842 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2200      	movs	r2, #0
 8001840:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800184a:	4b44      	ldr	r3, [pc, #272]	@ (800195c <HAL_ADC_Start_DMA+0x204>)
 800184c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001852:	4a43      	ldr	r2, [pc, #268]	@ (8001960 <HAL_ADC_Start_DMA+0x208>)
 8001854:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800185a:	4a42      	ldr	r2, [pc, #264]	@ (8001964 <HAL_ADC_Start_DMA+0x20c>)
 800185c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001862:	4a41      	ldr	r2, [pc, #260]	@ (8001968 <HAL_ADC_Start_DMA+0x210>)
 8001864:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800186e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800187e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800188e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	334c      	adds	r3, #76	@ 0x4c
 800189a:	4619      	mov	r1, r3
 800189c:	68ba      	ldr	r2, [r7, #8]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f000 fed4 	bl	800264c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 031f 	and.w	r3, r3, #31
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d12a      	bne.n	8001906 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a2d      	ldr	r2, [pc, #180]	@ (800196c <HAL_ADC_Start_DMA+0x214>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d015      	beq.n	80018e6 <HAL_ADC_Start_DMA+0x18e>
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a2c      	ldr	r2, [pc, #176]	@ (8001970 <HAL_ADC_Start_DMA+0x218>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d105      	bne.n	80018d0 <HAL_ADC_Start_DMA+0x178>
 80018c4:	4b25      	ldr	r3, [pc, #148]	@ (800195c <HAL_ADC_Start_DMA+0x204>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 031f 	and.w	r3, r3, #31
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d00a      	beq.n	80018e6 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a27      	ldr	r2, [pc, #156]	@ (8001974 <HAL_ADC_Start_DMA+0x21c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d136      	bne.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
 80018da:	4b20      	ldr	r3, [pc, #128]	@ (800195c <HAL_ADC_Start_DMA+0x204>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d130      	bne.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d129      	bne.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689a      	ldr	r2, [r3, #8]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	e020      	b.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a18      	ldr	r2, [pc, #96]	@ (800196c <HAL_ADC_Start_DMA+0x214>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d11b      	bne.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d114      	bne.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	e00b      	b.n	8001948 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	f043 0210 	orr.w	r2, r3, #16
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001940:	f043 0201 	orr.w	r2, r3, #1
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2000001c 	.word	0x2000001c
 8001958:	431bde83 	.word	0x431bde83
 800195c:	40012300 	.word	0x40012300
 8001960:	08001dfd 	.word	0x08001dfd
 8001964:	08001eb7 	.word	0x08001eb7
 8001968:	08001ed3 	.word	0x08001ed3
 800196c:	40012000 	.word	0x40012000
 8001970:	40012100 	.word	0x40012100
 8001974:	40012200 	.word	0x40012200

08001978 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d101      	bne.n	80019bc <HAL_ADC_ConfigChannel+0x1c>
 80019b8:	2302      	movs	r3, #2
 80019ba:	e113      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x244>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b09      	cmp	r3, #9
 80019ca:	d925      	bls.n	8001a18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	68d9      	ldr	r1, [r3, #12]
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	461a      	mov	r2, r3
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	3b1e      	subs	r3, #30
 80019e2:	2207      	movs	r2, #7
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43da      	mvns	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	400a      	ands	r2, r1
 80019f0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	68d9      	ldr	r1, [r3, #12]
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	4618      	mov	r0, r3
 8001a04:	4603      	mov	r3, r0
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4403      	add	r3, r0
 8001a0a:	3b1e      	subs	r3, #30
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	430a      	orrs	r2, r1
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	e022      	b.n	8001a5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6919      	ldr	r1, [r3, #16]
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	461a      	mov	r2, r3
 8001a26:	4613      	mov	r3, r2
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	2207      	movs	r2, #7
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43da      	mvns	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	400a      	ands	r2, r1
 8001a3a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6919      	ldr	r1, [r3, #16]
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	4603      	mov	r3, r0
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4403      	add	r3, r0
 8001a54:	409a      	lsls	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b06      	cmp	r3, #6
 8001a64:	d824      	bhi.n	8001ab0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	3b05      	subs	r3, #5
 8001a78:	221f      	movs	r2, #31
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43da      	mvns	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	400a      	ands	r2, r1
 8001a86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4618      	mov	r0, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3b05      	subs	r3, #5
 8001aa2:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aae:	e04c      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	2b0c      	cmp	r3, #12
 8001ab6:	d824      	bhi.n	8001b02 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3b23      	subs	r3, #35	@ 0x23
 8001aca:	221f      	movs	r2, #31
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	43da      	mvns	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	4613      	mov	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	3b23      	subs	r3, #35	@ 0x23
 8001af4:	fa00 f203 	lsl.w	r2, r0, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b00:	e023      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	3b41      	subs	r3, #65	@ 0x41
 8001b14:	221f      	movs	r2, #31
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	400a      	ands	r2, r1
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	4618      	mov	r0, r3
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	3b41      	subs	r3, #65	@ 0x41
 8001b3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	430a      	orrs	r2, r1
 8001b48:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b4a:	4b29      	ldr	r3, [pc, #164]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x250>)
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a28      	ldr	r2, [pc, #160]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x254>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d10f      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x1d8>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b12      	cmp	r3, #18
 8001b5e:	d10b      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x254>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d12b      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x23a>
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x258>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d003      	beq.n	8001b94 <HAL_ADC_ConfigChannel+0x1f4>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b11      	cmp	r3, #17
 8001b92:	d122      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x258>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d111      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bb6:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <HAL_ADC_ConfigChannel+0x25c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a11      	ldr	r2, [pc, #68]	@ (8001c00 <HAL_ADC_ConfigChannel+0x260>)
 8001bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc0:	0c9a      	lsrs	r2, r3, #18
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bcc:	e002      	b.n	8001bd4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f9      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	40012300 	.word	0x40012300
 8001bf4:	40012000 	.word	0x40012000
 8001bf8:	10000012 	.word	0x10000012
 8001bfc:	2000001c 	.word	0x2000001c
 8001c00:	431bde83 	.word	0x431bde83

08001c04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c0c:	4b79      	ldr	r3, [pc, #484]	@ (8001df4 <ADC_Init+0x1f0>)
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	431a      	orrs	r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6859      	ldr	r1, [r3, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	021a      	lsls	r2, r3, #8
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6859      	ldr	r1, [r3, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6899      	ldr	r1, [r3, #8]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	4a58      	ldr	r2, [pc, #352]	@ (8001df8 <ADC_Init+0x1f4>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d022      	beq.n	8001ce2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001caa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6899      	ldr	r1, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ccc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6899      	ldr	r1, [r3, #8]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	e00f      	b.n	8001d02 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cf0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d00:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0202 	bic.w	r2, r2, #2
 8001d10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6899      	ldr	r1, [r3, #8]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7e1b      	ldrb	r3, [r3, #24]
 8001d1c:	005a      	lsls	r2, r3, #1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d01b      	beq.n	8001d68 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d3e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001d4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6859      	ldr	r1, [r3, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	035a      	lsls	r2, r3, #13
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	e007      	b.n	8001d78 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d76:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	051a      	lsls	r2, r3, #20
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6899      	ldr	r1, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001dba:	025a      	lsls	r2, r3, #9
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6899      	ldr	r1, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	029a      	lsls	r2, r3, #10
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	609a      	str	r2, [r3, #8]
}
 8001de8:	bf00      	nop
 8001dea:	3714      	adds	r7, #20
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	40012300 	.word	0x40012300
 8001df8:	0f000001 	.word	0x0f000001

08001dfc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d13c      	bne.n	8001e90 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d12b      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d127      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d119      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0220 	bic.w	r2, r2, #32
 8001e62:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f7ff fd75 	bl	8001978 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e8e:	e00e      	b.n	8001eae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	f003 0310 	and.w	r3, r3, #16
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f7ff fd75 	bl	800198c <HAL_ADC_ErrorCallback>
}
 8001ea2:	e004      	b.n	8001eae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	4798      	blx	r3
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f7ff f8a7 	bl	8001018 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ede:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2240      	movs	r2, #64	@ 0x40
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f043 0204 	orr.w	r2, r3, #4
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f7ff fd4a 	bl	800198c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f32:	4a04      	ldr	r2, [pc, #16]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	60d3      	str	r3, [r2, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f4c:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <__NVIC_GetPriorityGrouping+0x18>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	0a1b      	lsrs	r3, r3, #8
 8001f52:	f003 0307 	and.w	r3, r3, #7
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	db0b      	blt.n	8001f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	f003 021f 	and.w	r2, r3, #31
 8001f7c:	4907      	ldr	r1, [pc, #28]	@ (8001f9c <__NVIC_EnableIRQ+0x38>)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	095b      	lsrs	r3, r3, #5
 8001f84:	2001      	movs	r0, #1
 8001f86:	fa00 f202 	lsl.w	r2, r0, r2
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000e100 	.word	0xe000e100

08001fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	6039      	str	r1, [r7, #0]
 8001faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	db0a      	blt.n	8001fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	490c      	ldr	r1, [pc, #48]	@ (8001fec <__NVIC_SetPriority+0x4c>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	0112      	lsls	r2, r2, #4
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc8:	e00a      	b.n	8001fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	4908      	ldr	r1, [pc, #32]	@ (8001ff0 <__NVIC_SetPriority+0x50>)
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	3b04      	subs	r3, #4
 8001fd8:	0112      	lsls	r2, r2, #4
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	440b      	add	r3, r1
 8001fde:	761a      	strb	r2, [r3, #24]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000e100 	.word	0xe000e100
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	@ 0x24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f1c3 0307 	rsb	r3, r3, #7
 800200e:	2b04      	cmp	r3, #4
 8002010:	bf28      	it	cs
 8002012:	2304      	movcs	r3, #4
 8002014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3304      	adds	r3, #4
 800201a:	2b06      	cmp	r3, #6
 800201c:	d902      	bls.n	8002024 <NVIC_EncodePriority+0x30>
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3b03      	subs	r3, #3
 8002022:	e000      	b.n	8002026 <NVIC_EncodePriority+0x32>
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	f04f 32ff 	mov.w	r2, #4294967295
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43da      	mvns	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800203c:	f04f 31ff 	mov.w	r1, #4294967295
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43d9      	mvns	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	4313      	orrs	r3, r2
         );
}
 800204e:	4618      	mov	r0, r3
 8002050:	3724      	adds	r7, #36	@ 0x24
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
	...

0800205c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3b01      	subs	r3, #1
 8002068:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800206c:	d301      	bcc.n	8002072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800206e:	2301      	movs	r3, #1
 8002070:	e00f      	b.n	8002092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002072:	4a0a      	ldr	r2, [pc, #40]	@ (800209c <SysTick_Config+0x40>)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3b01      	subs	r3, #1
 8002078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800207a:	210f      	movs	r1, #15
 800207c:	f04f 30ff 	mov.w	r0, #4294967295
 8002080:	f7ff ff8e 	bl	8001fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002084:	4b05      	ldr	r3, [pc, #20]	@ (800209c <SysTick_Config+0x40>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800208a:	4b04      	ldr	r3, [pc, #16]	@ (800209c <SysTick_Config+0x40>)
 800208c:	2207      	movs	r2, #7
 800208e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	e000e010 	.word	0xe000e010

080020a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ff29 	bl	8001f00 <__NVIC_SetPriorityGrouping>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	4603      	mov	r3, r0
 80020be:	60b9      	str	r1, [r7, #8]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c8:	f7ff ff3e 	bl	8001f48 <__NVIC_GetPriorityGrouping>
 80020cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	68b9      	ldr	r1, [r7, #8]
 80020d2:	6978      	ldr	r0, [r7, #20]
 80020d4:	f7ff ff8e 	bl	8001ff4 <NVIC_EncodePriority>
 80020d8:	4602      	mov	r2, r0
 80020da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff5d 	bl	8001fa0 <__NVIC_SetPriority>
}
 80020e6:	bf00      	nop
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	4603      	mov	r3, r0
 80020f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ff31 	bl	8001f64 <__NVIC_EnableIRQ>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ffa2 	bl	800205c <SysTick_Config>
 8002118:	4603      	mov	r3, r0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e014      	b.n	800215e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	791b      	ldrb	r3, [r3, #4]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f7ff f8ef 	bl	8001328 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2202      	movs	r2, #2
 800214e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
 8002174:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0a2      	b.n	80022ca <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	795b      	ldrb	r3, [r3, #5]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d101      	bne.n	8002190 <HAL_DAC_Start_DMA+0x28>
 800218c:	2302      	movs	r3, #2
 800218e:	e09c      	b.n	80022ca <HAL_DAC_Start_DMA+0x162>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2202      	movs	r2, #2
 800219a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d129      	bne.n	80021f6 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	4a4b      	ldr	r2, [pc, #300]	@ (80022d4 <HAL_DAC_Start_DMA+0x16c>)
 80021a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	4a4a      	ldr	r2, [pc, #296]	@ (80022d8 <HAL_DAC_Start_DMA+0x170>)
 80021b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4a49      	ldr	r2, [pc, #292]	@ (80022dc <HAL_DAC_Start_DMA+0x174>)
 80021b8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80021c8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_DAC_Start_DMA+0x70>
 80021d0:	6a3b      	ldr	r3, [r7, #32]
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d005      	beq.n	80021e2 <HAL_DAC_Start_DMA+0x7a>
 80021d6:	e009      	b.n	80021ec <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	3308      	adds	r3, #8
 80021de:	613b      	str	r3, [r7, #16]
        break;
 80021e0:	e033      	b.n	800224a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	330c      	adds	r3, #12
 80021e8:	613b      	str	r3, [r7, #16]
        break;
 80021ea:	e02e      	b.n	800224a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3310      	adds	r3, #16
 80021f2:	613b      	str	r3, [r7, #16]
        break;
 80021f4:	e029      	b.n	800224a <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	4a39      	ldr	r2, [pc, #228]	@ (80022e0 <HAL_DAC_Start_DMA+0x178>)
 80021fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	4a38      	ldr	r2, [pc, #224]	@ (80022e4 <HAL_DAC_Start_DMA+0x17c>)
 8002204:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	4a37      	ldr	r2, [pc, #220]	@ (80022e8 <HAL_DAC_Start_DMA+0x180>)
 800220c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800221c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800221e:	6a3b      	ldr	r3, [r7, #32]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_DAC_Start_DMA+0xc4>
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	2b04      	cmp	r3, #4
 8002228:	d005      	beq.n	8002236 <HAL_DAC_Start_DMA+0xce>
 800222a:	e009      	b.n	8002240 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	3314      	adds	r3, #20
 8002232:	613b      	str	r3, [r7, #16]
        break;
 8002234:	e009      	b.n	800224a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	3318      	adds	r3, #24
 800223c:	613b      	str	r3, [r7, #16]
        break;
 800223e:	e004      	b.n	800224a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	331c      	adds	r3, #28
 8002246:	613b      	str	r3, [r7, #16]
        break;
 8002248:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d111      	bne.n	8002274 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800225e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6898      	ldr	r0, [r3, #8]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	f000 f9ef 	bl	800264c <HAL_DMA_Start_IT>
 800226e:	4603      	mov	r3, r0
 8002270:	75fb      	strb	r3, [r7, #23]
 8002272:	e010      	b.n	8002296 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002282:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	68d8      	ldr	r0, [r3, #12]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	f000 f9dd 	bl	800264c <HAL_DMA_Start_IT>
 8002292:	4603      	mov	r3, r0
 8002294:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2200      	movs	r2, #0
 800229a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800229c:	7dfb      	ldrb	r3, [r7, #23]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10c      	bne.n	80022bc <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6819      	ldr	r1, [r3, #0]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f003 0310 	and.w	r3, r3, #16
 80022ae:	2201      	movs	r2, #1
 80022b0:	409a      	lsls	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	e005      	b.n	80022c8 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	f043 0204 	orr.w	r2, r3, #4
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80022c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	080023db 	.word	0x080023db
 80022d8:	080023fd 	.word	0x080023fd
 80022dc:	08002419 	.word	0x08002419
 80022e0:	08002483 	.word	0x08002483
 80022e4:	080024a5 	.word	0x080024a5
 80022e8:	080024c1 	.word	0x080024c1

080022ec <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002328:	b480      	push	{r7}
 800232a:	b089      	sub	sp, #36	@ 0x24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002334:	2300      	movs	r3, #0
 8002336:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <HAL_DAC_ConfigChannel+0x1c>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e042      	b.n	80023ce <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	795b      	ldrb	r3, [r3, #5]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d101      	bne.n	8002354 <HAL_DAC_ConfigChannel+0x2c>
 8002350:	2302      	movs	r3, #2
 8002352:	e03c      	b.n	80023ce <HAL_DAC_ConfigChannel+0xa6>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2201      	movs	r2, #1
 8002358:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2202      	movs	r2, #2
 800235e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002376:	43db      	mvns	r3, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4013      	ands	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	4313      	orrs	r3, r2
 8002388:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6819      	ldr	r1, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	22c0      	movs	r2, #192	@ 0xc0
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	400a      	ands	r2, r1
 80023be:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2201      	movs	r2, #1
 80023c4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80023cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3724      	adds	r7, #36	@ 0x24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023e6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f7ff ff7f 	bl	80022ec <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2201      	movs	r2, #1
 80023f2:	711a      	strb	r2, [r3, #4]
}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002408:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f7ff ff78 	bl	8002300 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002410:	bf00      	nop
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002424:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f043 0204 	orr.w	r2, r3, #4
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f7ff ff6e 	bl	8002314 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2201      	movs	r2, #1
 800243c:	711a      	strb	r2, [r3, #4]
}
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b084      	sub	sp, #16
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800248e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f7ff ffd8 	bl	8002446 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2201      	movs	r2, #1
 800249a:	711a      	strb	r2, [r3, #4]
}
 800249c:	bf00      	nop
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024b0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f7ff ffd1 	bl	800245a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80024b8:	bf00      	nop
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	f043 0204 	orr.w	r2, r3, #4
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f7ff ffc7 	bl	800246e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2201      	movs	r2, #1
 80024e4:	711a      	strb	r2, [r3, #4]
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024fc:	f7ff f8dc 	bl	80016b8 <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e099      	b.n	8002640 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 0201 	bic.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800252c:	e00f      	b.n	800254e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800252e:	f7ff f8c3 	bl	80016b8 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b05      	cmp	r3, #5
 800253a:	d908      	bls.n	800254e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2220      	movs	r2, #32
 8002540:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2203      	movs	r2, #3
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e078      	b.n	8002640 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1e8      	bne.n	800252e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	4b38      	ldr	r3, [pc, #224]	@ (8002648 <HAL_DMA_Init+0x158>)
 8002568:	4013      	ands	r3, r2
 800256a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800257a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a4:	2b04      	cmp	r3, #4
 80025a6:	d107      	bne.n	80025b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b0:	4313      	orrs	r3, r2
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f023 0307 	bic.w	r3, r3, #7
 80025ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d117      	bne.n	8002612 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00e      	beq.n	8002612 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 fa6f 	bl	8002ad8 <DMA_CheckFifoParam>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2240      	movs	r2, #64	@ 0x40
 8002604:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800260e:	2301      	movs	r3, #1
 8002610:	e016      	b.n	8002640 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa26 	bl	8002a6c <DMA_CalcBaseAndBitshift>
 8002620:	4603      	mov	r3, r0
 8002622:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002628:	223f      	movs	r2, #63	@ 0x3f
 800262a:	409a      	lsls	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	f010803f 	.word	0xf010803f

0800264c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265a:	2300      	movs	r3, #0
 800265c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002662:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_DMA_Start_IT+0x26>
 800266e:	2302      	movs	r3, #2
 8002670:	e040      	b.n	80026f4 <HAL_DMA_Start_IT+0xa8>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b01      	cmp	r3, #1
 8002684:	d12f      	bne.n	80026e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2202      	movs	r2, #2
 800268a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 f9b8 	bl	8002a10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a4:	223f      	movs	r2, #63	@ 0x3f
 80026a6:	409a      	lsls	r2, r3
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0216 	orr.w	r2, r2, #22
 80026ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d007      	beq.n	80026d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0208 	orr.w	r2, r2, #8
 80026d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	e005      	b.n	80026f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026ee:	2302      	movs	r3, #2
 80026f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002708:	4b8e      	ldr	r3, [pc, #568]	@ (8002944 <HAL_DMA_IRQHandler+0x248>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a8e      	ldr	r2, [pc, #568]	@ (8002948 <HAL_DMA_IRQHandler+0x24c>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	0a9b      	lsrs	r3, r3, #10
 8002714:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002726:	2208      	movs	r2, #8
 8002728:	409a      	lsls	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4013      	ands	r3, r2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d01a      	beq.n	8002768 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d013      	beq.n	8002768 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0204 	bic.w	r2, r2, #4
 800274e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002754:	2208      	movs	r2, #8
 8002756:	409a      	lsls	r2, r3
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002760:	f043 0201 	orr.w	r2, r3, #1
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276c:	2201      	movs	r2, #1
 800276e:	409a      	lsls	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4013      	ands	r3, r2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d012      	beq.n	800279e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00b      	beq.n	800279e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278a:	2201      	movs	r2, #1
 800278c:	409a      	lsls	r2, r3
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002796:	f043 0202 	orr.w	r2, r3, #2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	2204      	movs	r2, #4
 80027a4:	409a      	lsls	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d012      	beq.n	80027d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00b      	beq.n	80027d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c0:	2204      	movs	r2, #4
 80027c2:	409a      	lsls	r2, r3
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027cc:	f043 0204 	orr.w	r2, r3, #4
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d8:	2210      	movs	r2, #16
 80027da:	409a      	lsls	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4013      	ands	r3, r2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d043      	beq.n	800286c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d03c      	beq.n	800286c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f6:	2210      	movs	r2, #16
 80027f8:	409a      	lsls	r2, r3
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d018      	beq.n	800283e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d108      	bne.n	800282c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	2b00      	cmp	r3, #0
 8002820:	d024      	beq.n	800286c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	4798      	blx	r3
 800282a:	e01f      	b.n	800286c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002830:	2b00      	cmp	r3, #0
 8002832:	d01b      	beq.n	800286c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	4798      	blx	r3
 800283c:	e016      	b.n	800286c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d107      	bne.n	800285c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0208 	bic.w	r2, r2, #8
 800285a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002870:	2220      	movs	r2, #32
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 808f 	beq.w	800299c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8087 	beq.w	800299c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	2220      	movs	r2, #32
 8002894:	409a      	lsls	r2, r3
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b05      	cmp	r3, #5
 80028a4:	d136      	bne.n	8002914 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f022 0216 	bic.w	r2, r2, #22
 80028b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d103      	bne.n	80028d6 <HAL_DMA_IRQHandler+0x1da>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d007      	beq.n	80028e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0208 	bic.w	r2, r2, #8
 80028e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ea:	223f      	movs	r2, #63	@ 0x3f
 80028ec:	409a      	lsls	r2, r3
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002906:	2b00      	cmp	r3, #0
 8002908:	d07e      	beq.n	8002a08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	4798      	blx	r3
        }
        return;
 8002912:	e079      	b.n	8002a08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d01d      	beq.n	800295e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10d      	bne.n	800294c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002934:	2b00      	cmp	r3, #0
 8002936:	d031      	beq.n	800299c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	4798      	blx	r3
 8002940:	e02c      	b.n	800299c <HAL_DMA_IRQHandler+0x2a0>
 8002942:	bf00      	nop
 8002944:	2000001c 	.word	0x2000001c
 8002948:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d023      	beq.n	800299c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	4798      	blx	r3
 800295c:	e01e      	b.n	800299c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10f      	bne.n	800298c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0210 	bic.w	r2, r2, #16
 800297a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d032      	beq.n	8002a0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d022      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2205      	movs	r2, #5
 80029b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 0201 	bic.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	3301      	adds	r3, #1
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d307      	bcc.n	80029e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f2      	bne.n	80029c8 <HAL_DMA_IRQHandler+0x2cc>
 80029e2:	e000      	b.n	80029e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80029e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d005      	beq.n	8002a0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	4798      	blx	r3
 8002a06:	e000      	b.n	8002a0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a08:	bf00      	nop
    }
  }
}
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b40      	cmp	r3, #64	@ 0x40
 8002a3c:	d108      	bne.n	8002a50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a4e:	e007      	b.n	8002a60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	60da      	str	r2, [r3, #12]
}
 8002a60:	bf00      	nop
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	3b10      	subs	r3, #16
 8002a7c:	4a14      	ldr	r2, [pc, #80]	@ (8002ad0 <DMA_CalcBaseAndBitshift+0x64>)
 8002a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a82:	091b      	lsrs	r3, r3, #4
 8002a84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a86:	4a13      	ldr	r2, [pc, #76]	@ (8002ad4 <DMA_CalcBaseAndBitshift+0x68>)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d909      	bls.n	8002aae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	1d1a      	adds	r2, r3, #4
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002aac:	e007      	b.n	8002abe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ab6:	f023 0303 	bic.w	r3, r3, #3
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	aaaaaaab 	.word	0xaaaaaaab
 8002ad4:	080063c4 	.word	0x080063c4

08002ad8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d11f      	bne.n	8002b32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	d856      	bhi.n	8002ba6 <DMA_CheckFifoParam+0xce>
 8002af8:	a201      	add	r2, pc, #4	@ (adr r2, 8002b00 <DMA_CheckFifoParam+0x28>)
 8002afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002afe:	bf00      	nop
 8002b00:	08002b11 	.word	0x08002b11
 8002b04:	08002b23 	.word	0x08002b23
 8002b08:	08002b11 	.word	0x08002b11
 8002b0c:	08002ba7 	.word	0x08002ba7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d046      	beq.n	8002baa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b20:	e043      	b.n	8002baa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b2a:	d140      	bne.n	8002bae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b30:	e03d      	b.n	8002bae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b3a:	d121      	bne.n	8002b80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d837      	bhi.n	8002bb2 <DMA_CheckFifoParam+0xda>
 8002b42:	a201      	add	r2, pc, #4	@ (adr r2, 8002b48 <DMA_CheckFifoParam+0x70>)
 8002b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b48:	08002b59 	.word	0x08002b59
 8002b4c:	08002b5f 	.word	0x08002b5f
 8002b50:	08002b59 	.word	0x08002b59
 8002b54:	08002b71 	.word	0x08002b71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b5c:	e030      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d025      	beq.n	8002bb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b6e:	e022      	b.n	8002bb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b78:	d11f      	bne.n	8002bba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b7e:	e01c      	b.n	8002bba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d903      	bls.n	8002b8e <DMA_CheckFifoParam+0xb6>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2b03      	cmp	r3, #3
 8002b8a:	d003      	beq.n	8002b94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b8c:	e018      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	73fb      	strb	r3, [r7, #15]
      break;
 8002b92:	e015      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00e      	beq.n	8002bbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ba4:	e00b      	b.n	8002bbe <DMA_CheckFifoParam+0xe6>
      break;
 8002ba6:	bf00      	nop
 8002ba8:	e00a      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002baa:	bf00      	nop
 8002bac:	e008      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bae:	bf00      	nop
 8002bb0:	e006      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bb2:	bf00      	nop
 8002bb4:	e004      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bb6:	bf00      	nop
 8002bb8:	e002      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002bba:	bf00      	nop
 8002bbc:	e000      	b.n	8002bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bbe:	bf00      	nop
    }
  } 
  
  return status; 
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop

08002bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b089      	sub	sp, #36	@ 0x24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bde:	2300      	movs	r3, #0
 8002be0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
 8002bea:	e165      	b.n	8002eb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bec:	2201      	movs	r2, #1
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	f040 8154 	bne.w	8002eb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d005      	beq.n	8002c22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d130      	bne.n	8002c84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	2203      	movs	r2, #3
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c58:	2201      	movs	r2, #1
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	091b      	lsrs	r3, r3, #4
 8002c6e:	f003 0201 	and.w	r2, r3, #1
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d017      	beq.n	8002cc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d123      	bne.n	8002d14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	08da      	lsrs	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3208      	adds	r2, #8
 8002cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	220f      	movs	r2, #15
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	08da      	lsrs	r2, r3, #3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3208      	adds	r2, #8
 8002d0e:	69b9      	ldr	r1, [r7, #24]
 8002d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	2203      	movs	r2, #3
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 0203 	and.w	r2, r3, #3
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80ae 	beq.w	8002eb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5e:	4a5c      	ldr	r2, [pc, #368]	@ (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d66:	4b5a      	ldr	r3, [pc, #360]	@ (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d72:	4a58      	ldr	r2, [pc, #352]	@ (8002ed4 <HAL_GPIO_Init+0x304>)
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	3302      	adds	r3, #2
 8002d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	220f      	movs	r2, #15
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4013      	ands	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4f      	ldr	r2, [pc, #316]	@ (8002ed8 <HAL_GPIO_Init+0x308>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d025      	beq.n	8002dea <HAL_GPIO_Init+0x21a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a4e      	ldr	r2, [pc, #312]	@ (8002edc <HAL_GPIO_Init+0x30c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d01f      	beq.n	8002de6 <HAL_GPIO_Init+0x216>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee0 <HAL_GPIO_Init+0x310>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d019      	beq.n	8002de2 <HAL_GPIO_Init+0x212>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a4c      	ldr	r2, [pc, #304]	@ (8002ee4 <HAL_GPIO_Init+0x314>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d013      	beq.n	8002dde <HAL_GPIO_Init+0x20e>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a4b      	ldr	r2, [pc, #300]	@ (8002ee8 <HAL_GPIO_Init+0x318>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00d      	beq.n	8002dda <HAL_GPIO_Init+0x20a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a4a      	ldr	r2, [pc, #296]	@ (8002eec <HAL_GPIO_Init+0x31c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d007      	beq.n	8002dd6 <HAL_GPIO_Init+0x206>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a49      	ldr	r2, [pc, #292]	@ (8002ef0 <HAL_GPIO_Init+0x320>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_GPIO_Init+0x202>
 8002dce:	2306      	movs	r3, #6
 8002dd0:	e00c      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dd2:	2307      	movs	r3, #7
 8002dd4:	e00a      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dd6:	2305      	movs	r3, #5
 8002dd8:	e008      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dda:	2304      	movs	r3, #4
 8002ddc:	e006      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dde:	2303      	movs	r3, #3
 8002de0:	e004      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e002      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dea:	2300      	movs	r3, #0
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	f002 0203 	and.w	r2, r2, #3
 8002df2:	0092      	lsls	r2, r2, #2
 8002df4:	4093      	lsls	r3, r2
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dfc:	4935      	ldr	r1, [pc, #212]	@ (8002ed4 <HAL_GPIO_Init+0x304>)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	089b      	lsrs	r3, r3, #2
 8002e02:	3302      	adds	r3, #2
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4013      	ands	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e2e:	4a31      	ldr	r2, [pc, #196]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e34:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e58:	4a26      	ldr	r2, [pc, #152]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e5e:	4b25      	ldr	r3, [pc, #148]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	43db      	mvns	r3, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e82:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	43db      	mvns	r3, r3
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4013      	ands	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eac:	4a11      	ldr	r2, [pc, #68]	@ (8002ef4 <HAL_GPIO_Init+0x324>)
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	2b0f      	cmp	r3, #15
 8002ebc:	f67f ae96 	bls.w	8002bec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3724      	adds	r7, #36	@ 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	40013800 	.word	0x40013800
 8002ed8:	40020000 	.word	0x40020000
 8002edc:	40020400 	.word	0x40020400
 8002ee0:	40020800 	.word	0x40020800
 8002ee4:	40020c00 	.word	0x40020c00
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40021400 	.word	0x40021400
 8002ef0:	40021800 	.word	0x40021800
 8002ef4:	40013c00 	.word	0x40013c00

08002ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	887b      	ldrh	r3, [r7, #2]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f10:	2301      	movs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
 8002f14:	e001      	b.n	8002f1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	807b      	strh	r3, [r7, #2]
 8002f34:	4613      	mov	r3, r2
 8002f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f38:	787b      	ldrb	r3, [r7, #1]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f3e:	887a      	ldrh	r2, [r7, #2]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f44:	e003      	b.n	8002f4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f46:	887b      	ldrh	r3, [r7, #2]
 8002f48:	041a      	lsls	r2, r3, #16
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	619a      	str	r2, [r3, #24]
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0cc      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f70:	4b68      	ldr	r3, [pc, #416]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d90c      	bls.n	8002f98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7e:	4b65      	ldr	r3, [pc, #404]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	b2d2      	uxtb	r2, r2
 8002f84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f86:	4b63      	ldr	r3, [pc, #396]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d001      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0b8      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d020      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb0:	4b59      	ldr	r3, [pc, #356]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4a58      	ldr	r2, [pc, #352]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002fba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0308 	and.w	r3, r3, #8
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d005      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fc8:	4b53      	ldr	r3, [pc, #332]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	4a52      	ldr	r2, [pc, #328]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd4:	4b50      	ldr	r3, [pc, #320]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	494d      	ldr	r1, [pc, #308]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d044      	beq.n	800307c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d107      	bne.n	800300a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffa:	4b47      	ldr	r3, [pc, #284]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d119      	bne.n	800303a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e07f      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b02      	cmp	r3, #2
 8003010:	d003      	beq.n	800301a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003016:	2b03      	cmp	r3, #3
 8003018:	d107      	bne.n	800302a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800301a:	4b3f      	ldr	r3, [pc, #252]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e06f      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302a:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e067      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800303a:	4b37      	ldr	r3, [pc, #220]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f023 0203 	bic.w	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4934      	ldr	r1, [pc, #208]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	4313      	orrs	r3, r2
 800304a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800304c:	f7fe fb34 	bl	80016b8 <HAL_GetTick>
 8003050:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003052:	e00a      	b.n	800306a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003054:	f7fe fb30 	bl	80016b8 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003062:	4293      	cmp	r3, r2
 8003064:	d901      	bls.n	800306a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e04f      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306a:	4b2b      	ldr	r3, [pc, #172]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 020c 	and.w	r2, r3, #12
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	429a      	cmp	r2, r3
 800307a:	d1eb      	bne.n	8003054 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800307c:	4b25      	ldr	r3, [pc, #148]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d20c      	bcs.n	80030a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b22      	ldr	r3, [pc, #136]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003092:	4b20      	ldr	r3, [pc, #128]	@ (8003114 <HAL_RCC_ClockConfig+0x1b8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	429a      	cmp	r2, r3
 800309e:	d001      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e032      	b.n	800310a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b0:	4b19      	ldr	r3, [pc, #100]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4916      	ldr	r1, [pc, #88]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0308 	and.w	r3, r3, #8
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d009      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ce:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	490e      	ldr	r1, [pc, #56]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030e2:	f000 f855 	bl	8003190 <HAL_RCC_GetSysClockFreq>
 80030e6:	4602      	mov	r2, r0
 80030e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <HAL_RCC_ClockConfig+0x1bc>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	091b      	lsrs	r3, r3, #4
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	490a      	ldr	r1, [pc, #40]	@ (800311c <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	5ccb      	ldrb	r3, [r1, r3]
 80030f6:	fa22 f303 	lsr.w	r3, r2, r3
 80030fa:	4a09      	ldr	r2, [pc, #36]	@ (8003120 <HAL_RCC_ClockConfig+0x1c4>)
 80030fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030fe:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <HAL_RCC_ClockConfig+0x1c8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fa94 	bl	8001630 <HAL_InitTick>

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40023c00 	.word	0x40023c00
 8003118:	40023800 	.word	0x40023800
 800311c:	080063ac 	.word	0x080063ac
 8003120:	2000001c 	.word	0x2000001c
 8003124:	20000020 	.word	0x20000020

08003128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800312c:	4b03      	ldr	r3, [pc, #12]	@ (800313c <HAL_RCC_GetHCLKFreq+0x14>)
 800312e:	681b      	ldr	r3, [r3, #0]
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	2000001c 	.word	0x2000001c

08003140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003144:	f7ff fff0 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003148:	4602      	mov	r2, r0
 800314a:	4b05      	ldr	r3, [pc, #20]	@ (8003160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	0a9b      	lsrs	r3, r3, #10
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	4903      	ldr	r1, [pc, #12]	@ (8003164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003156:	5ccb      	ldrb	r3, [r1, r3]
 8003158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800315c:	4618      	mov	r0, r3
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40023800 	.word	0x40023800
 8003164:	080063bc 	.word	0x080063bc

08003168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800316c:	f7ff ffdc 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003170:	4602      	mov	r2, r0
 8003172:	4b05      	ldr	r3, [pc, #20]	@ (8003188 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	0b5b      	lsrs	r3, r3, #13
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	4903      	ldr	r1, [pc, #12]	@ (800318c <HAL_RCC_GetPCLK2Freq+0x24>)
 800317e:	5ccb      	ldrb	r3, [r1, r3]
 8003180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40023800 	.word	0x40023800
 800318c:	080063bc 	.word	0x080063bc

08003190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003194:	b0ae      	sub	sp, #184	@ 0xb8
 8003196:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031b6:	4bcb      	ldr	r3, [pc, #812]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b0c      	cmp	r3, #12
 80031c0:	f200 8206 	bhi.w	80035d0 <HAL_RCC_GetSysClockFreq+0x440>
 80031c4:	a201      	add	r2, pc, #4	@ (adr r2, 80031cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80031c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ca:	bf00      	nop
 80031cc:	08003201 	.word	0x08003201
 80031d0:	080035d1 	.word	0x080035d1
 80031d4:	080035d1 	.word	0x080035d1
 80031d8:	080035d1 	.word	0x080035d1
 80031dc:	08003209 	.word	0x08003209
 80031e0:	080035d1 	.word	0x080035d1
 80031e4:	080035d1 	.word	0x080035d1
 80031e8:	080035d1 	.word	0x080035d1
 80031ec:	08003211 	.word	0x08003211
 80031f0:	080035d1 	.word	0x080035d1
 80031f4:	080035d1 	.word	0x080035d1
 80031f8:	080035d1 	.word	0x080035d1
 80031fc:	08003401 	.word	0x08003401
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003200:	4bb9      	ldr	r3, [pc, #740]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003202:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003206:	e1e7      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003208:	4bb8      	ldr	r3, [pc, #736]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x35c>)
 800320a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800320e:	e1e3      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003210:	4bb4      	ldr	r3, [pc, #720]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003218:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800321c:	4bb1      	ldr	r3, [pc, #708]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d071      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003228:	4bae      	ldr	r3, [pc, #696]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	099b      	lsrs	r3, r3, #6
 800322e:	2200      	movs	r2, #0
 8003230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003234:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003238:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800323c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003240:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003244:	2300      	movs	r3, #0
 8003246:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800324a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800324e:	4622      	mov	r2, r4
 8003250:	462b      	mov	r3, r5
 8003252:	f04f 0000 	mov.w	r0, #0
 8003256:	f04f 0100 	mov.w	r1, #0
 800325a:	0159      	lsls	r1, r3, #5
 800325c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003260:	0150      	lsls	r0, r2, #5
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4621      	mov	r1, r4
 8003268:	1a51      	subs	r1, r2, r1
 800326a:	6439      	str	r1, [r7, #64]	@ 0x40
 800326c:	4629      	mov	r1, r5
 800326e:	eb63 0301 	sbc.w	r3, r3, r1
 8003272:	647b      	str	r3, [r7, #68]	@ 0x44
 8003274:	f04f 0200 	mov.w	r2, #0
 8003278:	f04f 0300 	mov.w	r3, #0
 800327c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003280:	4649      	mov	r1, r9
 8003282:	018b      	lsls	r3, r1, #6
 8003284:	4641      	mov	r1, r8
 8003286:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800328a:	4641      	mov	r1, r8
 800328c:	018a      	lsls	r2, r1, #6
 800328e:	4641      	mov	r1, r8
 8003290:	1a51      	subs	r1, r2, r1
 8003292:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003294:	4649      	mov	r1, r9
 8003296:	eb63 0301 	sbc.w	r3, r3, r1
 800329a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80032a8:	4649      	mov	r1, r9
 80032aa:	00cb      	lsls	r3, r1, #3
 80032ac:	4641      	mov	r1, r8
 80032ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032b2:	4641      	mov	r1, r8
 80032b4:	00ca      	lsls	r2, r1, #3
 80032b6:	4610      	mov	r0, r2
 80032b8:	4619      	mov	r1, r3
 80032ba:	4603      	mov	r3, r0
 80032bc:	4622      	mov	r2, r4
 80032be:	189b      	adds	r3, r3, r2
 80032c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80032c2:	462b      	mov	r3, r5
 80032c4:	460a      	mov	r2, r1
 80032c6:	eb42 0303 	adc.w	r3, r2, r3
 80032ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032d8:	4629      	mov	r1, r5
 80032da:	024b      	lsls	r3, r1, #9
 80032dc:	4621      	mov	r1, r4
 80032de:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032e2:	4621      	mov	r1, r4
 80032e4:	024a      	lsls	r2, r1, #9
 80032e6:	4610      	mov	r0, r2
 80032e8:	4619      	mov	r1, r3
 80032ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032ee:	2200      	movs	r2, #0
 80032f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80032fc:	f7fc ff82 	bl	8000204 <__aeabi_uldivmod>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4613      	mov	r3, r2
 8003306:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800330a:	e067      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800330c:	4b75      	ldr	r3, [pc, #468]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	099b      	lsrs	r3, r3, #6
 8003312:	2200      	movs	r2, #0
 8003314:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003318:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800331c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003324:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003326:	2300      	movs	r3, #0
 8003328:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800332a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800332e:	4622      	mov	r2, r4
 8003330:	462b      	mov	r3, r5
 8003332:	f04f 0000 	mov.w	r0, #0
 8003336:	f04f 0100 	mov.w	r1, #0
 800333a:	0159      	lsls	r1, r3, #5
 800333c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003340:	0150      	lsls	r0, r2, #5
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	4621      	mov	r1, r4
 8003348:	1a51      	subs	r1, r2, r1
 800334a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800334c:	4629      	mov	r1, r5
 800334e:	eb63 0301 	sbc.w	r3, r3, r1
 8003352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	f04f 0300 	mov.w	r3, #0
 800335c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003360:	4649      	mov	r1, r9
 8003362:	018b      	lsls	r3, r1, #6
 8003364:	4641      	mov	r1, r8
 8003366:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800336a:	4641      	mov	r1, r8
 800336c:	018a      	lsls	r2, r1, #6
 800336e:	4641      	mov	r1, r8
 8003370:	ebb2 0a01 	subs.w	sl, r2, r1
 8003374:	4649      	mov	r1, r9
 8003376:	eb63 0b01 	sbc.w	fp, r3, r1
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	f04f 0300 	mov.w	r3, #0
 8003382:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003386:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800338a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800338e:	4692      	mov	sl, r2
 8003390:	469b      	mov	fp, r3
 8003392:	4623      	mov	r3, r4
 8003394:	eb1a 0303 	adds.w	r3, sl, r3
 8003398:	623b      	str	r3, [r7, #32]
 800339a:	462b      	mov	r3, r5
 800339c:	eb4b 0303 	adc.w	r3, fp, r3
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80033ae:	4629      	mov	r1, r5
 80033b0:	028b      	lsls	r3, r1, #10
 80033b2:	4621      	mov	r1, r4
 80033b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033b8:	4621      	mov	r1, r4
 80033ba:	028a      	lsls	r2, r1, #10
 80033bc:	4610      	mov	r0, r2
 80033be:	4619      	mov	r1, r3
 80033c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033c4:	2200      	movs	r2, #0
 80033c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80033c8:	677a      	str	r2, [r7, #116]	@ 0x74
 80033ca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80033ce:	f7fc ff19 	bl	8000204 <__aeabi_uldivmod>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4613      	mov	r3, r2
 80033d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033dc:	4b41      	ldr	r3, [pc, #260]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	0c1b      	lsrs	r3, r3, #16
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	3301      	adds	r3, #1
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80033ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033fe:	e0eb      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003400:	4b38      	ldr	r3, [pc, #224]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003408:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800340c:	4b35      	ldr	r3, [pc, #212]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d06b      	beq.n	80034f0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003418:	4b32      	ldr	r3, [pc, #200]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	099b      	lsrs	r3, r3, #6
 800341e:	2200      	movs	r2, #0
 8003420:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003422:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342a:	663b      	str	r3, [r7, #96]	@ 0x60
 800342c:	2300      	movs	r3, #0
 800342e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003430:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003434:	4622      	mov	r2, r4
 8003436:	462b      	mov	r3, r5
 8003438:	f04f 0000 	mov.w	r0, #0
 800343c:	f04f 0100 	mov.w	r1, #0
 8003440:	0159      	lsls	r1, r3, #5
 8003442:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003446:	0150      	lsls	r0, r2, #5
 8003448:	4602      	mov	r2, r0
 800344a:	460b      	mov	r3, r1
 800344c:	4621      	mov	r1, r4
 800344e:	1a51      	subs	r1, r2, r1
 8003450:	61b9      	str	r1, [r7, #24]
 8003452:	4629      	mov	r1, r5
 8003454:	eb63 0301 	sbc.w	r3, r3, r1
 8003458:	61fb      	str	r3, [r7, #28]
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003466:	4659      	mov	r1, fp
 8003468:	018b      	lsls	r3, r1, #6
 800346a:	4651      	mov	r1, sl
 800346c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003470:	4651      	mov	r1, sl
 8003472:	018a      	lsls	r2, r1, #6
 8003474:	4651      	mov	r1, sl
 8003476:	ebb2 0801 	subs.w	r8, r2, r1
 800347a:	4659      	mov	r1, fp
 800347c:	eb63 0901 	sbc.w	r9, r3, r1
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800348c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003490:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003494:	4690      	mov	r8, r2
 8003496:	4699      	mov	r9, r3
 8003498:	4623      	mov	r3, r4
 800349a:	eb18 0303 	adds.w	r3, r8, r3
 800349e:	613b      	str	r3, [r7, #16]
 80034a0:	462b      	mov	r3, r5
 80034a2:	eb49 0303 	adc.w	r3, r9, r3
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80034b4:	4629      	mov	r1, r5
 80034b6:	024b      	lsls	r3, r1, #9
 80034b8:	4621      	mov	r1, r4
 80034ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034be:	4621      	mov	r1, r4
 80034c0:	024a      	lsls	r2, r1, #9
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034ca:	2200      	movs	r2, #0
 80034cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034ce:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80034d0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034d4:	f7fc fe96 	bl	8000204 <__aeabi_uldivmod>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4613      	mov	r3, r2
 80034de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034e2:	e065      	b.n	80035b0 <HAL_RCC_GetSysClockFreq+0x420>
 80034e4:	40023800 	.word	0x40023800
 80034e8:	00f42400 	.word	0x00f42400
 80034ec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034f0:	4b3d      	ldr	r3, [pc, #244]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0x458>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	099b      	lsrs	r3, r3, #6
 80034f6:	2200      	movs	r2, #0
 80034f8:	4618      	mov	r0, r3
 80034fa:	4611      	mov	r1, r2
 80034fc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003500:	653b      	str	r3, [r7, #80]	@ 0x50
 8003502:	2300      	movs	r3, #0
 8003504:	657b      	str	r3, [r7, #84]	@ 0x54
 8003506:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800350a:	4642      	mov	r2, r8
 800350c:	464b      	mov	r3, r9
 800350e:	f04f 0000 	mov.w	r0, #0
 8003512:	f04f 0100 	mov.w	r1, #0
 8003516:	0159      	lsls	r1, r3, #5
 8003518:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800351c:	0150      	lsls	r0, r2, #5
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	4641      	mov	r1, r8
 8003524:	1a51      	subs	r1, r2, r1
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	4649      	mov	r1, r9
 800352a:	eb63 0301 	sbc.w	r3, r3, r1
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800353c:	4659      	mov	r1, fp
 800353e:	018b      	lsls	r3, r1, #6
 8003540:	4651      	mov	r1, sl
 8003542:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003546:	4651      	mov	r1, sl
 8003548:	018a      	lsls	r2, r1, #6
 800354a:	4651      	mov	r1, sl
 800354c:	1a54      	subs	r4, r2, r1
 800354e:	4659      	mov	r1, fp
 8003550:	eb63 0501 	sbc.w	r5, r3, r1
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	00eb      	lsls	r3, r5, #3
 800355e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003562:	00e2      	lsls	r2, r4, #3
 8003564:	4614      	mov	r4, r2
 8003566:	461d      	mov	r5, r3
 8003568:	4643      	mov	r3, r8
 800356a:	18e3      	adds	r3, r4, r3
 800356c:	603b      	str	r3, [r7, #0]
 800356e:	464b      	mov	r3, r9
 8003570:	eb45 0303 	adc.w	r3, r5, r3
 8003574:	607b      	str	r3, [r7, #4]
 8003576:	f04f 0200 	mov.w	r2, #0
 800357a:	f04f 0300 	mov.w	r3, #0
 800357e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003582:	4629      	mov	r1, r5
 8003584:	028b      	lsls	r3, r1, #10
 8003586:	4621      	mov	r1, r4
 8003588:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800358c:	4621      	mov	r1, r4
 800358e:	028a      	lsls	r2, r1, #10
 8003590:	4610      	mov	r0, r2
 8003592:	4619      	mov	r1, r3
 8003594:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003598:	2200      	movs	r2, #0
 800359a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800359c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800359e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035a2:	f7fc fe2f 	bl	8000204 <__aeabi_uldivmod>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4613      	mov	r3, r2
 80035ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80035b0:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0x458>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	0f1b      	lsrs	r3, r3, #28
 80035b6:	f003 0307 	and.w	r3, r3, #7
 80035ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80035be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80035c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035ce:	e003      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035d0:	4b06      	ldr	r3, [pc, #24]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x45c>)
 80035d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035d6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	37b8      	adds	r7, #184	@ 0xb8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035e6:	bf00      	nop
 80035e8:	40023800 	.word	0x40023800
 80035ec:	00f42400 	.word	0x00f42400

080035f0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e28d      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 8083 	beq.w	8003716 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003610:	4b94      	ldr	r3, [pc, #592]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 030c 	and.w	r3, r3, #12
 8003618:	2b04      	cmp	r3, #4
 800361a:	d019      	beq.n	8003650 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800361c:	4b91      	ldr	r3, [pc, #580]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 030c 	and.w	r3, r3, #12
        || \
 8003624:	2b08      	cmp	r3, #8
 8003626:	d106      	bne.n	8003636 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003628:	4b8e      	ldr	r3, [pc, #568]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003634:	d00c      	beq.n	8003650 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003636:	4b8b      	ldr	r3, [pc, #556]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800363e:	2b0c      	cmp	r3, #12
 8003640:	d112      	bne.n	8003668 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003642:	4b88      	ldr	r3, [pc, #544]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800364a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800364e:	d10b      	bne.n	8003668 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003650:	4b84      	ldr	r3, [pc, #528]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d05b      	beq.n	8003714 <HAL_RCC_OscConfig+0x124>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d157      	bne.n	8003714 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e25a      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003670:	d106      	bne.n	8003680 <HAL_RCC_OscConfig+0x90>
 8003672:	4b7c      	ldr	r3, [pc, #496]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a7b      	ldr	r2, [pc, #492]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	e01d      	b.n	80036bc <HAL_RCC_OscConfig+0xcc>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003688:	d10c      	bne.n	80036a4 <HAL_RCC_OscConfig+0xb4>
 800368a:	4b76      	ldr	r3, [pc, #472]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a75      	ldr	r2, [pc, #468]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	4b73      	ldr	r3, [pc, #460]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a72      	ldr	r2, [pc, #456]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 800369c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	e00b      	b.n	80036bc <HAL_RCC_OscConfig+0xcc>
 80036a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80036aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	4b6c      	ldr	r3, [pc, #432]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a6b      	ldr	r2, [pc, #428]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80036b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d013      	beq.n	80036ec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c4:	f7fd fff8 	bl	80016b8 <HAL_GetTick>
 80036c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ca:	e008      	b.n	80036de <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036cc:	f7fd fff4 	bl	80016b8 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b64      	cmp	r3, #100	@ 0x64
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e21f      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036de:	4b61      	ldr	r3, [pc, #388]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0f0      	beq.n	80036cc <HAL_RCC_OscConfig+0xdc>
 80036ea:	e014      	b.n	8003716 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ec:	f7fd ffe4 	bl	80016b8 <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f4:	f7fd ffe0 	bl	80016b8 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b64      	cmp	r3, #100	@ 0x64
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e20b      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003706:	4b57      	ldr	r3, [pc, #348]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <HAL_RCC_OscConfig+0x104>
 8003712:	e000      	b.n	8003716 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d06f      	beq.n	8003802 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003722:	4b50      	ldr	r3, [pc, #320]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 030c 	and.w	r3, r3, #12
 800372a:	2b00      	cmp	r3, #0
 800372c:	d017      	beq.n	800375e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800372e:	4b4d      	ldr	r3, [pc, #308]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
        || \
 8003736:	2b08      	cmp	r3, #8
 8003738:	d105      	bne.n	8003746 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800373a:	4b4a      	ldr	r3, [pc, #296]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00b      	beq.n	800375e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003746:	4b47      	ldr	r3, [pc, #284]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800374e:	2b0c      	cmp	r3, #12
 8003750:	d11c      	bne.n	800378c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003752:	4b44      	ldr	r3, [pc, #272]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d116      	bne.n	800378c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800375e:	4b41      	ldr	r3, [pc, #260]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <HAL_RCC_OscConfig+0x186>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d001      	beq.n	8003776 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e1d3      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003776:	4b3b      	ldr	r3, [pc, #236]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4937      	ldr	r1, [pc, #220]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003786:	4313      	orrs	r3, r2
 8003788:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800378a:	e03a      	b.n	8003802 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d020      	beq.n	80037d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003794:	4b34      	ldr	r3, [pc, #208]	@ (8003868 <HAL_RCC_OscConfig+0x278>)
 8003796:	2201      	movs	r2, #1
 8003798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379a:	f7fd ff8d 	bl	80016b8 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037a2:	f7fd ff89 	bl	80016b8 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e1b4      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0f0      	beq.n	80037a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c0:	4b28      	ldr	r3, [pc, #160]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	4925      	ldr	r1, [pc, #148]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	600b      	str	r3, [r1, #0]
 80037d4:	e015      	b.n	8003802 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037d6:	4b24      	ldr	r3, [pc, #144]	@ (8003868 <HAL_RCC_OscConfig+0x278>)
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037dc:	f7fd ff6c 	bl	80016b8 <HAL_GetTick>
 80037e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037e2:	e008      	b.n	80037f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037e4:	f7fd ff68 	bl	80016b8 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e193      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1f0      	bne.n	80037e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d036      	beq.n	800387c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d016      	beq.n	8003844 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003816:	4b15      	ldr	r3, [pc, #84]	@ (800386c <HAL_RCC_OscConfig+0x27c>)
 8003818:	2201      	movs	r2, #1
 800381a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800381c:	f7fd ff4c 	bl	80016b8 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003824:	f7fd ff48 	bl	80016b8 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e173      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003836:	4b0b      	ldr	r3, [pc, #44]	@ (8003864 <HAL_RCC_OscConfig+0x274>)
 8003838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0f0      	beq.n	8003824 <HAL_RCC_OscConfig+0x234>
 8003842:	e01b      	b.n	800387c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003844:	4b09      	ldr	r3, [pc, #36]	@ (800386c <HAL_RCC_OscConfig+0x27c>)
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384a:	f7fd ff35 	bl	80016b8 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003850:	e00e      	b.n	8003870 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003852:	f7fd ff31 	bl	80016b8 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d907      	bls.n	8003870 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e15c      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
 8003864:	40023800 	.word	0x40023800
 8003868:	42470000 	.word	0x42470000
 800386c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003870:	4b8a      	ldr	r3, [pc, #552]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003872:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1ea      	bne.n	8003852 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 8097 	beq.w	80039b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800388a:	2300      	movs	r3, #0
 800388c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800388e:	4b83      	ldr	r3, [pc, #524]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10f      	bne.n	80038ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]
 800389e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	4a7e      	ldr	r2, [pc, #504]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80038a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038aa:	4b7c      	ldr	r3, [pc, #496]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b6:	2301      	movs	r3, #1
 80038b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ba:	4b79      	ldr	r3, [pc, #484]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d118      	bne.n	80038f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038c6:	4b76      	ldr	r3, [pc, #472]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a75      	ldr	r2, [pc, #468]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b0>)
 80038cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d2:	f7fd fef1 	bl	80016b8 <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d8:	e008      	b.n	80038ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038da:	f7fd feed 	bl	80016b8 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e118      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ec:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b0>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0f0      	beq.n	80038da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d106      	bne.n	800390e <HAL_RCC_OscConfig+0x31e>
 8003900:	4b66      	ldr	r3, [pc, #408]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003904:	4a65      	ldr	r2, [pc, #404]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003906:	f043 0301 	orr.w	r3, r3, #1
 800390a:	6713      	str	r3, [r2, #112]	@ 0x70
 800390c:	e01c      	b.n	8003948 <HAL_RCC_OscConfig+0x358>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	2b05      	cmp	r3, #5
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0x340>
 8003916:	4b61      	ldr	r3, [pc, #388]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800391a:	4a60      	ldr	r2, [pc, #384]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 800391c:	f043 0304 	orr.w	r3, r3, #4
 8003920:	6713      	str	r3, [r2, #112]	@ 0x70
 8003922:	4b5e      	ldr	r3, [pc, #376]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003926:	4a5d      	ldr	r2, [pc, #372]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003928:	f043 0301 	orr.w	r3, r3, #1
 800392c:	6713      	str	r3, [r2, #112]	@ 0x70
 800392e:	e00b      	b.n	8003948 <HAL_RCC_OscConfig+0x358>
 8003930:	4b5a      	ldr	r3, [pc, #360]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003934:	4a59      	ldr	r2, [pc, #356]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003936:	f023 0301 	bic.w	r3, r3, #1
 800393a:	6713      	str	r3, [r2, #112]	@ 0x70
 800393c:	4b57      	ldr	r3, [pc, #348]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 800393e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003940:	4a56      	ldr	r2, [pc, #344]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003942:	f023 0304 	bic.w	r3, r3, #4
 8003946:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d015      	beq.n	800397c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003950:	f7fd feb2 	bl	80016b8 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003956:	e00a      	b.n	800396e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003958:	f7fd feae 	bl	80016b8 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003966:	4293      	cmp	r3, r2
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e0d7      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800396e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0ee      	beq.n	8003958 <HAL_RCC_OscConfig+0x368>
 800397a:	e014      	b.n	80039a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397c:	f7fd fe9c 	bl	80016b8 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003982:	e00a      	b.n	800399a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003984:	f7fd fe98 	bl	80016b8 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e0c1      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399a:	4b40      	ldr	r3, [pc, #256]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 800399c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1ee      	bne.n	8003984 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039a6:	7dfb      	ldrb	r3, [r7, #23]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d105      	bne.n	80039b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ac:	4b3b      	ldr	r3, [pc, #236]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	4a3a      	ldr	r2, [pc, #232]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80039b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 80ad 	beq.w	8003b1c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039c2:	4b36      	ldr	r3, [pc, #216]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d060      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d145      	bne.n	8003a62 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d6:	4b33      	ldr	r3, [pc, #204]	@ (8003aa4 <HAL_RCC_OscConfig+0x4b4>)
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7fd fe6c 	bl	80016b8 <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e4:	f7fd fe68 	bl	80016b8 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e093      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f6:	4b29      	ldr	r3, [pc, #164]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69da      	ldr	r2, [r3, #28]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	019b      	lsls	r3, r3, #6
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	085b      	lsrs	r3, r3, #1
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	041b      	lsls	r3, r3, #16
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	061b      	lsls	r3, r3, #24
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2c:	071b      	lsls	r3, r3, #28
 8003a2e:	491b      	ldr	r1, [pc, #108]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a34:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa4 <HAL_RCC_OscConfig+0x4b4>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3a:	f7fd fe3d 	bl	80016b8 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a42:	f7fd fe39 	bl	80016b8 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e064      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a54:	4b11      	ldr	r3, [pc, #68]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x452>
 8003a60:	e05c      	b.n	8003b1c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b10      	ldr	r3, [pc, #64]	@ (8003aa4 <HAL_RCC_OscConfig+0x4b4>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a68:	f7fd fe26 	bl	80016b8 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fd fe22 	bl	80016b8 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e04d      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x4ac>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x480>
 8003a8e:	e045      	b.n	8003b1c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e040      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b28 <HAL_RCC_OscConfig+0x538>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d030      	beq.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d129      	bne.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d122      	bne.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ad8:	4013      	ands	r3, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ade:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d119      	bne.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	3b01      	subs	r3, #1
 8003af2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d10f      	bne.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d107      	bne.n	8003b18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b12:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3718      	adds	r7, #24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40023800 	.word	0x40023800

08003b2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e041      	b.n	8003bc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fd fc60 	bl	8001418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3304      	adds	r3, #4
 8003b68:	4619      	mov	r1, r3
 8003b6a:	4610      	mov	r0, r2
 8003b6c:	f000 f95e 	bl	8003e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d001      	beq.n	8003be4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e046      	b.n	8003c72 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a23      	ldr	r2, [pc, #140]	@ (8003c80 <HAL_TIM_Base_Start+0xb4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d022      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bfe:	d01d      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a1f      	ldr	r2, [pc, #124]	@ (8003c84 <HAL_TIM_Base_Start+0xb8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d018      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8003c88 <HAL_TIM_Base_Start+0xbc>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d013      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a1c      	ldr	r2, [pc, #112]	@ (8003c8c <HAL_TIM_Base_Start+0xc0>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00e      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a1b      	ldr	r2, [pc, #108]	@ (8003c90 <HAL_TIM_Base_Start+0xc4>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d009      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a19      	ldr	r2, [pc, #100]	@ (8003c94 <HAL_TIM_Base_Start+0xc8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d004      	beq.n	8003c3c <HAL_TIM_Base_Start+0x70>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a18      	ldr	r2, [pc, #96]	@ (8003c98 <HAL_TIM_Base_Start+0xcc>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d111      	bne.n	8003c60 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d010      	beq.n	8003c70 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f042 0201 	orr.w	r2, r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c5e:	e007      	b.n	8003c70 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40010000 	.word	0x40010000
 8003c84:	40000400 	.word	0x40000400
 8003c88:	40000800 	.word	0x40000800
 8003c8c:	40000c00 	.word	0x40000c00
 8003c90:	40010400 	.word	0x40010400
 8003c94:	40014000 	.word	0x40014000
 8003c98:	40001800 	.word	0x40001800

08003c9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_TIM_ConfigClockSource+0x1c>
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	e0b4      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x186>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf0:	d03e      	beq.n	8003d70 <HAL_TIM_ConfigClockSource+0xd4>
 8003cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf6:	f200 8087 	bhi.w	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cfe:	f000 8086 	beq.w	8003e0e <HAL_TIM_ConfigClockSource+0x172>
 8003d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d06:	d87f      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d08:	2b70      	cmp	r3, #112	@ 0x70
 8003d0a:	d01a      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0xa6>
 8003d0c:	2b70      	cmp	r3, #112	@ 0x70
 8003d0e:	d87b      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d10:	2b60      	cmp	r3, #96	@ 0x60
 8003d12:	d050      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x11a>
 8003d14:	2b60      	cmp	r3, #96	@ 0x60
 8003d16:	d877      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d18:	2b50      	cmp	r3, #80	@ 0x50
 8003d1a:	d03c      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0xfa>
 8003d1c:	2b50      	cmp	r3, #80	@ 0x50
 8003d1e:	d873      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d20:	2b40      	cmp	r3, #64	@ 0x40
 8003d22:	d058      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x13a>
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d86f      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d28:	2b30      	cmp	r3, #48	@ 0x30
 8003d2a:	d064      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d2c:	2b30      	cmp	r3, #48	@ 0x30
 8003d2e:	d86b      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d060      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d867      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d05c      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d3c:	2b10      	cmp	r3, #16
 8003d3e:	d05a      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d40:	e062      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d52:	f000 f991 	bl	8004078 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	609a      	str	r2, [r3, #8]
      break;
 8003d6e:	e04f      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d80:	f000 f97a 	bl	8004078 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d92:	609a      	str	r2, [r3, #8]
      break;
 8003d94:	e03c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003da2:	461a      	mov	r2, r3
 8003da4:	f000 f8ee 	bl	8003f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2150      	movs	r1, #80	@ 0x50
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 f947 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003db4:	e02c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	f000 f90d 	bl	8003fe2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2160      	movs	r1, #96	@ 0x60
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f937 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003dd4:	e01c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de2:	461a      	mov	r2, r3
 8003de4:	f000 f8ce 	bl	8003f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2140      	movs	r1, #64	@ 0x40
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 f927 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003df4:	e00c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4619      	mov	r1, r3
 8003e00:	4610      	mov	r0, r2
 8003e02:	f000 f91e 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003e06:	e003      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e0c:	e000      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a46      	ldr	r2, [pc, #280]	@ (8003f58 <TIM_Base_SetConfig+0x12c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d013      	beq.n	8003e6c <TIM_Base_SetConfig+0x40>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4a:	d00f      	beq.n	8003e6c <TIM_Base_SetConfig+0x40>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a43      	ldr	r2, [pc, #268]	@ (8003f5c <TIM_Base_SetConfig+0x130>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d00b      	beq.n	8003e6c <TIM_Base_SetConfig+0x40>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a42      	ldr	r2, [pc, #264]	@ (8003f60 <TIM_Base_SetConfig+0x134>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d007      	beq.n	8003e6c <TIM_Base_SetConfig+0x40>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a41      	ldr	r2, [pc, #260]	@ (8003f64 <TIM_Base_SetConfig+0x138>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d003      	beq.n	8003e6c <TIM_Base_SetConfig+0x40>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a40      	ldr	r2, [pc, #256]	@ (8003f68 <TIM_Base_SetConfig+0x13c>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d108      	bne.n	8003e7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a35      	ldr	r2, [pc, #212]	@ (8003f58 <TIM_Base_SetConfig+0x12c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d02b      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e8c:	d027      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a32      	ldr	r2, [pc, #200]	@ (8003f5c <TIM_Base_SetConfig+0x130>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d023      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a31      	ldr	r2, [pc, #196]	@ (8003f60 <TIM_Base_SetConfig+0x134>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d01f      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a30      	ldr	r2, [pc, #192]	@ (8003f64 <TIM_Base_SetConfig+0x138>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d01b      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8003f68 <TIM_Base_SetConfig+0x13c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d017      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f6c <TIM_Base_SetConfig+0x140>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8003f70 <TIM_Base_SetConfig+0x144>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00f      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a2c      	ldr	r2, [pc, #176]	@ (8003f74 <TIM_Base_SetConfig+0x148>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00b      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f78 <TIM_Base_SetConfig+0x14c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d007      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f7c <TIM_Base_SetConfig+0x150>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d003      	beq.n	8003ede <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a29      	ldr	r2, [pc, #164]	@ (8003f80 <TIM_Base_SetConfig+0x154>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d108      	bne.n	8003ef0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a10      	ldr	r2, [pc, #64]	@ (8003f58 <TIM_Base_SetConfig+0x12c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d003      	beq.n	8003f24 <TIM_Base_SetConfig+0xf8>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a12      	ldr	r2, [pc, #72]	@ (8003f68 <TIM_Base_SetConfig+0x13c>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d103      	bne.n	8003f2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d105      	bne.n	8003f4a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f023 0201 	bic.w	r2, r3, #1
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	611a      	str	r2, [r3, #16]
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3714      	adds	r7, #20
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	40000400 	.word	0x40000400
 8003f60:	40000800 	.word	0x40000800
 8003f64:	40000c00 	.word	0x40000c00
 8003f68:	40010400 	.word	0x40010400
 8003f6c:	40014000 	.word	0x40014000
 8003f70:	40014400 	.word	0x40014400
 8003f74:	40014800 	.word	0x40014800
 8003f78:	40001800 	.word	0x40001800
 8003f7c:	40001c00 	.word	0x40001c00
 8003f80:	40002000 	.word	0x40002000

08003f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b087      	sub	sp, #28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	f023 0201 	bic.w	r2, r3, #1
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f023 030a 	bic.w	r3, r3, #10
 8003fc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	621a      	str	r2, [r3, #32]
}
 8003fd6:	bf00      	nop
 8003fd8:	371c      	adds	r7, #28
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b087      	sub	sp, #28
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	60f8      	str	r0, [r7, #12]
 8003fea:	60b9      	str	r1, [r7, #8]
 8003fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f023 0210 	bic.w	r2, r3, #16
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800400c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	031b      	lsls	r3, r3, #12
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800401e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	621a      	str	r2, [r3, #32]
}
 8004036:	bf00      	nop
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004042:	b480      	push	{r7}
 8004044:	b085      	sub	sp, #20
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	f043 0307 	orr.w	r3, r3, #7
 8004064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	609a      	str	r2, [r3, #8]
}
 800406c:	bf00      	nop
 800406e:	3714      	adds	r7, #20
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004078:	b480      	push	{r7}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	021a      	lsls	r2, r3, #8
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	431a      	orrs	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4313      	orrs	r3, r2
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	609a      	str	r2, [r3, #8]
}
 80040ac:	bf00      	nop
 80040ae:	371c      	adds	r7, #28
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d101      	bne.n	80040d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040cc:	2302      	movs	r3, #2
 80040ce:	e05a      	b.n	8004186 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a21      	ldr	r2, [pc, #132]	@ (8004194 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d022      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800411c:	d01d      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a1d      	ldr	r2, [pc, #116]	@ (8004198 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d018      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a1b      	ldr	r2, [pc, #108]	@ (800419c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d013      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a1a      	ldr	r2, [pc, #104]	@ (80041a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00e      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a18      	ldr	r2, [pc, #96]	@ (80041a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d009      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a17      	ldr	r2, [pc, #92]	@ (80041a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d004      	beq.n	800415a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a15      	ldr	r2, [pc, #84]	@ (80041ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d10c      	bne.n	8004174 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004160:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	4313      	orrs	r3, r2
 800416a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40010000 	.word	0x40010000
 8004198:	40000400 	.word	0x40000400
 800419c:	40000800 	.word	0x40000800
 80041a0:	40000c00 	.word	0x40000c00
 80041a4:	40010400 	.word	0x40010400
 80041a8:	40014000 	.word	0x40014000
 80041ac:	40001800 	.word	0x40001800

080041b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e042      	b.n	8004248 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd f940 	bl	800145c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2224      	movs	r2, #36	@ 0x24
 80041e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68da      	ldr	r2, [r3, #12]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f82b 	bl	8004250 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004208:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695a      	ldr	r2, [r3, #20]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004218:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004228:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3708      	adds	r7, #8
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004254:	b0c0      	sub	sp, #256	@ 0x100
 8004256:	af00      	add	r7, sp, #0
 8004258:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426c:	68d9      	ldr	r1, [r3, #12]
 800426e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	ea40 0301 	orr.w	r3, r0, r1
 8004278:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800427a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	431a      	orrs	r2, r3
 8004288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	431a      	orrs	r2, r3
 8004290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800429c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042a8:	f021 010c 	bic.w	r1, r1, #12
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042b6:	430b      	orrs	r3, r1
 80042b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ca:	6999      	ldr	r1, [r3, #24]
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	ea40 0301 	orr.w	r3, r0, r1
 80042d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	4b8f      	ldr	r3, [pc, #572]	@ (800451c <UART_SetConfig+0x2cc>)
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d005      	beq.n	80042f0 <UART_SetConfig+0xa0>
 80042e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	4b8d      	ldr	r3, [pc, #564]	@ (8004520 <UART_SetConfig+0x2d0>)
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d104      	bne.n	80042fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042f0:	f7fe ff3a 	bl	8003168 <HAL_RCC_GetPCLK2Freq>
 80042f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042f8:	e003      	b.n	8004302 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042fa:	f7fe ff21 	bl	8003140 <HAL_RCC_GetPCLK1Freq>
 80042fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800430c:	f040 810c 	bne.w	8004528 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004310:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004314:	2200      	movs	r2, #0
 8004316:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800431a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800431e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004322:	4622      	mov	r2, r4
 8004324:	462b      	mov	r3, r5
 8004326:	1891      	adds	r1, r2, r2
 8004328:	65b9      	str	r1, [r7, #88]	@ 0x58
 800432a:	415b      	adcs	r3, r3
 800432c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800432e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004332:	4621      	mov	r1, r4
 8004334:	eb12 0801 	adds.w	r8, r2, r1
 8004338:	4629      	mov	r1, r5
 800433a:	eb43 0901 	adc.w	r9, r3, r1
 800433e:	f04f 0200 	mov.w	r2, #0
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800434a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800434e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004352:	4690      	mov	r8, r2
 8004354:	4699      	mov	r9, r3
 8004356:	4623      	mov	r3, r4
 8004358:	eb18 0303 	adds.w	r3, r8, r3
 800435c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004360:	462b      	mov	r3, r5
 8004362:	eb49 0303 	adc.w	r3, r9, r3
 8004366:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004376:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800437a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800437e:	460b      	mov	r3, r1
 8004380:	18db      	adds	r3, r3, r3
 8004382:	653b      	str	r3, [r7, #80]	@ 0x50
 8004384:	4613      	mov	r3, r2
 8004386:	eb42 0303 	adc.w	r3, r2, r3
 800438a:	657b      	str	r3, [r7, #84]	@ 0x54
 800438c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004390:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004394:	f7fb ff36 	bl	8000204 <__aeabi_uldivmod>
 8004398:	4602      	mov	r2, r0
 800439a:	460b      	mov	r3, r1
 800439c:	4b61      	ldr	r3, [pc, #388]	@ (8004524 <UART_SetConfig+0x2d4>)
 800439e:	fba3 2302 	umull	r2, r3, r3, r2
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	011c      	lsls	r4, r3, #4
 80043a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043aa:	2200      	movs	r2, #0
 80043ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043b8:	4642      	mov	r2, r8
 80043ba:	464b      	mov	r3, r9
 80043bc:	1891      	adds	r1, r2, r2
 80043be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043c0:	415b      	adcs	r3, r3
 80043c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043c8:	4641      	mov	r1, r8
 80043ca:	eb12 0a01 	adds.w	sl, r2, r1
 80043ce:	4649      	mov	r1, r9
 80043d0:	eb43 0b01 	adc.w	fp, r3, r1
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043e8:	4692      	mov	sl, r2
 80043ea:	469b      	mov	fp, r3
 80043ec:	4643      	mov	r3, r8
 80043ee:	eb1a 0303 	adds.w	r3, sl, r3
 80043f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043f6:	464b      	mov	r3, r9
 80043f8:	eb4b 0303 	adc.w	r3, fp, r3
 80043fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800440c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004410:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004414:	460b      	mov	r3, r1
 8004416:	18db      	adds	r3, r3, r3
 8004418:	643b      	str	r3, [r7, #64]	@ 0x40
 800441a:	4613      	mov	r3, r2
 800441c:	eb42 0303 	adc.w	r3, r2, r3
 8004420:	647b      	str	r3, [r7, #68]	@ 0x44
 8004422:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004426:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800442a:	f7fb feeb 	bl	8000204 <__aeabi_uldivmod>
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4611      	mov	r1, r2
 8004434:	4b3b      	ldr	r3, [pc, #236]	@ (8004524 <UART_SetConfig+0x2d4>)
 8004436:	fba3 2301 	umull	r2, r3, r3, r1
 800443a:	095b      	lsrs	r3, r3, #5
 800443c:	2264      	movs	r2, #100	@ 0x64
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	1acb      	subs	r3, r1, r3
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800444a:	4b36      	ldr	r3, [pc, #216]	@ (8004524 <UART_SetConfig+0x2d4>)
 800444c:	fba3 2302 	umull	r2, r3, r3, r2
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004458:	441c      	add	r4, r3
 800445a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800445e:	2200      	movs	r2, #0
 8004460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004464:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004468:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800446c:	4642      	mov	r2, r8
 800446e:	464b      	mov	r3, r9
 8004470:	1891      	adds	r1, r2, r2
 8004472:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004474:	415b      	adcs	r3, r3
 8004476:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004478:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800447c:	4641      	mov	r1, r8
 800447e:	1851      	adds	r1, r2, r1
 8004480:	6339      	str	r1, [r7, #48]	@ 0x30
 8004482:	4649      	mov	r1, r9
 8004484:	414b      	adcs	r3, r1
 8004486:	637b      	str	r3, [r7, #52]	@ 0x34
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004494:	4659      	mov	r1, fp
 8004496:	00cb      	lsls	r3, r1, #3
 8004498:	4651      	mov	r1, sl
 800449a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800449e:	4651      	mov	r1, sl
 80044a0:	00ca      	lsls	r2, r1, #3
 80044a2:	4610      	mov	r0, r2
 80044a4:	4619      	mov	r1, r3
 80044a6:	4603      	mov	r3, r0
 80044a8:	4642      	mov	r2, r8
 80044aa:	189b      	adds	r3, r3, r2
 80044ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044b0:	464b      	mov	r3, r9
 80044b2:	460a      	mov	r2, r1
 80044b4:	eb42 0303 	adc.w	r3, r2, r3
 80044b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044d0:	460b      	mov	r3, r1
 80044d2:	18db      	adds	r3, r3, r3
 80044d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d6:	4613      	mov	r3, r2
 80044d8:	eb42 0303 	adc.w	r3, r2, r3
 80044dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044e6:	f7fb fe8d 	bl	8000204 <__aeabi_uldivmod>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004524 <UART_SetConfig+0x2d4>)
 80044f0:	fba3 1302 	umull	r1, r3, r3, r2
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	2164      	movs	r1, #100	@ 0x64
 80044f8:	fb01 f303 	mul.w	r3, r1, r3
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	3332      	adds	r3, #50	@ 0x32
 8004502:	4a08      	ldr	r2, [pc, #32]	@ (8004524 <UART_SetConfig+0x2d4>)
 8004504:	fba2 2303 	umull	r2, r3, r2, r3
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	f003 0207 	and.w	r2, r3, #7
 800450e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4422      	add	r2, r4
 8004516:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004518:	e106      	b.n	8004728 <UART_SetConfig+0x4d8>
 800451a:	bf00      	nop
 800451c:	40011000 	.word	0x40011000
 8004520:	40011400 	.word	0x40011400
 8004524:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004528:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800452c:	2200      	movs	r2, #0
 800452e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004532:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004536:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800453a:	4642      	mov	r2, r8
 800453c:	464b      	mov	r3, r9
 800453e:	1891      	adds	r1, r2, r2
 8004540:	6239      	str	r1, [r7, #32]
 8004542:	415b      	adcs	r3, r3
 8004544:	627b      	str	r3, [r7, #36]	@ 0x24
 8004546:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800454a:	4641      	mov	r1, r8
 800454c:	1854      	adds	r4, r2, r1
 800454e:	4649      	mov	r1, r9
 8004550:	eb43 0501 	adc.w	r5, r3, r1
 8004554:	f04f 0200 	mov.w	r2, #0
 8004558:	f04f 0300 	mov.w	r3, #0
 800455c:	00eb      	lsls	r3, r5, #3
 800455e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004562:	00e2      	lsls	r2, r4, #3
 8004564:	4614      	mov	r4, r2
 8004566:	461d      	mov	r5, r3
 8004568:	4643      	mov	r3, r8
 800456a:	18e3      	adds	r3, r4, r3
 800456c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004570:	464b      	mov	r3, r9
 8004572:	eb45 0303 	adc.w	r3, r5, r3
 8004576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800457a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004586:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	f04f 0300 	mov.w	r3, #0
 8004592:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004596:	4629      	mov	r1, r5
 8004598:	008b      	lsls	r3, r1, #2
 800459a:	4621      	mov	r1, r4
 800459c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045a0:	4621      	mov	r1, r4
 80045a2:	008a      	lsls	r2, r1, #2
 80045a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045a8:	f7fb fe2c 	bl	8000204 <__aeabi_uldivmod>
 80045ac:	4602      	mov	r2, r0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4b60      	ldr	r3, [pc, #384]	@ (8004734 <UART_SetConfig+0x4e4>)
 80045b2:	fba3 2302 	umull	r2, r3, r3, r2
 80045b6:	095b      	lsrs	r3, r3, #5
 80045b8:	011c      	lsls	r4, r3, #4
 80045ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045be:	2200      	movs	r2, #0
 80045c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045cc:	4642      	mov	r2, r8
 80045ce:	464b      	mov	r3, r9
 80045d0:	1891      	adds	r1, r2, r2
 80045d2:	61b9      	str	r1, [r7, #24]
 80045d4:	415b      	adcs	r3, r3
 80045d6:	61fb      	str	r3, [r7, #28]
 80045d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045dc:	4641      	mov	r1, r8
 80045de:	1851      	adds	r1, r2, r1
 80045e0:	6139      	str	r1, [r7, #16]
 80045e2:	4649      	mov	r1, r9
 80045e4:	414b      	adcs	r3, r1
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	f04f 0300 	mov.w	r3, #0
 80045f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045f4:	4659      	mov	r1, fp
 80045f6:	00cb      	lsls	r3, r1, #3
 80045f8:	4651      	mov	r1, sl
 80045fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045fe:	4651      	mov	r1, sl
 8004600:	00ca      	lsls	r2, r1, #3
 8004602:	4610      	mov	r0, r2
 8004604:	4619      	mov	r1, r3
 8004606:	4603      	mov	r3, r0
 8004608:	4642      	mov	r2, r8
 800460a:	189b      	adds	r3, r3, r2
 800460c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004610:	464b      	mov	r3, r9
 8004612:	460a      	mov	r2, r1
 8004614:	eb42 0303 	adc.w	r3, r2, r3
 8004618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004626:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004628:	f04f 0200 	mov.w	r2, #0
 800462c:	f04f 0300 	mov.w	r3, #0
 8004630:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004634:	4649      	mov	r1, r9
 8004636:	008b      	lsls	r3, r1, #2
 8004638:	4641      	mov	r1, r8
 800463a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800463e:	4641      	mov	r1, r8
 8004640:	008a      	lsls	r2, r1, #2
 8004642:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004646:	f7fb fddd 	bl	8000204 <__aeabi_uldivmod>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4611      	mov	r1, r2
 8004650:	4b38      	ldr	r3, [pc, #224]	@ (8004734 <UART_SetConfig+0x4e4>)
 8004652:	fba3 2301 	umull	r2, r3, r3, r1
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	2264      	movs	r2, #100	@ 0x64
 800465a:	fb02 f303 	mul.w	r3, r2, r3
 800465e:	1acb      	subs	r3, r1, r3
 8004660:	011b      	lsls	r3, r3, #4
 8004662:	3332      	adds	r3, #50	@ 0x32
 8004664:	4a33      	ldr	r2, [pc, #204]	@ (8004734 <UART_SetConfig+0x4e4>)
 8004666:	fba2 2303 	umull	r2, r3, r2, r3
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004670:	441c      	add	r4, r3
 8004672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004676:	2200      	movs	r2, #0
 8004678:	673b      	str	r3, [r7, #112]	@ 0x70
 800467a:	677a      	str	r2, [r7, #116]	@ 0x74
 800467c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004680:	4642      	mov	r2, r8
 8004682:	464b      	mov	r3, r9
 8004684:	1891      	adds	r1, r2, r2
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	415b      	adcs	r3, r3
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004690:	4641      	mov	r1, r8
 8004692:	1851      	adds	r1, r2, r1
 8004694:	6039      	str	r1, [r7, #0]
 8004696:	4649      	mov	r1, r9
 8004698:	414b      	adcs	r3, r1
 800469a:	607b      	str	r3, [r7, #4]
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046a8:	4659      	mov	r1, fp
 80046aa:	00cb      	lsls	r3, r1, #3
 80046ac:	4651      	mov	r1, sl
 80046ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046b2:	4651      	mov	r1, sl
 80046b4:	00ca      	lsls	r2, r1, #3
 80046b6:	4610      	mov	r0, r2
 80046b8:	4619      	mov	r1, r3
 80046ba:	4603      	mov	r3, r0
 80046bc:	4642      	mov	r2, r8
 80046be:	189b      	adds	r3, r3, r2
 80046c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046c2:	464b      	mov	r3, r9
 80046c4:	460a      	mov	r2, r1
 80046c6:	eb42 0303 	adc.w	r3, r2, r3
 80046ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80046d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046e4:	4649      	mov	r1, r9
 80046e6:	008b      	lsls	r3, r1, #2
 80046e8:	4641      	mov	r1, r8
 80046ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046ee:	4641      	mov	r1, r8
 80046f0:	008a      	lsls	r2, r1, #2
 80046f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046f6:	f7fb fd85 	bl	8000204 <__aeabi_uldivmod>
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004734 <UART_SetConfig+0x4e4>)
 8004700:	fba3 1302 	umull	r1, r3, r3, r2
 8004704:	095b      	lsrs	r3, r3, #5
 8004706:	2164      	movs	r1, #100	@ 0x64
 8004708:	fb01 f303 	mul.w	r3, r1, r3
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	3332      	adds	r3, #50	@ 0x32
 8004712:	4a08      	ldr	r2, [pc, #32]	@ (8004734 <UART_SetConfig+0x4e4>)
 8004714:	fba2 2303 	umull	r2, r3, r2, r3
 8004718:	095b      	lsrs	r3, r3, #5
 800471a:	f003 020f 	and.w	r2, r3, #15
 800471e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4422      	add	r2, r4
 8004726:	609a      	str	r2, [r3, #8]
}
 8004728:	bf00      	nop
 800472a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800472e:	46bd      	mov	sp, r7
 8004730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004734:	51eb851f 	.word	0x51eb851f

08004738 <arm_q31_to_float>:
 8004738:	b470      	push	{r4, r5, r6}
 800473a:	0896      	lsrs	r6, r2, #2
 800473c:	d02f      	beq.n	800479e <arm_q31_to_float+0x66>
 800473e:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80047e4 <arm_q31_to_float+0xac>
 8004742:	f100 0410 	add.w	r4, r0, #16
 8004746:	f101 0310 	add.w	r3, r1, #16
 800474a:	4635      	mov	r5, r6
 800474c:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004754:	3d01      	subs	r5, #1
 8004756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800475a:	f104 0410 	add.w	r4, r4, #16
 800475e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004762:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8004766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800476a:	f103 0310 	add.w	r3, r3, #16
 800476e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004772:	ed43 7a07 	vstr	s15, [r3, #-28]	@ 0xffffffe4
 8004776:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 800477a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800477e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004782:	ed43 7a06 	vstr	s15, [r3, #-24]	@ 0xffffffe8
 8004786:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800478a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800478e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004792:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8004796:	d1d9      	bne.n	800474c <arm_q31_to_float+0x14>
 8004798:	0136      	lsls	r6, r6, #4
 800479a:	4431      	add	r1, r6
 800479c:	4430      	add	r0, r6
 800479e:	f012 0203 	ands.w	r2, r2, #3
 80047a2:	d01d      	beq.n	80047e0 <arm_q31_to_float+0xa8>
 80047a4:	edd0 7a00 	vldr	s15, [r0]
 80047a8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80047e4 <arm_q31_to_float+0xac>
 80047ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047b0:	3a01      	subs	r2, #1
 80047b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047b6:	edc1 7a00 	vstr	s15, [r1]
 80047ba:	d011      	beq.n	80047e0 <arm_q31_to_float+0xa8>
 80047bc:	edd0 7a01 	vldr	s15, [r0, #4]
 80047c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047c4:	2a01      	cmp	r2, #1
 80047c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047ca:	edc1 7a01 	vstr	s15, [r1, #4]
 80047ce:	d007      	beq.n	80047e0 <arm_q31_to_float+0xa8>
 80047d0:	edd0 7a02 	vldr	s15, [r0, #8]
 80047d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047dc:	edc1 7a02 	vstr	s15, [r1, #8]
 80047e0:	bc70      	pop	{r4, r5, r6}
 80047e2:	4770      	bx	lr
 80047e4:	30000000 	.word	0x30000000

080047e8 <arm_float_to_q31>:
 80047e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ec:	ea5f 0992 	movs.w	r9, r2, lsr #2
 80047f0:	ed2d 8b04 	vpush	{d8-d9}
 80047f4:	4690      	mov	r8, r2
 80047f6:	4683      	mov	fp, r0
 80047f8:	468a      	mov	sl, r1
 80047fa:	d07e      	beq.n	80048fa <arm_float_to_q31+0x112>
 80047fc:	ed9f 9a7a 	vldr	s18, [pc, #488]	@ 80049e8 <arm_float_to_q31+0x200>
 8004800:	f100 0410 	add.w	r4, r0, #16
 8004804:	f101 0510 	add.w	r5, r1, #16
 8004808:	464e      	mov	r6, r9
 800480a:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800480e:	eebe 8a00 	vmov.f32	s16, #224	@ 0xbf000000 -0.5
 8004812:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8004816:	ed54 7a04 	vldr	s15, [r4, #-16]
 800481a:	ee67 7a89 	vmul.f32	s15, s15, s18
 800481e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004826:	bfd4      	ite	le
 8004828:	eeb0 7a48 	vmovle.f32	s14, s16
 800482c:	eeb0 7a68 	vmovgt.f32	s14, s17
 8004830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004834:	ee17 0a90 	vmov	r0, s15
 8004838:	f7fb fcfc 	bl	8000234 <__aeabi_f2lz>
 800483c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004840:	bf18      	it	ne
 8004842:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
 8004846:	f845 0c10 	str.w	r0, [r5, #-16]
 800484a:	ed54 7a03 	vldr	s15, [r4, #-12]
 800484e:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004852:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800485a:	bfd4      	ite	le
 800485c:	eeb0 7a48 	vmovle.f32	s14, s16
 8004860:	eeb0 7a68 	vmovgt.f32	s14, s17
 8004864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004868:	ee17 0a90 	vmov	r0, s15
 800486c:	f7fb fce2 	bl	8000234 <__aeabi_f2lz>
 8004870:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004874:	bf18      	it	ne
 8004876:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
 800487a:	f845 0c0c 	str.w	r0, [r5, #-12]
 800487e:	ed54 7a02 	vldr	s15, [r4, #-8]
 8004882:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004886:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488e:	bfd4      	ite	le
 8004890:	eeb0 7a48 	vmovle.f32	s14, s16
 8004894:	eeb0 7a68 	vmovgt.f32	s14, s17
 8004898:	ee77 7a27 	vadd.f32	s15, s14, s15
 800489c:	ee17 0a90 	vmov	r0, s15
 80048a0:	f7fb fcc8 	bl	8000234 <__aeabi_f2lz>
 80048a4:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 80048a8:	bf18      	it	ne
 80048aa:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
 80048ae:	f845 0c08 	str.w	r0, [r5, #-8]
 80048b2:	ed54 7a01 	vldr	s15, [r4, #-4]
 80048b6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80048ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c2:	bfd4      	ite	le
 80048c4:	eeb0 7a48 	vmovle.f32	s14, s16
 80048c8:	eeb0 7a68 	vmovgt.f32	s14, s17
 80048cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048d0:	ee17 0a90 	vmov	r0, s15
 80048d4:	f7fb fcae 	bl	8000234 <__aeabi_f2lz>
 80048d8:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 80048dc:	ea87 73e1 	eor.w	r3, r7, r1, asr #31
 80048e0:	d078      	beq.n	80049d4 <arm_float_to_q31+0x1ec>
 80048e2:	3e01      	subs	r6, #1
 80048e4:	f845 3c04 	str.w	r3, [r5, #-4]
 80048e8:	f104 0410 	add.w	r4, r4, #16
 80048ec:	f105 0510 	add.w	r5, r5, #16
 80048f0:	d191      	bne.n	8004816 <arm_float_to_q31+0x2e>
 80048f2:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80048f6:	44ca      	add	sl, r9
 80048f8:	44cb      	add	fp, r9
 80048fa:	f018 0803 	ands.w	r8, r8, #3
 80048fe:	d065      	beq.n	80049cc <arm_float_to_q31+0x1e4>
 8004900:	eddb 7a00 	vldr	s15, [fp]
 8004904:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80049e8 <arm_float_to_q31+0x200>
 8004908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800490c:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004910:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004918:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800491c:	bfd8      	it	le
 800491e:	eeb0 7a66 	vmovle.f32	s14, s13
 8004922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004926:	ee17 0a90 	vmov	r0, s15
 800492a:	f7fb fc83 	bl	8000234 <__aeabi_f2lz>
 800492e:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004932:	bf1c      	itt	ne
 8004934:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 8004938:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 800493c:	f1b8 0801 	subs.w	r8, r8, #1
 8004940:	f8ca 0000 	str.w	r0, [sl]
 8004944:	d042      	beq.n	80049cc <arm_float_to_q31+0x1e4>
 8004946:	eddb 7a01 	vldr	s15, [fp, #4]
 800494a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80049e8 <arm_float_to_q31+0x200>
 800494e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004952:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004956:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800495a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004962:	bfd8      	it	le
 8004964:	eeb0 7a66 	vmovle.f32	s14, s13
 8004968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800496c:	ee17 0a90 	vmov	r0, s15
 8004970:	f7fb fc60 	bl	8000234 <__aeabi_f2lz>
 8004974:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004978:	bf1c      	itt	ne
 800497a:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 800497e:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 8004982:	f1b8 0f01 	cmp.w	r8, #1
 8004986:	f8ca 0004 	str.w	r0, [sl, #4]
 800498a:	d01f      	beq.n	80049cc <arm_float_to_q31+0x1e4>
 800498c:	eddb 7a02 	vldr	s15, [fp, #8]
 8004990:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80049e8 <arm_float_to_q31+0x200>
 8004994:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004998:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800499c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80049a8:	bfd8      	it	le
 80049aa:	eeb0 7a66 	vmovle.f32	s14, s13
 80049ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049b2:	ee17 0a90 	vmov	r0, s15
 80049b6:	f7fb fc3d 	bl	8000234 <__aeabi_f2lz>
 80049ba:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 80049be:	bf1c      	itt	ne
 80049c0:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 80049c4:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 80049c8:	f8ca 0008 	str.w	r0, [sl, #8]
 80049cc:	ecbd 8b04 	vpop	{d8-d9}
 80049d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049d4:	3e01      	subs	r6, #1
 80049d6:	f845 0c04 	str.w	r0, [r5, #-4]
 80049da:	f104 0410 	add.w	r4, r4, #16
 80049de:	f105 0510 	add.w	r5, r5, #16
 80049e2:	f47f af18 	bne.w	8004816 <arm_float_to_q31+0x2e>
 80049e6:	e784      	b.n	80048f2 <arm_float_to_q31+0x10a>
 80049e8:	4f000000 	.word	0x4f000000

080049ec <arm_biquad_cascade_df1_init_q31>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	4604      	mov	r4, r0
 80049f0:	f99d 0008 	ldrsb.w	r0, [sp, #8]
 80049f4:	60a2      	str	r2, [r4, #8]
 80049f6:	6021      	str	r1, [r4, #0]
 80049f8:	010a      	lsls	r2, r1, #4
 80049fa:	7320      	strb	r0, [r4, #12]
 80049fc:	2100      	movs	r1, #0
 80049fe:	4618      	mov	r0, r3
 8004a00:	f000 fd30 	bl	8005464 <memset>
 8004a04:	6060      	str	r0, [r4, #4]
 8004a06:	bd10      	pop	{r4, pc}

08004a08 <arm_biquad_cas_df1_32x64_q31>:
 8004a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0c:	b0af      	sub	sp, #188	@ 0xbc
 8004a0e:	7b06      	ldrb	r6, [r0, #12]
 8004a10:	9228      	str	r2, [sp, #160]	@ 0xa0
 8004a12:	e9d0 4701 	ldrd	r4, r7, [r0, #4]
 8004a16:	7800      	ldrb	r0, [r0, #0]
 8004a18:	9027      	str	r0, [sp, #156]	@ 0x9c
 8004a1a:	0898      	lsrs	r0, r3, #2
 8004a1c:	902a      	str	r0, [sp, #168]	@ 0xa8
 8004a1e:	4694      	mov	ip, r2
 8004a20:	f003 0203 	and.w	r2, r3, #3
 8004a24:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8004a26:	9122      	str	r1, [sp, #136]	@ 0x88
 8004a28:	f1a6 011f 	sub.w	r1, r6, #31
 8004a2c:	011b      	lsls	r3, r3, #4
 8004a2e:	911d      	str	r1, [sp, #116]	@ 0x74
 8004a30:	4661      	mov	r1, ip
 8004a32:	1c75      	adds	r5, r6, #1
 8004a34:	932c      	str	r3, [sp, #176]	@ 0xb0
 8004a36:	18cb      	adds	r3, r1, r3
 8004a38:	f1c5 0020 	rsb	r0, r5, #32
 8004a3c:	932d      	str	r3, [sp, #180]	@ 0xb4
 8004a3e:	1e53      	subs	r3, r2, #1
 8004a40:	9329      	str	r3, [sp, #164]	@ 0xa4
 8004a42:	e9cd 0020 	strd	r0, r0, [sp, #128]	@ 0x80
 8004a46:	f107 0314 	add.w	r3, r7, #20
 8004a4a:	9326      	str	r3, [sp, #152]	@ 0x98
 8004a4c:	f104 0320 	add.w	r3, r4, #32
 8004a50:	901c      	str	r0, [sp, #112]	@ 0x70
 8004a52:	922b      	str	r2, [sp, #172]	@ 0xac
 8004a54:	9016      	str	r0, [sp, #88]	@ 0x58
 8004a56:	9325      	str	r3, [sp, #148]	@ 0x94
 8004a58:	46a9      	mov	r9, r5
 8004a5a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8004a5c:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8004a60:	9212      	str	r2, [sp, #72]	@ 0x48
 8004a62:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8004a66:	f853 1c08 	ldr.w	r1, [r3, #-8]
 8004a6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8004a6e:	9213      	str	r2, [sp, #76]	@ 0x4c
 8004a70:	f853 2c0c 	ldr.w	r2, [r3, #-12]
 8004a74:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004a76:	9214      	str	r2, [sp, #80]	@ 0x50
 8004a78:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8004a7c:	9215      	str	r2, [sp, #84]	@ 0x54
 8004a7e:	f853 8c10 	ldr.w	r8, [r3, #-16]
 8004a82:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8004a86:	f853 ac04 	ldr.w	sl, [r3, #-4]
 8004a8a:	9124      	str	r1, [sp, #144]	@ 0x90
 8004a8c:	e953 cb03 	ldrd	ip, fp, [r3, #-12]
 8004a90:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8004a92:	9023      	str	r0, [sp, #140]	@ 0x8c
 8004a94:	9208      	str	r2, [sp, #32]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 838b 	beq.w	80051b2 <arm_biquad_cas_df1_32x64_q31+0x7aa>
 8004a9c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a9e:	931e      	str	r3, [sp, #120]	@ 0x78
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	17c5      	asrs	r5, r0, #31
 8004aa4:	3210      	adds	r2, #16
 8004aa6:	e9cd 4500 	strd	r4, r5, [sp]
 8004aaa:	920d      	str	r2, [sp, #52]	@ 0x34
 8004aac:	460c      	mov	r4, r1
 8004aae:	17cd      	asrs	r5, r1, #31
 8004ab0:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8004ab2:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8004ab4:	f8dd e070 	ldr.w	lr, [sp, #112]	@ 0x70
 8004ab8:	f8cd 9018 	str.w	r9, [sp, #24]
 8004abc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004ac0:	3210      	adds	r2, #16
 8004ac2:	ea4f 73ea 	mov.w	r3, sl, asr #31
 8004ac6:	920e      	str	r2, [sp, #56]	@ 0x38
 8004ac8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004aca:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8004ace:	f8cd a010 	str.w	sl, [sp, #16]
 8004ad2:	f8cd 805c 	str.w	r8, [sp, #92]	@ 0x5c
 8004ad6:	9010      	str	r0, [sp, #64]	@ 0x40
 8004ad8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004adc:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8004ade:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8004ae0:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004ae2:	fbac ab08 	umull	sl, fp, ip, r8
 8004ae6:	ea4f 76ec 	mov.w	r6, ip, asr #31
 8004aea:	fb0c f309 	mul.w	r3, ip, r9
 8004aee:	fba0 0108 	umull	r0, r1, r0, r8
 8004af2:	fb06 3308 	mla	r3, r6, r8, r3
 8004af6:	465a      	mov	r2, fp
 8004af8:	441a      	add	r2, r3
 8004afa:	fb04 1309 	mla	r3, r4, r9, r1
 8004afe:	4619      	mov	r1, r3
 8004b00:	f855 7c10 	ldr.w	r7, [r5, #-16]
 8004b04:	971c      	str	r7, [sp, #112]	@ 0x70
 8004b06:	17cc      	asrs	r4, r1, #31
 8004b08:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8004b0a:	fb87 0101 	smull	r0, r1, r7, r1
 8004b0e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8004b10:	46b8      	mov	r8, r7
 8004b12:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8004b14:	fbc7 0108 	smlal	r0, r1, r7, r8
 8004b18:	9f08      	ldr	r7, [sp, #32]
 8004b1a:	46b8      	mov	r8, r7
 8004b1c:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8004b1e:	eb13 030a 	adds.w	r3, r3, sl
 8004b22:	fbc7 0108 	smlal	r0, r1, r7, r8
 8004b26:	e9dd 8900 	ldrd	r8, r9, [sp]
 8004b2a:	930d      	str	r3, [sp, #52]	@ 0x34
 8004b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b2e:	4693      	mov	fp, r2
 8004b30:	465f      	mov	r7, fp
 8004b32:	fba3 ab08 	umull	sl, fp, r3, r8
 8004b36:	fb03 bb09 	mla	fp, r3, r9, fp
 8004b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b3c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8004b40:	eb44 0707 	adc.w	r7, r4, r7
 8004b44:	181b      	adds	r3, r3, r0
 8004b46:	eb47 0401 	adc.w	r4, r7, r1
 8004b4a:	9f04      	ldr	r7, [sp, #16]
 8004b4c:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8004b4e:	950d      	str	r5, [sp, #52]	@ 0x34
 8004b50:	464a      	mov	r2, r9
 8004b52:	fb07 f702 	mul.w	r7, r7, r2
 8004b56:	9a04      	ldr	r2, [sp, #16]
 8004b58:	4641      	mov	r1, r8
 8004b5a:	fb00 7701 	mla	r7, r0, r1, r7
 8004b5e:	fba2 0101 	umull	r0, r1, r2, r1
 8004b62:	4439      	add	r1, r7
 8004b64:	465f      	mov	r7, fp
 8004b66:	17ff      	asrs	r7, r7, #31
 8004b68:	eb1b 0b00 	adds.w	fp, fp, r0
 8004b6c:	eb41 0707 	adc.w	r7, r1, r7
 8004b70:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8004b72:	9906      	ldr	r1, [sp, #24]
 8004b74:	eb1b 0303 	adds.w	r3, fp, r3
 8004b78:	eb44 0707 	adc.w	r7, r4, r7
 8004b7c:	fa03 f202 	lsl.w	r2, r3, r2
 8004b80:	fa07 f001 	lsl.w	r0, r7, r1
 8004b84:	fa23 fe0e 	lsr.w	lr, r3, lr
 8004b88:	4607      	mov	r7, r0
 8004b8a:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 8004b8c:	4310      	orrs	r0, r2
 8004b8e:	ea40 020e 	orr.w	r2, r0, lr
 8004b92:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004b96:	fa23 f404 	lsr.w	r4, r3, r4
 8004b9a:	9204      	str	r2, [sp, #16]
 8004b9c:	408b      	lsls	r3, r1
 8004b9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ba0:	9310      	str	r3, [sp, #64]	@ 0x40
 8004ba2:	4327      	orrs	r7, r4
 8004ba4:	9b04      	ldr	r3, [sp, #16]
 8004ba6:	f842 7c10 	str.w	r7, [r2, #-16]
 8004baa:	f855 0c0c 	ldr.w	r0, [r5, #-12]
 8004bae:	ea4f 7ee3 	mov.w	lr, r3, asr #31
 8004bb2:	fb03 f709 	mul.w	r7, r3, r9
 8004bb6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004bb8:	fba3 ab08 	umull	sl, fp, r3, r8
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	f855 0c08 	ldr.w	r0, [r5, #-8]
 8004bc2:	9008      	str	r0, [sp, #32]
 8004bc4:	9a04      	ldr	r2, [sp, #16]
 8004bc6:	9318      	str	r3, [sp, #96]	@ 0x60
 8004bc8:	4644      	mov	r4, r8
 8004bca:	fba2 0104 	umull	r0, r1, r2, r4
 8004bce:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 8004bd2:	fb0e 7704 	mla	r7, lr, r4, r7
 8004bd6:	4608      	mov	r0, r1
 8004bd8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004bda:	9a01      	ldr	r2, [sp, #4]
 8004bdc:	4438      	add	r0, r7
 8004bde:	901b      	str	r0, [sp, #108]	@ 0x6c
 8004be0:	fb01 b709 	mla	r7, r1, r9, fp
 8004be4:	e9dd 9a00 	ldrd	r9, sl, [sp]
 8004be8:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	@ 0x68
 8004bec:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004bee:	9719      	str	r7, [sp, #100]	@ 0x64
 8004bf0:	fbac 4509 	umull	r4, r5, ip, r9
 8004bf4:	fb0c f202 	mul.w	r2, ip, r2
 8004bf8:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8004bfc:	fb06 2209 	mla	r2, r6, r9, r2
 8004c00:	eb17 040a 	adds.w	r4, r7, sl
 8004c04:	ea4f 76e7 	mov.w	r6, r7, asr #31
 8004c08:	4680      	mov	r8, r0
 8004c0a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8004c0c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8004c0e:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8004c10:	fb88 0100 	smull	r0, r1, r8, r0
 8004c14:	46b8      	mov	r8, r7
 8004c16:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8004c18:	fbc5 0103 	smlal	r0, r1, r5, r3
 8004c1c:	fbc7 0108 	smlal	r0, r1, r7, r8
 8004c20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c22:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8004c24:	e9dd 8900 	ldrd	r8, r9, [sp]
 8004c28:	4413      	add	r3, r2
 8004c2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c2c:	465a      	mov	r2, fp
 8004c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c30:	fba7 ab08 	umull	sl, fp, r7, r8
 8004c34:	fb07 b809 	mla	r8, r7, r9, fp
 8004c38:	eb46 0202 	adc.w	r2, r6, r2
 8004c3c:	1824      	adds	r4, r4, r0
 8004c3e:	eb42 0601 	adc.w	r6, r2, r1
 8004c42:	4642      	mov	r2, r8
 8004c44:	eb18 0803 	adds.w	r8, r8, r3
 8004c48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c4a:	ea4f 72e2 	mov.w	r2, r2, asr #31
 8004c4e:	eb42 0303 	adc.w	r3, r2, r3
 8004c52:	461a      	mov	r2, r3
 8004c54:	eb18 0804 	adds.w	r8, r8, r4
 8004c58:	eb46 0202 	adc.w	r2, r6, r2
 8004c5c:	9e06      	ldr	r6, [sp, #24]
 8004c5e:	f1a6 0020 	sub.w	r0, r6, #32
 8004c62:	fa02 fc06 	lsl.w	ip, r2, r6
 8004c66:	fa08 f000 	lsl.w	r0, r8, r0
 8004c6a:	f1c6 0120 	rsb	r1, r6, #32
 8004c6e:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
 8004c72:	fa28 f101 	lsr.w	r1, r8, r1
 8004c76:	ea4c 0c00 	orr.w	ip, ip, r0
 8004c7a:	ea4c 0c01 	orr.w	ip, ip, r1
 8004c7e:	fa08 f106 	lsl.w	r1, r8, r6
 8004c82:	9117      	str	r1, [sp, #92]	@ 0x5c
 8004c84:	9908      	ldr	r1, [sp, #32]
 8004c86:	fb0c f704 	mul.w	r7, ip, r4
 8004c8a:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8004c8c:	ea4f 76ec 	mov.w	r6, ip, asr #31
 8004c90:	4689      	mov	r9, r1
 8004c92:	fb06 7703 	mla	r7, r6, r3, r7
 8004c96:	fb89 0105 	smull	r0, r1, r9, r5
 8004c9a:	961f      	str	r6, [sp, #124]	@ 0x7c
 8004c9c:	fba4 4503 	umull	r4, r5, r4, r3
 8004ca0:	9e01      	ldr	r6, [sp, #4]
 8004ca2:	9b04      	ldr	r3, [sp, #16]
 8004ca4:	fb03 fb06 	mul.w	fp, r3, r6
 8004ca8:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8004caa:	46b1      	mov	r9, r6
 8004cac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004cae:	fbc6 0109 	smlal	r0, r1, r6, r9
 8004cb2:	9e00      	ldr	r6, [sp, #0]
 8004cb4:	fba3 9a06 	umull	r9, sl, r3, r6
 8004cb8:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	@ 0x28
 8004cbc:	4682      	mov	sl, r0
 8004cbe:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004cc0:	4681      	mov	r9, r0
 8004cc2:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8004cc4:	fb0e be06 	mla	lr, lr, r6, fp
 8004cc8:	468b      	mov	fp, r1
 8004cca:	fbc0 ab09 	smlal	sl, fp, r0, r9
 8004cce:	9802      	ldr	r0, [sp, #8]
 8004cd0:	fbac 0100 	umull	r0, r1, ip, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	443b      	add	r3, r7
 8004cd8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8004cda:	4477      	add	r7, lr
 8004cdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ce0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004ce2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8004ce4:	9f03      	ldr	r7, [sp, #12]
 8004ce6:	9305      	str	r3, [sp, #20]
 8004ce8:	fb01 5707 	mla	r7, r1, r7, r5
 8004cec:	9b04      	ldr	r3, [sp, #16]
 8004cee:	9901      	ldr	r1, [sp, #4]
 8004cf0:	463d      	mov	r5, r7
 8004cf2:	17e8      	asrs	r0, r5, #31
 8004cf4:	18ff      	adds	r7, r7, r3
 8004cf6:	9d05      	ldr	r5, [sp, #20]
 8004cf8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004cfa:	eb45 0000 	adc.w	r0, r5, r0
 8004cfe:	fba3 4506 	umull	r4, r5, r3, r6
 8004d02:	fb03 5301 	mla	r3, r3, r1, r5
 8004d06:	e9dd 560a 	ldrd	r5, r6, [sp, #40]	@ 0x28
 8004d0a:	eb17 070a 	adds.w	r7, r7, sl
 8004d0e:	eb40 000b 	adc.w	r0, r0, fp
 8004d12:	ea4f 7ae3 	mov.w	sl, r3, asr #31
 8004d16:	195b      	adds	r3, r3, r5
 8004d18:	eb4a 0a06 	adc.w	sl, sl, r6
 8004d1c:	19df      	adds	r7, r3, r7
 8004d1e:	9e06      	ldr	r6, [sp, #24]
 8004d20:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004d22:	eb4a 0000 	adc.w	r0, sl, r0
 8004d26:	fa00 f106 	lsl.w	r1, r0, r6
 8004d2a:	fa27 f403 	lsr.w	r4, r7, r3
 8004d2e:	9104      	str	r1, [sp, #16]
 8004d30:	fa28 f803 	lsr.w	r8, r8, r3
 8004d34:	4321      	orrs	r1, r4
 8004d36:	40b2      	lsls	r2, r6
 8004d38:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8004d3a:	ea42 0208 	orr.w	r2, r2, r8
 8004d3e:	f844 2c0c 	str.w	r2, [r4, #-12]
 8004d42:	f1a6 0320 	sub.w	r3, r6, #32
 8004d46:	9a04      	ldr	r2, [sp, #16]
 8004d48:	f844 1c08 	str.w	r1, [r4, #-8]
 8004d4c:	fa07 f303 	lsl.w	r3, r7, r3
 8004d50:	431a      	orrs	r2, r3
 8004d52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d54:	9204      	str	r2, [sp, #16]
 8004d56:	f1c6 0020 	rsb	r0, r6, #32
 8004d5a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8004d5e:	9b04      	ldr	r3, [sp, #16]
 8004d60:	9215      	str	r2, [sp, #84]	@ 0x54
 8004d62:	fa27 f000 	lsr.w	r0, r7, r0
 8004d66:	4303      	orrs	r3, r0
 8004d68:	9304      	str	r3, [sp, #16]
 8004d6a:	fa07 f306 	lsl.w	r3, r7, r6
 8004d6e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004d72:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d74:	9b04      	ldr	r3, [sp, #16]
 8004d76:	17df      	asrs	r7, r3, #31
 8004d78:	4638      	mov	r0, r7
 8004d7a:	971a      	str	r7, [sp, #104]	@ 0x68
 8004d7c:	462f      	mov	r7, r5
 8004d7e:	fb03 f707 	mul.w	r7, r3, r7
 8004d82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d84:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8004d86:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004d88:	fba3 ab04 	umull	sl, fp, r3, r4
 8004d8c:	fb82 4501 	smull	r4, r5, r2, r1
 8004d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d94:	9904      	ldr	r1, [sp, #16]
 8004d96:	fba1 8902 	umull	r8, r9, r1, r2
 8004d9a:	fb00 7702 	mla	r7, r0, r2, r7
 8004d9e:	4648      	mov	r0, r9
 8004da0:	4438      	add	r0, r7
 8004da2:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 8004da6:	9908      	ldr	r1, [sp, #32]
 8004da8:	9011      	str	r0, [sp, #68]	@ 0x44
 8004daa:	4618      	mov	r0, r3
 8004dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004dae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004db0:	fbc6 4501 	smlal	r4, r5, r6, r1
 8004db4:	fb03 b800 	mla	r8, r3, r0, fp
 8004db8:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8004dba:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8004dbc:	4640      	mov	r0, r8
 8004dbe:	46a9      	mov	r9, r5
 8004dc0:	46a0      	mov	r8, r4
 8004dc2:	fbc2 8906 	smlal	r8, r9, r2, r6
 8004dc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004dca:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 8004dcc:	fb0c fe03 	mul.w	lr, ip, r3
 8004dd0:	fbac 4502 	umull	r4, r5, ip, r2
 8004dd4:	fb06 ee02 	mla	lr, r6, r2, lr
 8004dd8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8004dda:	ea4f 7ce0 	mov.w	ip, r0, asr #31
 8004dde:	1882      	adds	r2, r0, r2
 8004de0:	9800      	ldr	r0, [sp, #0]
 8004de2:	4647      	mov	r7, r8
 8004de4:	46c8      	mov	r8, r9
 8004de6:	fba1 9a00 	umull	r9, sl, r1, r0
 8004dea:	9801      	ldr	r0, [sp, #4]
 8004dec:	fb01 a600 	mla	r6, r1, r0, sl
 8004df0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8004df2:	eb4c 0c01 	adc.w	ip, ip, r1
 8004df6:	19d0      	adds	r0, r2, r7
 8004df8:	4475      	add	r5, lr
 8004dfa:	eb4c 0c08 	adc.w	ip, ip, r8
 8004dfe:	17f3      	asrs	r3, r6, #31
 8004e00:	1936      	adds	r6, r6, r4
 8004e02:	eb45 0303 	adc.w	r3, r5, r3
 8004e06:	1832      	adds	r2, r6, r0
 8004e08:	9e06      	ldr	r6, [sp, #24]
 8004e0a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8004e0c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004e0e:	eb43 0c0c 	adc.w	ip, r3, ip
 8004e12:	fa0c f006 	lsl.w	r0, ip, r6
 8004e16:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004e18:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 8004e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e1e:	fa02 f106 	lsl.w	r1, r2, r6
 8004e22:	4303      	orrs	r3, r0
 8004e24:	ea40 0c01 	orr.w	ip, r0, r1
 8004e28:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8004e2a:	9e06      	ldr	r6, [sp, #24]
 8004e2c:	fa22 f400 	lsr.w	r4, r2, r0
 8004e30:	17f9      	asrs	r1, r7, #31
 8004e32:	4638      	mov	r0, r7
 8004e34:	f105 0710 	add.w	r7, r5, #16
 8004e38:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8004e3a:	970d      	str	r7, [sp, #52]	@ 0x34
 8004e3c:	f845 3c04 	str.w	r3, [r5, #-4]
 8004e40:	f105 0310 	add.w	r3, r5, #16
 8004e44:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e46:	fa02 f306 	lsl.w	r3, r2, r6
 8004e4a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8004e4c:	9e08      	ldr	r6, [sp, #32]
 8004e4e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8004e50:	9210      	str	r2, [sp, #64]	@ 0x40
 8004e52:	f8dd e084 	ldr.w	lr, [sp, #132]	@ 0x84
 8004e56:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
 8004e58:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8004e5c:	3f01      	subs	r7, #1
 8004e5e:	ea4c 0c04 	orr.w	ip, ip, r4
 8004e62:	4635      	mov	r5, r6
 8004e64:	4603      	mov	r3, r0
 8004e66:	460c      	mov	r4, r1
 8004e68:	4646      	mov	r6, r8
 8004e6a:	971e      	str	r7, [sp, #120]	@ 0x78
 8004e6c:	f47f ae34 	bne.w	8004ad8 <arm_biquad_cas_df1_32x64_q31+0xd0>
 8004e70:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004e74:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8004e76:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004e78:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8004e7c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8004e80:	f8dd 805c 	ldr.w	r8, [sp, #92]	@ 0x5c
 8004e84:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 8004e88:	f8cd e070 	str.w	lr, [sp, #112]	@ 0x70
 8004e8c:	4413      	add	r3, r2
 8004e8e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004e92:	9322      	str	r3, [sp, #136]	@ 0x88
 8004e94:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8004e96:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e98:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 815b 	beq.w	8005156 <arm_biquad_cas_df1_32x64_q31+0x74e>
 8004ea0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004ea2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	17d5      	asrs	r5, r2, #31
 8004ea8:	461f      	mov	r7, r3
 8004eaa:	4614      	mov	r4, r2
 8004eac:	ea4f 71ec 	mov.w	r1, ip, asr #31
 8004eb0:	fb0c f305 	mul.w	r3, ip, r5
 8004eb4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004eb8:	fb02 3301 	mla	r3, r2, r1, r3
 8004ebc:	fba8 4502 	umull	r4, r5, r8, r2
 8004ec0:	9110      	str	r1, [sp, #64]	@ 0x40
 8004ec2:	fbac 1202 	umull	r1, r2, ip, r2
 8004ec6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004eca:	9a03      	ldr	r2, [sp, #12]
 8004ecc:	9805      	ldr	r0, [sp, #20]
 8004ece:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8004ed0:	970d      	str	r7, [sp, #52]	@ 0x34
 8004ed2:	441a      	add	r2, r3
 8004ed4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004ed6:	9203      	str	r2, [sp, #12]
 8004ed8:	fb08 5100 	mla	r1, r8, r0, r5
 8004edc:	4638      	mov	r0, r7
 8004ede:	fb80 2303 	smull	r2, r3, r0, r3
 8004ee2:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8004ee4:	4607      	mov	r7, r0
 8004ee6:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8004ee8:	4625      	mov	r5, r4
 8004eea:	fbc0 2307 	smlal	r2, r3, r0, r7
 8004eee:	17e6      	asrs	r6, r4, #31
 8004ef0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004ef4:	e9cd 5600 	strd	r5, r6, [sp]
 8004ef8:	9d08      	ldr	r5, [sp, #32]
 8004efa:	9b02      	ldr	r3, [sp, #8]
 8004efc:	9a03      	ldr	r2, [sp, #12]
 8004efe:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8004f02:	46ae      	mov	lr, r5
 8004f04:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8004f06:	fbc5 670e 	smlal	r6, r7, r5, lr
 8004f0a:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004f0e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004f12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004f14:	9c06      	ldr	r4, [sp, #24]
 8004f16:	18cb      	adds	r3, r1, r3
 8004f18:	ea4f 71e1 	mov.w	r1, r1, asr #31
 8004f1c:	eb42 0101 	adc.w	r1, r2, r1
 8004f20:	ea4f 70ea 	mov.w	r0, sl, asr #31
 8004f24:	fb0a f205 	mul.w	r2, sl, r5
 8004f28:	4637      	mov	r7, r6
 8004f2a:	fb06 2200 	mla	r2, r6, r0, r2
 8004f2e:	4630      	mov	r0, r6
 8004f30:	fbab 6707 	umull	r6, r7, fp, r7
 8004f34:	191b      	adds	r3, r3, r4
 8004f36:	fb0b 7e05 	mla	lr, fp, r5, r7
 8004f3a:	9c07      	ldr	r4, [sp, #28]
 8004f3c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8004f3e:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 8004f40:	fbaa ab00 	umull	sl, fp, sl, r0
 8004f44:	4677      	mov	r7, lr
 8004f46:	eb44 0101 	adc.w	r1, r4, r1
 8004f4a:	4493      	add	fp, r2
 8004f4c:	eb1e 0e0a 	adds.w	lr, lr, sl
 8004f50:	ea4f 72e7 	mov.w	r2, r7, asr #31
 8004f54:	eb42 020b 	adc.w	r2, r2, fp
 8004f58:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 8004f5a:	eb1e 0e03 	adds.w	lr, lr, r3
 8004f5e:	eb42 0101 	adc.w	r1, r2, r1
 8004f62:	fa0e f304 	lsl.w	r3, lr, r4
 8004f66:	fa01 f009 	lsl.w	r0, r1, r9
 8004f6a:	fa2e f206 	lsr.w	r2, lr, r6
 8004f6e:	4601      	mov	r1, r0
 8004f70:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004f72:	4318      	orrs	r0, r3
 8004f74:	fa2e f305 	lsr.w	r3, lr, r5
 8004f78:	4311      	orrs	r1, r2
 8004f7a:	4318      	orrs	r0, r3
 8004f7c:	e9dd 560e 	ldrd	r5, r6, [sp, #56]	@ 0x38
 8004f80:	9006      	str	r0, [sp, #24]
 8004f82:	6021      	str	r1, [r4, #0]
 8004f84:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8004f86:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 8004f88:	46a2      	mov	sl, r4
 8004f8a:	ea4f 7be4 	mov.w	fp, r4, asr #31
 8004f8e:	fa0e fe09 	lsl.w	lr, lr, r9
 8004f92:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8004f96:	2900      	cmp	r1, #0
 8004f98:	f000 80f9 	beq.w	800518e <arm_biquad_cas_df1_32x64_q31+0x786>
 8004f9c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004fa0:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 8004fa2:	fb00 f10b 	mul.w	r1, r0, fp
 8004fa6:	686e      	ldr	r6, [r5, #4]
 8004fa8:	960e      	str	r6, [sp, #56]	@ 0x38
 8004faa:	17c5      	asrs	r5, r0, #31
 8004fac:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8004fae:	9517      	str	r5, [sp, #92]	@ 0x5c
 8004fb0:	fbae 2300 	umull	r2, r3, lr, r0
 8004fb4:	fb00 1105 	mla	r1, r0, r5, r1
 8004fb8:	4604      	mov	r4, r0
 8004fba:	9806      	ldr	r0, [sp, #24]
 8004fbc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004fbe:	fba0 4504 	umull	r4, r5, r0, r4
 8004fc2:	440d      	add	r5, r1
 8004fc4:	fb0e 310b 	mla	r1, lr, fp, r3
 8004fc8:	460b      	mov	r3, r1
 8004fca:	17d8      	asrs	r0, r3, #31
 8004fcc:	fb86 2302 	smull	r2, r3, r6, r2
 8004fd0:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8004fd2:	46b3      	mov	fp, r6
 8004fd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004fd6:	fbc6 230b 	smlal	r2, r3, r6, fp
 8004fda:	469b      	mov	fp, r3
 8004fdc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004fde:	461f      	mov	r7, r3
 8004fe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fe2:	4692      	mov	sl, r2
 8004fe4:	fbc3 ab07 	smlal	sl, fp, r3, r7
 8004fe8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004fea:	1909      	adds	r1, r1, r4
 8004fec:	eb45 0000 	adc.w	r0, r5, r0
 8004ff0:	461f      	mov	r7, r3
 8004ff2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004ff6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004ff8:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004ffc:	9a08      	ldr	r2, [sp, #32]
 8004ffe:	fba8 ab03 	umull	sl, fp, r8, r3
 8005002:	fb08 b405 	mla	r4, r8, r5, fp
 8005006:	1889      	adds	r1, r1, r2
 8005008:	46a3      	mov	fp, r4
 800500a:	4622      	mov	r2, r4
 800500c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800500e:	fb0c f605 	mul.w	r6, ip, r5
 8005012:	eb40 0404 	adc.w	r4, r0, r4
 8005016:	fb03 6607 	mla	r6, r3, r7, r6
 800501a:	4620      	mov	r0, r4
 800501c:	fbac 4503 	umull	r4, r5, ip, r3
 8005020:	4435      	add	r5, r6
 8005022:	17d3      	asrs	r3, r2, #31
 8005024:	eb1b 0204 	adds.w	r2, fp, r4
 8005028:	eb45 0303 	adc.w	r3, r5, r3
 800502c:	1851      	adds	r1, r2, r1
 800502e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005030:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005032:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 8005034:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8005036:	eb43 0000 	adc.w	r0, r3, r0
 800503a:	fa00 fa09 	lsl.w	sl, r0, r9
 800503e:	fa01 f302 	lsl.w	r3, r1, r2
 8005042:	4650      	mov	r0, sl
 8005044:	fa21 f204 	lsr.w	r2, r1, r4
 8005048:	ea4a 0a03 	orr.w	sl, sl, r3
 800504c:	fa01 fb09 	lsl.w	fp, r1, r9
 8005050:	fa21 f306 	lsr.w	r3, r1, r6
 8005054:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005056:	4310      	orrs	r0, r2
 8005058:	ea4f 78e1 	mov.w	r8, r1, asr #31
 800505c:	6068      	str	r0, [r5, #4]
 800505e:	460d      	mov	r5, r1
 8005060:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 8005062:	2901      	cmp	r1, #1
 8005064:	ea4a 0a03 	orr.w	sl, sl, r3
 8005068:	4646      	mov	r6, r8
 800506a:	f000 8096 	beq.w	800519a <arm_biquad_cas_df1_32x64_q31+0x792>
 800506e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005070:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8005072:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8005074:	6889      	ldr	r1, [r1, #8]
 8005076:	9110      	str	r1, [sp, #64]	@ 0x40
 8005078:	fbab 7802 	umull	r7, r8, fp, r2
 800507c:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8005080:	e9dd 7804 	ldrd	r7, r8, [sp, #16]
 8005084:	9903      	ldr	r1, [sp, #12]
 8005086:	fb0a f308 	mul.w	r3, sl, r8
 800508a:	ea4f 70ea 	mov.w	r0, sl, asr #31
 800508e:	fb0b 1108 	mla	r1, fp, r8, r1
 8005092:	fb02 3000 	mla	r0, r2, r0, r3
 8005096:	fbaa 7802 	umull	r7, r8, sl, r2
 800509a:	4440      	add	r0, r8
 800509c:	e9cd 7804 	strd	r7, r8, [sp, #16]
 80050a0:	9005      	str	r0, [sp, #20]
 80050a2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80050a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80050a6:	4607      	mov	r7, r0
 80050a8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80050aa:	fb83 2304 	smull	r2, r3, r3, r4
 80050ae:	fbc0 2307 	smlal	r2, r3, r0, r7
 80050b2:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 80050b4:	9c06      	ldr	r4, [sp, #24]
 80050b6:	fbae 7800 	umull	r7, r8, lr, r0
 80050ba:	e9cd 7808 	strd	r7, r8, [sp, #32]
 80050be:	9801      	ldr	r0, [sp, #4]
 80050c0:	9f04      	ldr	r7, [sp, #16]
 80050c2:	fb04 f400 	mul.w	r4, r4, r0
 80050c6:	4698      	mov	r8, r3
 80050c8:	17c8      	asrs	r0, r1, #31
 80050ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80050cc:	19c9      	adds	r1, r1, r7
 80050ce:	4617      	mov	r7, r2
 80050d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80050d2:	fbc3 7802 	smlal	r7, r8, r3, r2
 80050d6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80050da:	9f01      	ldr	r7, [sp, #4]
 80050dc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80050de:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80050e0:	46bc      	mov	ip, r7
 80050e2:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80050e4:	fb0e 7e0c 	mla	lr, lr, ip, r7
 80050e8:	9f05      	ldr	r7, [sp, #20]
 80050ea:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80050ee:	eb47 0000 	adc.w	r0, r7, r0
 80050f2:	9f02      	ldr	r7, [sp, #8]
 80050f4:	4694      	mov	ip, r2
 80050f6:	19c9      	adds	r1, r1, r7
 80050f8:	fb03 440c 	mla	r4, r3, ip, r4
 80050fc:	9f03      	ldr	r7, [sp, #12]
 80050fe:	461a      	mov	r2, r3
 8005100:	9b06      	ldr	r3, [sp, #24]
 8005102:	eb47 0000 	adc.w	r0, r7, r0
 8005106:	fba3 2302 	umull	r2, r3, r3, r2
 800510a:	4677      	mov	r7, lr
 800510c:	4423      	add	r3, r4
 800510e:	eb1e 0e02 	adds.w	lr, lr, r2
 8005112:	ea4f 74e7 	mov.w	r4, r7, asr #31
 8005116:	eb43 0404 	adc.w	r4, r3, r4
 800511a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800511c:	eb1e 0e01 	adds.w	lr, lr, r1
 8005120:	eb44 0000 	adc.w	r0, r4, r0
 8005124:	fa0e f302 	lsl.w	r3, lr, r2
 8005128:	fa00 fc09 	lsl.w	ip, r0, r9
 800512c:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 800512e:	4660      	mov	r0, ip
 8005130:	ea4c 0c03 	orr.w	ip, ip, r3
 8005134:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8005136:	fa2e f303 	lsr.w	r3, lr, r3
 800513a:	fa2e f204 	lsr.w	r2, lr, r4
 800513e:	ea4c 0c03 	orr.w	ip, ip, r3
 8005142:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005144:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005146:	4310      	orrs	r0, r2
 8005148:	60a0      	str	r0, [r4, #8]
 800514a:	17d9      	asrs	r1, r3, #31
 800514c:	4618      	mov	r0, r3
 800514e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005152:	fa0e f809 	lsl.w	r8, lr, r9
 8005156:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800515a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800515c:	e943 1208 	strd	r1, r2, [r3, #-32]
 8005160:	e943 5606 	strd	r5, r6, [r3, #-24]
 8005164:	f843 8c10 	str.w	r8, [r3, #-16]
 8005168:	f843 ac04 	str.w	sl, [r3, #-4]
 800516c:	e943 cb03 	strd	ip, fp, [r3, #-12]
 8005170:	3320      	adds	r3, #32
 8005172:	9325      	str	r3, [sp, #148]	@ 0x94
 8005174:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8005176:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005178:	9322      	str	r3, [sp, #136]	@ 0x88
 800517a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800517c:	3214      	adds	r2, #20
 800517e:	3b01      	subs	r3, #1
 8005180:	9226      	str	r2, [sp, #152]	@ 0x98
 8005182:	9327      	str	r3, [sp, #156]	@ 0x9c
 8005184:	f47f ac69 	bne.w	8004a5a <arm_biquad_cas_df1_32x64_q31+0x52>
 8005188:	b02f      	add	sp, #188	@ 0xbc
 800518a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800518e:	46c3      	mov	fp, r8
 8005190:	46e2      	mov	sl, ip
 8005192:	46f0      	mov	r8, lr
 8005194:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005198:	e7dd      	b.n	8005156 <arm_biquad_cas_df1_32x64_q31+0x74e>
 800519a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800519e:	46d8      	mov	r8, fp
 80051a0:	e9cd 5602 	strd	r5, r6, [sp, #8]
 80051a4:	46d4      	mov	ip, sl
 80051a6:	460d      	mov	r5, r1
 80051a8:	46f3      	mov	fp, lr
 80051aa:	f8dd a018 	ldr.w	sl, [sp, #24]
 80051ae:	4616      	mov	r6, r2
 80051b0:	e7d1      	b.n	8005156 <arm_biquad_cas_df1_32x64_q31+0x74e>
 80051b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80051b4:	4619      	mov	r1, r3
 80051b6:	17da      	asrs	r2, r3, #31
 80051b8:	9b08      	ldr	r3, [sp, #32]
 80051ba:	461d      	mov	r5, r3
 80051bc:	17de      	asrs	r6, r3, #31
 80051be:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80051c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80051c2:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
 80051c6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80051ca:	e665      	b.n	8004e98 <arm_biquad_cas_df1_32x64_q31+0x490>

080051cc <arm_biquad_cas_df1_32x64_init_q31>:
 80051cc:	b510      	push	{r4, lr}
 80051ce:	4604      	mov	r4, r0
 80051d0:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80051d4:	60a2      	str	r2, [r4, #8]
 80051d6:	7021      	strb	r1, [r4, #0]
 80051d8:	014a      	lsls	r2, r1, #5
 80051da:	7320      	strb	r0, [r4, #12]
 80051dc:	2100      	movs	r1, #0
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 f940 	bl	8005464 <memset>
 80051e4:	6060      	str	r0, [r4, #4]
 80051e6:	bd10      	pop	{r4, pc}

080051e8 <arm_scale_q31>:
 80051e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ec:	b083      	sub	sp, #12
 80051ee:	3201      	adds	r2, #1
 80051f0:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 80051f4:	b252      	sxtb	r2, r2
 80051f6:	2a00      	cmp	r2, #0
 80051f8:	4684      	mov	ip, r0
 80051fa:	469e      	mov	lr, r3
 80051fc:	ea4f 0899 	mov.w	r8, r9, lsr #2
 8005200:	f2c0 8095 	blt.w	800532e <arm_scale_q31+0x146>
 8005204:	f1b8 0f00 	cmp.w	r8, #0
 8005208:	d04b      	beq.n	80052a2 <arm_scale_q31+0xba>
 800520a:	f100 0310 	add.w	r3, r0, #16
 800520e:	4646      	mov	r6, r8
 8005210:	f10e 0010 	add.w	r0, lr, #16
 8005214:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8005218:	f853 4c10 	ldr.w	r4, [r3, #-16]
 800521c:	fb81 4504 	smull	r4, r5, r1, r4
 8005220:	fa05 fa02 	lsl.w	sl, r5, r2
 8005224:	fa4a fb02 	asr.w	fp, sl, r2
 8005228:	45ab      	cmp	fp, r5
 800522a:	bf18      	it	ne
 800522c:	ea87 7ae5 	eorne.w	sl, r7, r5, asr #31
 8005230:	f840 ac10 	str.w	sl, [r0, #-16]
 8005234:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 8005238:	fb81 4504 	smull	r4, r5, r1, r4
 800523c:	fa05 fa02 	lsl.w	sl, r5, r2
 8005240:	fa4a fb02 	asr.w	fp, sl, r2
 8005244:	45ab      	cmp	fp, r5
 8005246:	bf18      	it	ne
 8005248:	ea87 7ae5 	eorne.w	sl, r7, r5, asr #31
 800524c:	f840 ac0c 	str.w	sl, [r0, #-12]
 8005250:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8005254:	fb81 4504 	smull	r4, r5, r1, r4
 8005258:	fa05 fa02 	lsl.w	sl, r5, r2
 800525c:	fa4a fb02 	asr.w	fp, sl, r2
 8005260:	455d      	cmp	r5, fp
 8005262:	bf18      	it	ne
 8005264:	ea87 7ae5 	eorne.w	sl, r7, r5, asr #31
 8005268:	f840 ac08 	str.w	sl, [r0, #-8]
 800526c:	f853 4c04 	ldr.w	r4, [r3, #-4]
 8005270:	fb81 4504 	smull	r4, r5, r1, r4
 8005274:	e9cd 4500 	strd	r4, r5, [sp]
 8005278:	fa05 f402 	lsl.w	r4, r5, r2
 800527c:	9d01      	ldr	r5, [sp, #4]
 800527e:	fa44 fa02 	asr.w	sl, r4, r2
 8005282:	4555      	cmp	r5, sl
 8005284:	ea87 7be5 	eor.w	fp, r7, r5, asr #31
 8005288:	d047      	beq.n	800531a <arm_scale_q31+0x132>
 800528a:	3e01      	subs	r6, #1
 800528c:	f840 bc04 	str.w	fp, [r0, #-4]
 8005290:	f103 0310 	add.w	r3, r3, #16
 8005294:	f100 0010 	add.w	r0, r0, #16
 8005298:	d1be      	bne.n	8005218 <arm_scale_q31+0x30>
 800529a:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800529e:	44c4      	add	ip, r8
 80052a0:	44c6      	add	lr, r8
 80052a2:	f019 0903 	ands.w	r9, r9, #3
 80052a6:	d035      	beq.n	8005314 <arm_scale_q31+0x12c>
 80052a8:	f8dc 4000 	ldr.w	r4, [ip]
 80052ac:	fb81 4504 	smull	r4, r5, r1, r4
 80052b0:	fa05 f302 	lsl.w	r3, r5, r2
 80052b4:	fa43 f002 	asr.w	r0, r3, r2
 80052b8:	4285      	cmp	r5, r0
 80052ba:	bf1c      	itt	ne
 80052bc:	f06f 4300 	mvnne.w	r3, #2147483648	@ 0x80000000
 80052c0:	ea83 73e5 	eorne.w	r3, r3, r5, asr #31
 80052c4:	f1b9 0901 	subs.w	r9, r9, #1
 80052c8:	f8ce 3000 	str.w	r3, [lr]
 80052cc:	d022      	beq.n	8005314 <arm_scale_q31+0x12c>
 80052ce:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80052d2:	fb81 4504 	smull	r4, r5, r1, r4
 80052d6:	fa05 f302 	lsl.w	r3, r5, r2
 80052da:	fa43 f002 	asr.w	r0, r3, r2
 80052de:	4285      	cmp	r5, r0
 80052e0:	bf1c      	itt	ne
 80052e2:	f06f 4300 	mvnne.w	r3, #2147483648	@ 0x80000000
 80052e6:	ea83 73e5 	eorne.w	r3, r3, r5, asr #31
 80052ea:	f1b9 0f01 	cmp.w	r9, #1
 80052ee:	f8ce 3004 	str.w	r3, [lr, #4]
 80052f2:	d00f      	beq.n	8005314 <arm_scale_q31+0x12c>
 80052f4:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80052f8:	fb81 0100 	smull	r0, r1, r1, r0
 80052fc:	fa01 f302 	lsl.w	r3, r1, r2
 8005300:	fa43 f202 	asr.w	r2, r3, r2
 8005304:	428a      	cmp	r2, r1
 8005306:	bf1c      	itt	ne
 8005308:	f06f 4300 	mvnne.w	r3, #2147483648	@ 0x80000000
 800530c:	ea83 73e1 	eorne.w	r3, r3, r1, asr #31
 8005310:	f8ce 3008 	str.w	r3, [lr, #8]
 8005314:	b003      	add	sp, #12
 8005316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531a:	3e01      	subs	r6, #1
 800531c:	f840 4c04 	str.w	r4, [r0, #-4]
 8005320:	f103 0310 	add.w	r3, r3, #16
 8005324:	f100 0010 	add.w	r0, r0, #16
 8005328:	f47f af76 	bne.w	8005218 <arm_scale_q31+0x30>
 800532c:	e7b5      	b.n	800529a <arm_scale_q31+0xb2>
 800532e:	f1b8 0f00 	cmp.w	r8, #0
 8005332:	d02d      	beq.n	8005390 <arm_scale_q31+0x1a8>
 8005334:	4256      	negs	r6, r2
 8005336:	3010      	adds	r0, #16
 8005338:	3310      	adds	r3, #16
 800533a:	4647      	mov	r7, r8
 800533c:	f850 4c10 	ldr.w	r4, [r0, #-16]
 8005340:	fb81 4504 	smull	r4, r5, r1, r4
 8005344:	fa45 f406 	asr.w	r4, r5, r6
 8005348:	f843 4c10 	str.w	r4, [r3, #-16]
 800534c:	f850 4c0c 	ldr.w	r4, [r0, #-12]
 8005350:	fb81 4504 	smull	r4, r5, r1, r4
 8005354:	fa45 f406 	asr.w	r4, r5, r6
 8005358:	f843 4c0c 	str.w	r4, [r3, #-12]
 800535c:	f850 4c08 	ldr.w	r4, [r0, #-8]
 8005360:	fb81 4504 	smull	r4, r5, r1, r4
 8005364:	fa45 f406 	asr.w	r4, r5, r6
 8005368:	f843 4c08 	str.w	r4, [r3, #-8]
 800536c:	f850 4c04 	ldr.w	r4, [r0, #-4]
 8005370:	fb81 4504 	smull	r4, r5, r1, r4
 8005374:	fa45 f406 	asr.w	r4, r5, r6
 8005378:	3f01      	subs	r7, #1
 800537a:	f843 4c04 	str.w	r4, [r3, #-4]
 800537e:	f100 0010 	add.w	r0, r0, #16
 8005382:	f103 0310 	add.w	r3, r3, #16
 8005386:	d1d9      	bne.n	800533c <arm_scale_q31+0x154>
 8005388:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800538c:	44c4      	add	ip, r8
 800538e:	44c6      	add	lr, r8
 8005390:	f019 0903 	ands.w	r9, r9, #3
 8005394:	d0be      	beq.n	8005314 <arm_scale_q31+0x12c>
 8005396:	f8dc 4000 	ldr.w	r4, [ip]
 800539a:	4252      	negs	r2, r2
 800539c:	fb81 4504 	smull	r4, r5, r1, r4
 80053a0:	fa45 f302 	asr.w	r3, r5, r2
 80053a4:	f1b9 0901 	subs.w	r9, r9, #1
 80053a8:	f8ce 3000 	str.w	r3, [lr]
 80053ac:	d0b2      	beq.n	8005314 <arm_scale_q31+0x12c>
 80053ae:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80053b2:	fb81 4504 	smull	r4, r5, r1, r4
 80053b6:	fa45 f302 	asr.w	r3, r5, r2
 80053ba:	f1b9 0f01 	cmp.w	r9, #1
 80053be:	f8ce 3004 	str.w	r3, [lr, #4]
 80053c2:	d0a7      	beq.n	8005314 <arm_scale_q31+0x12c>
 80053c4:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80053c8:	fb81 0100 	smull	r0, r1, r1, r0
 80053cc:	fa41 f202 	asr.w	r2, r1, r2
 80053d0:	f8ce 2008 	str.w	r2, [lr, #8]
 80053d4:	b003      	add	sp, #12
 80053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053da:	bf00      	nop

080053dc <arm_scale_f32>:
 80053dc:	b470      	push	{r4, r5, r6}
 80053de:	0896      	lsrs	r6, r2, #2
 80053e0:	d025      	beq.n	800542e <arm_scale_f32+0x52>
 80053e2:	f100 0410 	add.w	r4, r0, #16
 80053e6:	f101 0310 	add.w	r3, r1, #16
 80053ea:	4635      	mov	r5, r6
 80053ec:	ed54 7a04 	vldr	s15, [r4, #-16]
 80053f0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80053f4:	3d01      	subs	r5, #1
 80053f6:	ed43 7a04 	vstr	s15, [r3, #-16]
 80053fa:	ed54 7a03 	vldr	s15, [r4, #-12]
 80053fe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005402:	f104 0410 	add.w	r4, r4, #16
 8005406:	ed43 7a03 	vstr	s15, [r3, #-12]
 800540a:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 800540e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005412:	f103 0310 	add.w	r3, r3, #16
 8005416:	ed43 7a06 	vstr	s15, [r3, #-24]	@ 0xffffffe8
 800541a:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800541e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005422:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8005426:	d1e1      	bne.n	80053ec <arm_scale_f32+0x10>
 8005428:	0136      	lsls	r6, r6, #4
 800542a:	4430      	add	r0, r6
 800542c:	4431      	add	r1, r6
 800542e:	f012 0203 	ands.w	r2, r2, #3
 8005432:	d015      	beq.n	8005460 <arm_scale_f32+0x84>
 8005434:	edd0 7a00 	vldr	s15, [r0]
 8005438:	ee67 7a80 	vmul.f32	s15, s15, s0
 800543c:	3a01      	subs	r2, #1
 800543e:	edc1 7a00 	vstr	s15, [r1]
 8005442:	d00d      	beq.n	8005460 <arm_scale_f32+0x84>
 8005444:	edd0 7a01 	vldr	s15, [r0, #4]
 8005448:	ee67 7a80 	vmul.f32	s15, s15, s0
 800544c:	2a01      	cmp	r2, #1
 800544e:	edc1 7a01 	vstr	s15, [r1, #4]
 8005452:	d005      	beq.n	8005460 <arm_scale_f32+0x84>
 8005454:	edd0 7a02 	vldr	s15, [r0, #8]
 8005458:	ee27 0a80 	vmul.f32	s0, s15, s0
 800545c:	ed81 0a02 	vstr	s0, [r1, #8]
 8005460:	bc70      	pop	{r4, r5, r6}
 8005462:	4770      	bx	lr

08005464 <memset>:
 8005464:	4402      	add	r2, r0
 8005466:	4603      	mov	r3, r0
 8005468:	4293      	cmp	r3, r2
 800546a:	d100      	bne.n	800546e <memset+0xa>
 800546c:	4770      	bx	lr
 800546e:	f803 1b01 	strb.w	r1, [r3], #1
 8005472:	e7f9      	b.n	8005468 <memset+0x4>

08005474 <__libc_init_array>:
 8005474:	b570      	push	{r4, r5, r6, lr}
 8005476:	4d0d      	ldr	r5, [pc, #52]	@ (80054ac <__libc_init_array+0x38>)
 8005478:	4c0d      	ldr	r4, [pc, #52]	@ (80054b0 <__libc_init_array+0x3c>)
 800547a:	1b64      	subs	r4, r4, r5
 800547c:	10a4      	asrs	r4, r4, #2
 800547e:	2600      	movs	r6, #0
 8005480:	42a6      	cmp	r6, r4
 8005482:	d109      	bne.n	8005498 <__libc_init_array+0x24>
 8005484:	4d0b      	ldr	r5, [pc, #44]	@ (80054b4 <__libc_init_array+0x40>)
 8005486:	4c0c      	ldr	r4, [pc, #48]	@ (80054b8 <__libc_init_array+0x44>)
 8005488:	f000 f818 	bl	80054bc <_init>
 800548c:	1b64      	subs	r4, r4, r5
 800548e:	10a4      	asrs	r4, r4, #2
 8005490:	2600      	movs	r6, #0
 8005492:	42a6      	cmp	r6, r4
 8005494:	d105      	bne.n	80054a2 <__libc_init_array+0x2e>
 8005496:	bd70      	pop	{r4, r5, r6, pc}
 8005498:	f855 3b04 	ldr.w	r3, [r5], #4
 800549c:	4798      	blx	r3
 800549e:	3601      	adds	r6, #1
 80054a0:	e7ee      	b.n	8005480 <__libc_init_array+0xc>
 80054a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a6:	4798      	blx	r3
 80054a8:	3601      	adds	r6, #1
 80054aa:	e7f2      	b.n	8005492 <__libc_init_array+0x1e>
 80054ac:	080063d4 	.word	0x080063d4
 80054b0:	080063d4 	.word	0x080063d4
 80054b4:	080063d4 	.word	0x080063d4
 80054b8:	080063d8 	.word	0x080063d8

080054bc <_init>:
 80054bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054be:	bf00      	nop
 80054c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054c2:	bc08      	pop	{r3}
 80054c4:	469e      	mov	lr, r3
 80054c6:	4770      	bx	lr

080054c8 <_fini>:
 80054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ca:	bf00      	nop
 80054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ce:	bc08      	pop	{r3}
 80054d0:	469e      	mov	lr, r3
 80054d2:	4770      	bx	lr
