<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5211phy.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211phy.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211phy.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5211</a>/<a href='ar5211phy.h.html'>ar5211phy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2006 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5211phy.h,v 1.1.1.1 2008/12/11 04:46:34 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5211PHY_H">_DEV_ATH_AR5211PHY_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5211PHY_H" data-ref="_M/_DEV_ATH_AR5211PHY_H">_DEV_ATH_AR5211PHY_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Definitions for the PHY on the Atheros AR5211/5311 chipset.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* PHY registers */</i></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BASE" data-ref="_M/AR_PHY_BASE">AR_PHY_BASE</dfn>	0x9800	/* PHY registers base address */</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY" data-ref="_M/AR_PHY">AR_PHY</dfn>(_n)	(AR_PHY_BASE + ((_n)&lt;&lt;2))</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TURBO" data-ref="_M/AR_PHY_TURBO">AR_PHY_TURBO</dfn>	0x9804	/* PHY frame control register */</u></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FC_TURBO_MODE" data-ref="_M/AR_PHY_FC_TURBO_MODE">AR_PHY_FC_TURBO_MODE</dfn>	0x00000001	/* Set turbo mode bits */</u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FC_TURBO_SHORT" data-ref="_M/AR_PHY_FC_TURBO_SHORT">AR_PHY_FC_TURBO_SHORT</dfn>	0x00000002	/* Set short symbols to turbo mode setting */</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CHIP_ID" data-ref="_M/AR_PHY_CHIP_ID">AR_PHY_CHIP_ID</dfn>	0x9818	/* PHY chip revision ID */</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE" data-ref="_M/AR_PHY_ACTIVE">AR_PHY_ACTIVE</dfn>	0x981C	/* PHY activation register */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE_EN" data-ref="_M/AR_PHY_ACTIVE_EN">AR_PHY_ACTIVE_EN</dfn>	0x00000001	/* Activate PHY chips */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE_DIS" data-ref="_M/AR_PHY_ACTIVE_DIS">AR_PHY_ACTIVE_DIS</dfn>	0x00000000	/* Deactivate PHY chips */</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL" data-ref="_M/AR_PHY_AGC_CONTROL">AR_PHY_AGC_CONTROL</dfn>	0x9860	/* PHY chip calibration and noise floor setting */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_CAL">AR_PHY_AGC_CONTROL_CAL</dfn>	0x00000001	/* Perform PHY chip internal calibration */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NF">AR_PHY_AGC_CONTROL_NF</dfn>	0x00000002	/* Perform PHY chip noise-floor calculation */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL" data-ref="_M/AR_PHY_PLL_CTL">AR_PHY_PLL_CTL</dfn>	0x987c	/* PLL control register */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_44" data-ref="_M/AR_PHY_PLL_CTL_44">AR_PHY_PLL_CTL_44</dfn>	0x19	/* 44 MHz for 11b channels and FPGA */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_40" data-ref="_M/AR_PHY_PLL_CTL_40">AR_PHY_PLL_CTL_40</dfn>	0x18	/* 40 MHz */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_20" data-ref="_M/AR_PHY_PLL_CTL_20">AR_PHY_PLL_CTL_20</dfn>	0x13	/* 20 MHz half rate 11a for emulation */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RX_DELAY" data-ref="_M/AR_PHY_RX_DELAY">AR_PHY_RX_DELAY</dfn>	0x9914	/* PHY analog_power_on_time, in 100ns increments */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RX_DELAY_M" data-ref="_M/AR_PHY_RX_DELAY_M">AR_PHY_RX_DELAY_M</dfn>	0x00003FFF	/* Mask for delay from active assertion (wake up) */</u></td></tr>
<tr><th id="52">52</th><td>				<i>/* to enable_receiver */</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4" data-ref="_M/AR_PHY_TIMING_CTRL4">AR_PHY_TIMING_CTRL4</dfn>	0x9920	/* PHY */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M</dfn>	0x0000001F	/* Mask for kcos_theta-1 for q correction */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M</dfn>	0x000007E0	/* Mask for sin_theta for i correction */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S</dfn>	5         	/* Shift for sin_theta for i correction */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE">AR_PHY_TIMING_CTRL4_IQCORR_ENABLE</dfn>	0x00000800	/* enable IQ correction */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M</dfn>	0x0000F000	/* Mask for max number of samples (logarithmic) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S</dfn>	12        	/* Shift for max number of samples */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_DO_IQCAL" data-ref="_M/AR_PHY_TIMING_CTRL4_DO_IQCAL">AR_PHY_TIMING_CTRL4_DO_IQCAL</dfn>	0x00010000	/* perform IQ calibration */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE" data-ref="_M/AR_PHY_PAPD_PROBE">AR_PHY_PAPD_PROBE</dfn>	0x9930</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_POWERTX" data-ref="_M/AR_PHY_PAPD_PROBE_POWERTX">AR_PHY_PAPD_PROBE_POWERTX</dfn>	0x00007E00</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_POWERTX_S" data-ref="_M/AR_PHY_PAPD_PROBE_POWERTX_S">AR_PHY_PAPD_PROBE_POWERTX_S</dfn>	9</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_NEXT_TX" data-ref="_M/AR_PHY_PAPD_PROBE_NEXT_TX">AR_PHY_PAPD_PROBE_NEXT_TX</dfn>	0x00008000	/* command to take next reading */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_GAINF" data-ref="_M/AR_PHY_PAPD_PROBE_GAINF">AR_PHY_PAPD_PROBE_GAINF</dfn>	0xFE000000</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_GAINF_S" data-ref="_M/AR_PHY_PAPD_PROBE_GAINF_S">AR_PHY_PAPD_PROBE_GAINF_S</dfn>	25</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE1" data-ref="_M/AR_PHY_POWER_TX_RATE1">AR_PHY_POWER_TX_RATE1</dfn>		0x9934</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE2" data-ref="_M/AR_PHY_POWER_TX_RATE2">AR_PHY_POWER_TX_RATE2</dfn>		0x9938</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX">AR_PHY_POWER_TX_RATE_MAX</dfn>	0x993c</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL" data-ref="_M/AR_PHY_FRAME_CTL">AR_PHY_FRAME_CTL</dfn>	0x9944</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP">AR_PHY_FRAME_CTL_TX_CLIP</dfn>	0x00000038</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP_S" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP_S">AR_PHY_FRAME_CTL_TX_CLIP_S</dfn>	3</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_ERR_SERV" data-ref="_M/AR_PHY_FRAME_CTL_ERR_SERV">AR_PHY_FRAME_CTL_ERR_SERV</dfn>	0x20000000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_ERR_SERV_S" data-ref="_M/AR_PHY_FRAME_CTL_ERR_SERV_S">AR_PHY_FRAME_CTL_ERR_SERV_S</dfn>	29</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RADAR_0" data-ref="_M/AR_PHY_RADAR_0">AR_PHY_RADAR_0</dfn>	0x9954	/* PHY radar detection settings */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RADAR_0_ENA" data-ref="_M/AR_PHY_RADAR_0_ENA">AR_PHY_RADAR_0_ENA</dfn>	0x00000001	/* Enable radar detection */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_PWR_MEAS_I" data-ref="_M/AR_PHY_IQCAL_RES_PWR_MEAS_I">AR_PHY_IQCAL_RES_PWR_MEAS_I</dfn>	0x9c10	/*PHY IQ calibration results - power measurement for I */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_PWR_MEAS_Q" data-ref="_M/AR_PHY_IQCAL_RES_PWR_MEAS_Q">AR_PHY_IQCAL_RES_PWR_MEAS_Q</dfn>	0x9c14	/*PHY IQ calibration results - power measurement for Q */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_IQ_CORR_MEAS" data-ref="_M/AR_PHY_IQCAL_RES_IQ_CORR_MEAS">AR_PHY_IQCAL_RES_IQ_CORR_MEAS</dfn>	0x9c18	/*PHY IQ calibration results - IQ correlation measurement */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CURRENT_RSSI" data-ref="_M/AR_PHY_CURRENT_RSSI">AR_PHY_CURRENT_RSSI</dfn>	0x9c1c	/* rssi of current frame being received */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR5211_PHY_MODE" data-ref="_M/AR5211_PHY_MODE">AR5211_PHY_MODE</dfn>	0xA200	/* Mode register */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR5211_PHY_MODE_OFDM" data-ref="_M/AR5211_PHY_MODE_OFDM">AR5211_PHY_MODE_OFDM</dfn>	0x0	/* bit 0 = 0 for OFDM */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR5211_PHY_MODE_CCK" data-ref="_M/AR5211_PHY_MODE_CCK">AR5211_PHY_MODE_CCK</dfn>	0x1	/* bit 0 = 1 for CCK */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR5211_PHY_MODE_RF5GHZ" data-ref="_M/AR5211_PHY_MODE_RF5GHZ">AR5211_PHY_MODE_RF5GHZ</dfn>	0x0	/* bit 1 = 0 for 5 GHz */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR5211_PHY_MODE_RF2GHZ" data-ref="_M/AR5211_PHY_MODE_RF2GHZ">AR5211_PHY_MODE_RF2GHZ</dfn>	0x2	/* bit 1 = 1 for 2.4 GHz */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5211PHY_H */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5211_attach.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211_attach.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
