## Cross-Cutting Issues: The Role of Compilers

> ##交叉切割问题：编译器的作用

Today almost all programming is done in high-level languages for desktop and server applications. This development means that because most instructions exe- cuted are the output of a compiler, an instruction set architecture is essentially a compiler target. In earlier times for these applications, architectural decisions were often made to ease assembly language programming or for a specific kernel. Because the compiler will significantly affect the performance of a computer, understanding compiler technology today is critical to designing and efficiently implementing an instruction set.

> 今天，几乎所有编程都是用桌面和服务器应用程序的高级语言完成的。这种开发意味着，由于大多数指令是编译器的输出，因此指令集体系结构本质上是编译器目标。在这些应用程序的较早时期，通常会做出建筑决策以简化组装语言编程或特定内核。由于编译器将显着影响计算机的性能，因此了解当今的编译器技术对于设计和有效实施指令集至关重要。

Once it was popular to try to isolate the compiler technology and its effect on hardware performance from the architecture and its performance, just as it was popular to try to separate architecture from its implementation. This separation is essentially impossible with today’s desktop compilers and computers. Architec- tural choices affect the quality of the code that can be generated for a computer and the complexity of building a good compiler for it, for better or for worse.

> 一旦尝试将编译器技术及其对硬件性能的影响及其构建及其性能的影响很受欢迎，就像尝试将架构与实施分开是很受欢迎的一样。当今的桌面编译器和计算机本质上是不可能的。架构选择会影响计算机可以生成的代码质量，以及为其构建好的编译器的复杂性，无论好坏。

In this section, we discuss the critical goals in the instruction set primarily from the compiler viewpoint. It starts with a review of the anatomy of current compilers. Next we discuss how compiler technology affects the decisions of the architect, and how the architect can make it hard or easy for the compiler to produce good code. We conclude with a review of compilers and multimedia operations, which unfortunately is a bad example of cooperation between compiler writers and architects.

> 在本节中，我们主要从编译器的角度讨论指令集中的关键目标。首先是对当前编译器的解剖结构的综述。接下来，我们将讨论编译器技术如何影响工程师的决策，以及工程师如何使编译器制作良好的代码变得困难或容易。我们以对编译器和多媒体操作的综述进行了总结，不幸的是，这是编译器作家和工程师之间合作的一个糟糕例子。

### The Structure of Recent Compilers

> ###最近的编译器的结构

To begin, let’s look at what optimizing compilers are like today. [Figure A.19](#_bookmark419) shows the structure of recent compilers.

> 首先，让我们看一下今天的优化编译器。[图 A.19](#_ bookmark419)显示了最近的编译器的结构。

A compiler writer’s first goal is correctness—all valid programs must be compiled correctly. The second goal is usually speed of the compiled code. Typ- ically, a whole set of other goals follows these two, including fast compilation, debugging support, and interoperability among languages. Normally, the passes in the compiler transform higher-level, more abstract representations into progres- sively lower-level representations. Eventually it reaches the instruction set. This structure helps manage the complexity of the transformations and makes writing a bug-free compiler easier.

> 编译器作者的第一个目标是正确性 - 必须正确编译所有有效程序。第二个目标通常是编译代码的速度。典型地，一组其他目标遵循这两个目标，包括快速汇编，调试支持以及语言之间的互操作性。通常，编译器中的通过将更高级别的，更抽象的表示转换为较低级别的表示。最终它达到了指令集。这种结构有助于管理转换的复杂性，并使编写无错误的编译器更加容易。

![](./media/image469.png)

Figure A.19 Compilers typically consist of two to four passes, with more highly opti- mizing compilers having more passes. This structure maximizes the probability that a program compiled at various levels of optimization will produce the same output when given the same input. The optimizing passes are designed to be optional and may be skipped when faster compilation is the goal and lower-quality code is acceptable. A _pass_ is simply one phase in which the compiler reads and transforms the entire program. (The term _phase_ is often used interchangeably with _pass_.) Because the optimizing passes are separated, multiple languages can use the same optimizing and code generation passes. Only a new front end is required for a new language.

> 图 A.19 编译器通常由两到四个通行证组成，具有更多高度选择的编译器具有更多的通行证。该结构最大化程序以各种优化级别编译的程序将在给出相同输入时产生相同的输出。优化通行证的设计为可选，并且可以在更快的汇编为目标时可能会跳过，并且可以接受较低质量的代码。_pass_只是编译器读取和转换整个程序的一个阶段。(术语_phase_通常与_pass_互换使用。)由于优化通行证是分开的，因此多种语言可以使用相同的优化和代码生成通行证。新语言只需要一个新的前端。

The complexity of writing a correct compiler is a major limitation on the amount of optimization that can be done. Although the multiple-pass structure helps reduce compiler complexity, it also means that the compiler must order and perform some transformations before others. In the diagram of the optimizing compiler in [Figure A.19](#_bookmark419), we can see that certain high-level optimizations are per- formed long before it is known what the resulting code will look like. Once such a transformation is made, the compiler can’t afford to go back and revisit all steps, possibly undoing transformations. Such iteration would be prohibitive, both in compilation time and in complexity. Thus, compilers make assumptions about the ability of later steps to deal with certain problems. For example, compilers usu- ally have to choose which procedure calls to expand inline before they know the exact size of the procedure being called. Compiler writers call this problem the _phase-ordering problem_.

> 编写正确的编译器的复杂性是对可以完成的优化量的主要限制。尽管多次通行结构有助于降低编译器的复杂性，但这也意味着编译器必须订购并在其他方面进行一些转换。在[图 A.19](#_ bookmark419)中的优化编译器的图表中，我们可以看到某些高级优化是在知道所得代码的样子之前早已进行的。一旦进行了这样的转换，编译器就无法返回并重新审视所有步骤，可能会取消转换。在汇编时间和复杂性中，这种迭代都会令人望而却步。因此，编译器对以后的步骤处理某些问题的能力做出了假设。例如，编译器用户必须选择哪些过程调用以扩展内联，然后才能知道所调用过程的确切大小。编译器作家称此问题为_相订购问题_。

How does this ordering of transformations interact with the instruction set architecture? A good example occurs with the optimization called _global common subexpression elimination_. This optimization finds two instances of an expression that compute the same value and saves the value of the first computation in a tem- porary. It then uses the temporary value, eliminating the second computation of the common expression.

> 这种转换的顺序如何与指令集体系结构相互作用？一个很好的示例是在称为_global Common Subexpression univination_的优化中发生的一个很好的例子。该优化找到了一个表达式的两个实例，该实例计算相同的值并在温度中保存第一个计算的值。然后，它使用临时值，消除了公共表达式的第二个计算。

For this optimization to be significant, the temporary must be allocated to a register. Otherwise, the cost of storing the temporary in memory and later reloading it may negate the savings gained by not recomputing the expression. There are, in fact, cases where this optimization actually slows down code when the temporary is not register allocated. Phase ordering complicates this problem because register allocation is typically done near the end of the global optimization pass, just before code generation. Thus, an optimizer that performs this optimization must _assume_ that the register allocator will allocate the temporary to a register.

> 为了使这种优化具有重要意义，必须将临时性分配给寄存器。否则，将临时性存储在内存中并后来重新加载的成本可能会通过不重新计算表达来否定节省的成本。实际上，当未分配临时性时，这种优化实际上会减慢代码。相位排序使此问题复杂化，因为寄存器分配通常是在代码生成之前在全局优化通过的末尾附近进行的。因此，执行此优化的优化器必须_assume_，即寄存器分配器将临时分配给寄存器。

Optimizations performed by modern compilers can be classified by the style of the transformation, as follows:

> 现代编译器执行的优化可以按照转换的样式进行分类，如下所示：

- _High-level optimizations_ are often done on the source with outputfed to later optimization passes.

> - _-high 级优化_通常在源上完成，输出到以后的优化通过。

- _Local optimizations_ optimize code only within a straight-line codefragment (called a _basic block_ by compiler people).

> - _local Optimizations_仅在直线代码范围内优化代码(编译器人称为_BASIC BLOCK_)。

- _Global optimizations_ extend the local optimizations acrossbranches and intro- duce a set of transformations aimed atoptimizing loops.

> - _global Optimizations _扩展了跨分支的局部优化，并引入了一组瞄准的转换，旨在达到式循环。

- _Register allocation_ associates registers with operands.

> - _register Altocation_联合寄存器与操作数。

- _Processor-dependent optimizations_ attempt to take advantage ofspecific archi- tectural knowledge.

> - _依赖于 Processor 的优化_试图利用特定的档案知识。

### Register Allocation

> ###注册分配

Because of the central role that register allocation plays, both in speeding up the code and in making other optimizations useful, it is one of the most important— if not the most important—of the optimizations. Register allocation algorithms today are based on a technique called _graph coloring_. The basic idea behind graph coloring is to construct a graph representing the possible candidates for allocation to a register and then to use the graph to allocate registers. Roughly speaking, the problem is how to use a limited set of colors so that no two adjacent nodes in a dependency graph have the same color. The empha- sis in the approach is to achieve 100% register allocation of active variables. The problem of coloring a graph in general can take exponential time as a function of the size of the graph (NP-complete). There are heuristic algorithms, however, that work well in practice, yielding close allocations that run in near- linear time.

> 由于注册分配发挥的核心作用，包括加速代码和使其他优化有用，它是优化的最重要(即使不是最重要的)之一。今天的注册分配算法基于一种称为_graph coloring_的技术。图形着色背后的基本思想是构造一个图形，代表分配给寄存器的候选者，然后使用图表分配寄存器。粗略地说，问题是如何使用有限的颜色集，以使依赖图中的两个相邻节点具有相同的颜色。该方法中的质量是实现 100％的活性变量寄存器分配。通常，图形上色的问题可能需要指数时间作为图形大小(NP-Complete)的函数。但是，有启发式算法在实践中很好地工作，从而在接近线性的时间内进行了紧密的分配。

Graph coloring works best when there are at least 16 (and preferably more) general-purpose registers available for global allocation for integer variables and additional registers for floating point. Unfortunately, graph coloring does not work very well when the number of registers is small because the heuristic algorithms for coloring the graph are likely to fail.

> 当至少有 16 个(最好是更多)通用寄存器可用于整数变量的全局分配，而浮动点的其他寄存器可用于全局分配，图形着色最佳。不幸的是，当寄存器数量较小时，图形颜色不能很好地工作，因为用于涂色的启发式算法可能会失败。

### Impact of Optimizations on Performance

> ###优化对性能的影响

It is sometimes difficult to separate some of the simpler optimizations—local and processor-dependent optimizations—from transformations done in the code gen- erator. Examples of typical optimizations are given in [Figure A.20](#_bookmark420). The last col- umn of [Figure A.20](#_bookmark420) indicates the frequency with which the listed optimizing transforms were applied to the source program.

> 有时很难将一些更简单的优化(本地和处理器依赖性优化)从代码代理中进行的转换分开。[图 A.20](#_ bookmark420)中给出了典型优化的示例。[图 A.20](#_ bookmark420)的最后一个集合表示将列出的优化转换应用于源程序的频率。

[Figure A.21](#_bookmark421) shows the effect of various optimizations on instructions executed for two programs. In this case, optimized programs executed roughly 25%–90% fewer instructions than unoptimized programs. The figure illustrates the impor- tance of looking at optimized code before suggesting new instruction set features, because a compiler might completely remove the instructions the architect was try- ing to improve.

> [图 A.21](#_ bookmark421)显示了各种优化对两个程序执行的说明的影响。在这种情况下，优化程序执行的说明比未优化的程序少了 25％–90％。该图说明了在建议新的指令集功能之前查看优化代码的重要性，因为编译器可能会完全删除工程师正在尝试改进的指令。

### The Impact of Compiler Technology on the Architect’s Decisions

> ###编译器技术对工程师决定的影响

The interaction of compilers and high-level languages significantly affects how programs use an instruction set architecture. There are two important questions: how are variables allocated and addressed? How many registers are needed to allo- cate variables appropriately? To address these questions, we must look at the three separate areas in which current high-level languages allocate their data:

> 编译器和高级语言的相互作用显着影响程序使用指令集体系结构的方式。有两个重要的问题：如何分配和解决变量？适当地分配变量需要多少寄存器？为了解决这些问题，我们必须查看当前高级语言分配数据的三个独立领域：

Figure A.20 Major types of optimizations and examples in each class. These data tell us about the relative fre- quency of occurrence of various optimizations. The third column lists the static frequency with which some of the common optimizations are applied in a set of 12 small Fortran and Pascal programs. There are nine local and global optimizations done by the compiler included in the measurement. Six of these optimizations are covered in the figure, and the remaining three account for 18% of the total static occurrences. The abbreviation _N_._M_. means that the number of occurrences of that optimization was not measured. Processor-dependent optimizations are usu- ally done in a code generator, and none of those was measured in this experiment. The percentage is the portion of the static optimizations that are of the specified type. Data from Chow, F.C., 1983. A Portable Machine-Independent Global Optimizer—Design and Measurements (Ph.D. thesis). Stanford University, Palo Alto, CA (collected using the Stanford UCODE compiler).

> 图 A.20 每个班级的优化和示例的主要类型。这些数据告诉我们各种优化发生的相对频率。第三列列出了一些常见优化的静态频率，该频率是在 12 个小型福特和 Pascal 程序中应用的。计算机中包含的编译器进行了九种本地和全局优化。这些优化中的六个涵盖在图中，其余三个占总静态事件的 18％。缩写_n _._ m_。意味着未测量该优化的发生数量。在代码生成器中使用了依赖于处理器的优化，并且在本实验中均未测量这些优化。该百分比是指定类型的静态优化的一部分。来自 F.C. Chow 的数据，1983 年。一种便携式机器独立的全局优化器 - 设计和测量(博士学位论文)。加利福尼亚州帕洛阿尔托市的斯坦福大学(使用斯坦福大学 UCODE 编译器收集)。

- The _stack_ is used to allocate local variables. The stack is grown or shrunk on procedure call or return, respectively. Objects on the stack are addressed rel- ative to the stack pointer and are primarily scalars (single variables) rather than arrays. The stack is used for activation records, _not_ as a stack for eval- uating expressions. Hence, values are almost never pushed or popped on the stack.

> - _stack_用于分配本地变量。该堆栈分别在程序调用或返回时生长或缩小。堆栈上的对象与堆栈指针相关联，主要是标量(单个变量)而不是数组。该堆栈用于激活记录，_not_作为评估表达式的堆栈。因此，几乎永远不会在堆栈上推或弹出值。

Figure A.21 Change in instruction count for the programs lucas and mcf from the SPEC2000 as compiler optimization levels vary. Level 0 is the same as unoptimized code. Level 1 includes local optimizations, code scheduling, and local register allocation. Level 2 includes global optimizations, loop transformations (software pipelining), and global register allocation. Level 3 adds procedure integration. These experiments were performed on Alpha compilers.

> 图 A.21 从 Spec2000 中的程序和 MCF 的指令计数变化，因为编译器优化级别各不相同。级别 0 与未优化的代码相同。1 级包括本地优化，代码调度和本地寄存器分配。2 级包括全局优化，循环转换(软件管道)和全局寄存器分配。级别 3 添加过程集成。这些实验是在 α 编译器上进行的。

- The _global data area_ is used to allocate statically declared objects, such as global variables and constants. A large percentage of these objects are arrays or other aggregate data structures.

> - _global 数据区域_用于分配静态声明的对象，例如全局变量和常数。这些对象中有很大一部分是数组或其他汇总数据结构。

- The _heap_ is used to allocate dynamic objects that do not adhere to a stack disci- pline. Objects in the heap are accessed with pointers and are typically not scalars.

> - _HEAP_用于分配不粘附在堆栈方案的动态对象。堆中的对象使用指针访问，通常不是标量。

Register allocation is much more effective for stack-allocated objects than for global variables, and register allocation is essentially impossible for heap-allocated objects because they are accessed with pointers. Global variables and some stack variables are impossible to allocate because they are _aliased_—there are multiple ways to refer to the address of a variable, making it illegal to put it into a register. (Most heap variables are effectively aliased for today’s compiler technology.)

> 寄存器分配对于堆栈分配的对象比对于全局变量要有效得多，并且对于堆积的对象来说，注册分配基本上是不可能的，因为它们可以使用指针访问。全局变量和某些堆栈变量是不可能分配的，因为它们是_aliased _的 - 有多种方法可以参考变量的地址，因此将其放入寄存器中是非法的。(对于当今的编译器技术，大多数堆变量有效地混为一谈。)

For example, consider the following code sequence, where & returns the address of a variable and \* dereferences a pointer:

> 例如，请考虑以下代码序列，其中并返回变量的地址，并\*删除指针：

The variable a could not be register allocated across the assignment to \*p with- out generating incorrect code. Aliasing causes a substantial problem because it is often difficult or impossible to decide what objects a pointer may refer to. A com- piler must be conservative; some compilers will not allocate _any_ local variables of a procedure in a register when there is a pointer that may refer to _one_ of the local variables.

> 变量 A 无法在整个分配中分配给\*p，并生成不正确的代码。混叠会导致一个实质性的问题，因为通常很难或不可能决定指针可能指的是什么对象。拼写物必须是保守的；当有指针可能指的是局部变量的_one_时，一些编译器不会分配寄存器中一个过程的本地变量。

### How the Architect Can Help the Compiler Writer

> ###工程师如何帮助编译器作家

Today, the complexity of a compiler does not come from translating simple state- ments like A B+ C. Most programs are _locally simple_, and simple translations work fine. Rather, complexity arises because programs are large and globally com- plex in their interactions, and because the structure of compilers means decisions are made one step at a time about which code sequence is best.

> 如今，编译器的复杂性并非来自翻译诸如 B+ C 之类的简单状态。大多数程序都是_locally Simple_，简单的翻译工作正常。相反，复杂性之所以出现，是因为程序在其交互作用中很大，并且在全球范围内构图，并且由于编译器的结构意味着在一次关于哪种代码顺序是最好的一步。

Compiler writers often are working under their own corollary of a basic prin- ciple in architecture: _make the frequent cases fast and the rare case correct_. That is, if we know which cases are frequent and which are rare, and if generating code for both is straightforward, then the quality of the code for the rare case may not be very important—but it must be correct!

> 编译器作家通常在建筑学的基本原理上进行自身的推论：_速度快速案例和罕见的情况正确。也就是说，如果我们知道哪些情况是频繁的，哪些情况是罕见的，并且同时生成代码很简单，那么这种罕见情况的代码质量可能不是很重要，但是必须是正确的！

Some instruction set properties help the compiler writer. These properties should not be thought of as hard-and-fast rules, but rather as guidelines that will make it easier to write a compiler that will generate efficient and cor- rect code.

> 一些指令集属性帮助编译器作者。不应将这些属性视为硬性规则，而应将其视为指南，以使编写将产生高效和控制代码的编译器更容易。

- _Provide regularity_—Whenever it makes sense, the three primary components of an instruction set—the operations, the data types, and the addressing modes—should be _orthogonal_. Two aspects of an architecture are said to be orthogonal if they are independent. For example, the operations and addressing modes are orthogonal if, for every operation to which one addres- sing mode can be applied, all addressing modes are applicable. This regular- ity helps simplify code generation and is particularly important when the decision about what code to generate is split into two passes in the compiler. A good counterexample of this property is restricting what registers can be used for a certain class of instructions. Compilers for special-purpose register architectures typically get stuck in this dilemma. This restriction can result in the compiler finding itself with lots of available registers, but none of the right kind!

> - _ provide juropartime _-在有意义的情况下，指令集的三个主要组件(操作，数据类型和地址模式)应该是_orthogonal_。如果建筑是独立的，则据说建筑的两个方面是正交的。例如，如果可以应用一个 addressing 模式的每个操作，则操作和地址模式是正交的，所有地址模式均适用。这种常规的功能有助于简化代码生成，并且当关于编译器中的两个通过的决定分为两个通过时，尤其重要。该属性的一个很好的反例是限制可以将哪些寄存器用于某些类别的指令。专用寄存器体系结构的编译器通常会陷入此困境。这种限制可能会导致编译器在许多可用的寄存器中找到自己，但没有正确的寄存器！

- _Provide primitives, not solutions_—Special features that “match” a language construct or a kernel function are often unusable. Attempts to support high- level languages may work only with one language or do more or less than is required for a correct and efficient implementation of the language. An example of how such attempts have failed is given in [Section A.10](#_bookmark431).

> - _ Provide 原始词，而不是解决方案_  - “匹配”语言构造或内核函数的特殊功能通常无法使用。尝试支持高级语言的尝试只能与一种语言一起使用，或者比正确有效地实施该语言所需的方法或更少。[A.10 节](#_ bookmark431)中给出了这种尝试失败的一个示例。

- _Simplify trade-offs among alternatives_—One of the toughest jobs a compiler writer has is figuring out what instruction sequence will be best for every seg- ment of code that arises. In earlier days, instruction counts or total code size might have been good metrics, but—as we saw in [Chapter 1](#_bookmark2)—this is no longer true. With caches and pipelining, the trade-offs have become very complex. Anything the designer can do to help the compiler writer understand the costs of alternative code sequences would help improve the code. One of the most difficult instances of complex trade-offs occurs in a register-memory architec- ture in deciding how many times a variable should be referenced before it is cheaper to load it into a register. This threshold is hard to compute and, in fact, may vary among models of the same architecture.

> - _替代方案之间的权衡取舍 - 编译器作者拥有的最艰巨的工作之一是弄清楚哪种指令序列最适合出现的每个代码。在较早的日子里，指令计数或总代码大小可能是很好的指标，但是 - 正如我们在[第 1 章](#_ bookmark2)中看到的那样，这是不再正确的。随着缓存和管道的方式，权衡变得非常复杂。设计师可以做的任何事情来帮助编译器作者了解替代代码序列的成本都将有助于改进代码。复杂权衡的最困难的实例之一是在寄存器内存架构中发生的，决定在将其更便宜地加载到寄存器中之前应引用多次变量。这个阈值很难计算，实际上，在同一体系结构的模型中可能会有所不同。

- _Provide instructions that bind the quantities known at compile time as con- stants_—A compiler writer hates the thought of the processor interpreting at runtime a value that was known at compile time. Good counterexamples of this principle include instructions that interpret values that were fixed at compile time. For instance, the VAX procedure call instruction (calls) dynamically interprets a mask saying what registers to save on a call, but the mask is fixed at compile time (see [Section A.10](#_bookmark431)).

> - _提供的指令将在编译时绑定的数量绑定为 contants_-编译器作者讨厌在运行时解释处理器的思想，该值在编译时已知。该原理的良好反例包括解释在编译时固定值的说明。例如，vax 过程呼叫指令(呼叫)动态解释蒙版，说明要保存在呼叫上的寄存器，但掩码在编译时间固定(请参阅[A.10](#_ bookmark431))。

### Compiler Support (or Lack Thereof) for Multimedia Instructions

> ###编译器支持(或缺乏)多媒体说明

Alas, the designers of the SIMD instructions (see Section 4.3 in [Chapter 4](#_bookmark165)) basi- cally ignored the previous subsection. These instructions tend to be solutions, not primitives; they are short of registers; and the data types do not match existing pro- gramming languages. Architects hoped to find an inexpensive solution that would help some users, but often only a few low-level graphics library routines use them. The SIMD instructions are really an abbreviated version of an elegant architec- ture style that has its own compiler technology. As explained in Section 4.2, _vector architectures_ operate on vectors of data. Invented originally for scientific codes, multimedia kernels are often vectorizable as well, albeit often with shorter vectors. As Section 4.3 suggests, we can think of Intel’s MMX and SSE or PowerPC’s Alti- Vec, or the RISC-V P extension, as simply short vector computers: MMX with vectors of eight 8-bit elements, four 16-bit elements, or two 32-bit elements, and AltiVec with vectors twice that length. They are implemented as simply adjacent, narrow elements in wide registers.

> las，SIMD 指令的设计师(请参阅[第 4 章](#_ bookmark165)第 4.3 节)基础忽略了先前的小节。这些说明往往是解决方案，而不是原语。他们没有注册；数据类型与现有的程序语言不匹配。工程师希望找到一种廉价的解决方案，可以帮助某些用户，但通常只有少数低级图形库例程使用它们。SIMD 说明确实是具有自己编译器技术的优雅建筑风格的缩写版本。如第 4.2 节中所述，_vector Architectures_在数据向量上运行。多媒体内核最初是针对科学代码发明的，通常也可以矢量化，尽管矢量通常具有较短的矢量。正如第 4.3 节所建议的那样，我们可以将 Intel 的 MMX 和 SSE 或 PowerPC 的 Alti-Vec 或 RISC-V P 扩展名为简单的简短矢量计算机：具有八个 8 位元素的向量，四个 16 位元素或 4 个 16 位元素，或两个 32 位元素，Altivec 具有两倍的长度。它们被实施为简单的相邻，狭窄的元素。

These microprocessor architectures build the vector register size into the archi- tecture: the sum of the sizes of the elements is limited to 64 bits for MMX and 128 bits for AltiVec. When Intel decided to expand to 128-bit vectors, it added a whole new set of instructions, called streaming SIMD extension (SSE).

> 这些微处理器体系结构将向量寄存器的大小构建到档案结构中：元素的大小的总和限制为 MMX 的 64 位，而对于 Altivec 来说，元素的总和为 128 位。当英特尔决定扩展到 128 位矢量时，它添加了一组全新的指令，称为流 SIMD 扩展名(SSE)。

A major advantage of vector computers is hiding latency of memory access by loading many elements at once and then overlapping execution with data transfer. The goal of vector addressing modes is to collect data scattered about memory, place them in a compact form so that they can be operated on efficiently, and then place the results back where they belong.

> 向量计算机的一个主要优点是通过一次加载许多元素来隐藏内存访问的延迟，然后与数据传输重叠。向量寻址模式的目的是收集分散的记忆数据，以紧凑的形式放置它们，以便可以有效地操作它们，然后将结果放回原处。

Vector computers include _strided addressing_ and _gather/scatter addressing_ (see Section 4.2) to increase the number of programs that can be vectorized. Strided addressing skips a fixed number of words between each access, so sequential addressing is often called _unit stride addressing_. Gather and scatter find their addresses in another vector register: think of it as register indirect addressing for vector computers. From a vector perspective, in contrast, these short-vector SIMD computers support only unit strided accesses: memory accesses load or store all elements at once from a single wide memory location. Because the data for mul- timedia applications are often streams that start and end in memory, strided and gather/scatter addressing modes are essential to successful vectorization (see Section 4.7).

> 矢量计算机包括_strided asselding_ and _gather/sctict adverseing_(请参阅第 4.2 节)，以增加可以矢量化的程序数。在每次访问之间划分的地址跳过了一个固定数量的单词，因此顺序的地址通常称为_unit stride properseing_。收集并分散在另一个矢量寄存器中查找其地址：将其视为向量计算机的间接地址。从矢量的角度来看，相反，这些短量矢量 SIMD 计算机仅支持单元踩踏访问：内存访问加载或从单个宽内存位置立即存储所有元素。因为 Mul-Amel-Asperia 应用程序的数据通常是在内存中开始和结束的流，因此对成功矢量化至关重要(请参阅第 4.7 节)。

Example As an example, compare a vector computer with MMX for color representation conversion of pixels from RGB (red, green, blue) to YUV (luminosity chromi- nance), with each pixel represented by 3 bytes. The conversion is just three lines of C code placed in a loop:

> 例如，将矢量计算机与 MMX 进行比较，以将像素从 RGB(红色，绿色，蓝色)转换为 YUV(光度铬)的颜色表示转换，每个像素由 3 个字节表示。转换仅是将 C 代码放在循环中的三行：

In contrast, Intel’s website shows that a library routine to perform the same calculation on 8 pixels takes 116 MMX instructions plus 6 80x86 instructions ([Intel, 2001](#_bookmark964)). This six-fold increase in instructions is due to the large number of instructions to load and unpack RGB pixels and to pack and store YUV pixels, because there are no strided memory accesses.

> 相比之下，英特尔的网站显示，在 8 个像素上执行相同计算的库例程采用 116 MMX 指令以及 6 80x86 指令([Intel，2001](#_ bookmark964))。指令增加了六倍，这是由于大量加载和解开 RGB 像素以及包装和存储 YUV 像素的说明所致，因为没有内存访问权限。

Having short, architecture-limited vectors with few registers and simple memory addressing modes makes it more difficult to use vectorizing compiler technology. Hence, these SIMD instructions are more likely to be found in hand-coded libraries than in compiled code.

> 具有较短的架构限制向量，寄存器很少，并且简单的内存寻址模式使使用矢量化编译器技术变得更加困难。因此，这些 SIMD 说明更有可能在手工编码的库中找到，而不是在编译代码中找到。

### Summary: The Role of Compilers

> ###摘要：编译器的角色

This section leads to several recommendations. First, we expect a new instruction set architecture to have at least 16 general-purpose registers—not counting separate registers for floating-point numbers—to simplify allocation of registers using graph coloring. The advice on orthogonality suggests that all supported addressing modes apply to all instructions that transfer data. Finally, the last three pieces of advice—provide primitives instead of solutions, simplify trade-offs between alternatives, don’t bind constants at runtime—all suggest that it is better to err on the side of simplicity. In other words, understand that less is more in the design of an instruction set. Alas, SIMD extensions are more an example of good marketing than of outstanding achievement of hardware–software co-design.

> 本节提出了一些建议。首先，我们希望新的指令集体系结构至少具有 16 个通用寄存器，而不是计算单独的寄存器用于浮点数，可以使用图形着色来简化寄存器的分配。关于正交性的建议表明，所有支持的寻址模式都适用于所有传输数据的说明。最后，最后三个建议(提供原始原则而不是解决方案，简化替代方案之间的权衡，不要在运行时绑定常数)，这都表明最好在简单方面犯错。换句话说，了解指令集的设计更多。las，SIMD 扩展是一个良好营销的示例，而不是杰出的硬件 - 软件共同设计。
