[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] NumInstances:                16
[INFO GPL-0007] NumPlaceInstances:           16
[INFO GPL-0008] NumFixedInstances:            0
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                      1
[INFO GPL-0011] NumPins:                     17
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] CoreArea:             47872.020 um^2
[INFO GPL-0017] NonPlaceInstsArea:        0.000 um^2
[INFO GPL-0018] PlaceInstsArea:          72.352 um^2
[INFO GPL-0019] Util:                     0.151 %
[INFO GPL-0020] StdInstsArea:            72.352 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000012 HPWL: 9260
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 9260
[InitialPlace]  Iter: 3 CG residual: 0.00000012 HPWL: 9260
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 9260
[InitialPlace]  Iter: 5 CG residual: 0.00000012 HPWL: 9260
Placement Analysis
---------------------------------
total displacement        128.5 u
average displacement        8.0 u
max displacement           11.9 u
original HPWL               0.0 u
legalized HPWL             18.1 u
delta HPWL                    0 %

[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 16 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(3230, 1230), (22610, 18030)].
[INFO CTS-0024]  Normalized sink region: [(0.230714, 0.0878571), (1.615, 1.28786)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 1.2000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.6921 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0202] Non-default rule CTS_NDR_0 for double spacing has been applied to 2 clock nets
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 17
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 1
No differences found.
