#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 14 22:51:33 2025
# Process ID         : 167604
# Current directory  : D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent141644 D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.xpr
# Log file           : D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/vivado.log
# Journal file       : D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4\vivado.jou
# Running On         : Suriya
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1185G7 @ 3.00GHz
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16859 MB
# Swap memory        : 15136 MB
# Total Virtual      : 31996 MB
# Available Virtual  : 9715 MB
#-----------------------------------------------------------
start_gui
open_project {D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jing Ting.LENOVO-T14/Downloads/DSL/Lab4' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'D:/SUTD/Term 8/DSL/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/Jing Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/tb_chua_uart_rng_behav.wcfg', nor could it be found using path 'C:/Users/Jing Ting.LENOVO-T14/Downloads/DSL/Lab4/tb_chua_uart_rng_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.211 ; gain = 58.676
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sources_1\new\PRNG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sources_1\new\PRNG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sources_1\new\PRNG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sources_1\new\PRNG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\SUTD\Term 8\DSL\Projects\DSL_group_03\Lab_4\Lab4.srcs\sim_1\new\testbench.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_chua_uart_rng'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_chua_uart_rng' in fileset 'sim_1'...
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_chua_uart_rng_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sources_1/new/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seed_provider
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module chua_rng
INFO: [VRFC 10-311] analyzing module chua_uart_rng
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_chua_uart_rng
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sim_1/new/testbench.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_chua_uart_rng_behav xil_defaultlib.tb_chua_uart_rng xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_chua_uart_rng_behav xil_defaultlib.tb_chua_uart_rng xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seed_provider
Compiling module xil_defaultlib.chua_rng
Compiling module xil_defaultlib.tb_chua_uart_rng
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_chua_uart_rng_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/tb_chua_uart_rng_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/tb_chua_uart_rng_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_chua_uart_rng_behav -key {Behavioral:sim_1:Functional:tb_chua_uart_rng} -tclbatch {tb_chua_uart_rng.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_chua_uart_rng.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.809 ; gain = 10.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_chua_uart_rng_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.809 ; gain = 27.945
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_chua_uart_rng'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_chua_uart_rng' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_chua_uart_rng_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_chua_uart_rng_behav xil_defaultlib.tb_chua_uart_rng xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_chua_uart_rng_behav xil_defaultlib.tb_chua_uart_rng xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/tb_chua_uart_rng_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/tb_chua_uart_rng_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_chua_uart_rng_behav -key {Behavioral:sim_1:Functional:tb_chua_uart_rng} -tclbatch {tb_chua_uart_rng.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_chua_uart_rng.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.355 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_chua_uart_rng_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 23:04:12 2025...
