/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire [29:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  reg [14:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[58] ? in_data[62] : in_data[73];
  assign celloutsig_1_1z = in_data[131] ? in_data[106] : in_data[184];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[138] : in_data[159];
  assign celloutsig_1_4z = in_data[128] ? celloutsig_1_0z[4] : in_data[101];
  assign celloutsig_1_9z = in_data[189] ? celloutsig_1_6z : celloutsig_1_1z;
  assign celloutsig_0_6z = celloutsig_0_4z[1] ? _00_ : celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_10z[5] ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[81] : celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[122:112] + in_data[131:121];
  assign celloutsig_1_5z = { celloutsig_1_0z[5:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } + celloutsig_1_3z[8:1];
  assign celloutsig_1_12z = { in_data[163:157], celloutsig_1_1z } + celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_3z[10:1] + { celloutsig_1_12z[7:2], celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_0z[9:0] + { celloutsig_1_15z[9:2], celloutsig_1_1z, celloutsig_1_1z };
  reg [29:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 30'h00000000;
    else _16_ <= { in_data[35:20], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign { _02_[29:22], _01_[17:14], _02_[17:7], _00_, _02_[5:0] } = _16_;
  assign celloutsig_0_42z = celloutsig_0_13z[13:2] / { 1'h1, celloutsig_0_25z[7:0], celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[112:100], celloutsig_1_6z } / { 1'h1, in_data[175:163] };
  assign celloutsig_0_7z = { in_data[23:7], celloutsig_0_1z } / { 1'h1, in_data[48:32] };
  assign celloutsig_0_14z = in_data[56:53] / { 1'h1, celloutsig_0_7z[4:2] };
  assign celloutsig_0_15z = { celloutsig_0_13z[10:5], celloutsig_0_0z } / { 1'h1, celloutsig_0_14z[1:0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[145] & ~(celloutsig_1_5z[5]);
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_0_9z = celloutsig_0_6z & ~(celloutsig_0_1z);
  assign celloutsig_0_17z = _00_ & ~(celloutsig_0_15z[2]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } << { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[178:163] << { in_data[178:169], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_5z[4:1] << { in_data[160:159], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_12z << celloutsig_1_10z[10:3];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } << { _02_[29:27], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_13z = { _02_[14:7], _00_, _02_[5:0], celloutsig_0_3z, celloutsig_0_2z } << celloutsig_0_7z[16:0];
  assign celloutsig_0_25z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z } << { celloutsig_0_13z[6:3], celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_43z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_43z = { celloutsig_0_7z[13:0], celloutsig_0_17z };
  assign { _01_[13:12], _01_[10], _01_[4:0] } = { celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _02_[21:18], _02_[6] } = { _01_[17:14], _00_ };
  assign { out_data[135:128], out_data[105:96], out_data[43:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
