
stm32_lanza_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3c0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  0800e500  0800e500  0000f500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800eb04  0800eb04  0000fb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eb0c  0800eb0c  0000fb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800eb10  0800eb10  0000fb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  20000008  0800eb14  00010008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003c8  200001e0  0800ecec  000101e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200005a8  0800ecec  000105a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000221d6  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000045fe  00000000  00000000  000323e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002068  00000000  00000000  000369e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018cf  00000000  00000000  00038a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002794c  00000000  00000000  0003a31f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002220e  00000000  00000000  00061c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f3969  00000000  00000000  00083e79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001777e2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009aa4  00000000  00000000  00177828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  001812cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e4e8 	.word	0x0800e4e8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	0800e4e8 	.word	0x0800e4e8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b988 	b.w	8000e80 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	468e      	mov	lr, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14a      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d962      	bls.n	8000c64 <__udivmoddi4+0xdc>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	b14e      	cbz	r6, 8000bb8 <__udivmoddi4+0x30>
 8000ba4:	f1c6 0320 	rsb	r3, r6, #32
 8000ba8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	40b7      	lsls	r7, r6
 8000bb2:	ea43 0808 	orr.w	r8, r3, r8
 8000bb6:	40b4      	lsls	r4, r6
 8000bb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc4:	0c23      	lsrs	r3, r4, #16
 8000bc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bce:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x62>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bdc:	f080 80ea 	bcs.w	8000db4 <__udivmoddi4+0x22c>
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f240 80e7 	bls.w	8000db4 <__udivmoddi4+0x22c>
 8000be6:	3902      	subs	r1, #2
 8000be8:	443b      	add	r3, r7
 8000bea:	1a9a      	subs	r2, r3, r2
 8000bec:	b2a3      	uxth	r3, r4
 8000bee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bfe:	459c      	cmp	ip, r3
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c08:	f080 80d6 	bcs.w	8000db8 <__udivmoddi4+0x230>
 8000c0c:	459c      	cmp	ip, r3
 8000c0e:	f240 80d3 	bls.w	8000db8 <__udivmoddi4+0x230>
 8000c12:	443b      	add	r3, r7
 8000c14:	3802      	subs	r0, #2
 8000c16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c1a:	eba3 030c 	sub.w	r3, r3, ip
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11d      	cbz	r5, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40f3      	lsrs	r3, r6
 8000c24:	2200      	movs	r2, #0
 8000c26:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d905      	bls.n	8000c3e <__udivmoddi4+0xb6>
 8000c32:	b10d      	cbz	r5, 8000c38 <__udivmoddi4+0xb0>
 8000c34:	e9c5 0100 	strd	r0, r1, [r5]
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	e7f5      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c3e:	fab3 f183 	clz	r1, r3
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d146      	bne.n	8000cd4 <__udivmoddi4+0x14c>
 8000c46:	4573      	cmp	r3, lr
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xc8>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 8105 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4690      	mov	r8, r2
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e5      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000c5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c62:	e7e2      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f000 8090 	beq.w	8000d8a <__udivmoddi4+0x202>
 8000c6a:	fab2 f682 	clz	r6, r2
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	f040 80a4 	bne.w	8000dbc <__udivmoddi4+0x234>
 8000c74:	1a8a      	subs	r2, r1, r2
 8000c76:	0c03      	lsrs	r3, r0, #16
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	b2bc      	uxth	r4, r7
 8000c80:	2101      	movs	r1, #1
 8000c82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x11e>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x11c>
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	f200 80e0 	bhi.w	8000e64 <__udivmoddi4+0x2dc>
 8000ca4:	46c4      	mov	ip, r8
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cb4:	fb02 f404 	mul.w	r4, r2, r4
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x144>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x142>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f200 80ca 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cd2:	e7a5      	b.n	8000c20 <__udivmoddi4+0x98>
 8000cd4:	f1c1 0620 	rsb	r6, r1, #32
 8000cd8:	408b      	lsls	r3, r1
 8000cda:	fa22 f706 	lsr.w	r7, r2, r6
 8000cde:	431f      	orrs	r7, r3
 8000ce0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ce4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	fa1f fc87 	uxth.w	ip, r7
 8000cfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cfe:	0c1c      	lsrs	r4, r3, #16
 8000d00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1a0>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d1a:	f080 809c 	bcs.w	8000e56 <__udivmoddi4+0x2ce>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f240 8099 	bls.w	8000e56 <__udivmoddi4+0x2ce>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	fa1f fe83 	uxth.w	lr, r3
 8000d30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d34:	fb09 4413 	mls	r4, r9, r3, r4
 8000d38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x1ce>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d4a:	f080 8082 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d4e:	45a4      	cmp	ip, r4
 8000d50:	d97f      	bls.n	8000e52 <__udivmoddi4+0x2ca>
 8000d52:	3b02      	subs	r3, #2
 8000d54:	443c      	add	r4, r7
 8000d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d5a:	eba4 040c 	sub.w	r4, r4, ip
 8000d5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d62:	4564      	cmp	r4, ip
 8000d64:	4673      	mov	r3, lr
 8000d66:	46e1      	mov	r9, ip
 8000d68:	d362      	bcc.n	8000e30 <__udivmoddi4+0x2a8>
 8000d6a:	d05f      	beq.n	8000e2c <__udivmoddi4+0x2a4>
 8000d6c:	b15d      	cbz	r5, 8000d86 <__udivmoddi4+0x1fe>
 8000d6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d72:	eb64 0409 	sbc.w	r4, r4, r9
 8000d76:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	40cc      	lsrs	r4, r1
 8000d82:	e9c5 6400 	strd	r6, r4, [r5]
 8000d86:	2100      	movs	r1, #0
 8000d88:	e74f      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000d8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d8e:	0c01      	lsrs	r1, r0, #16
 8000d90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d94:	b280      	uxth	r0, r0
 8000d96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4638      	mov	r0, r7
 8000d9e:	463c      	mov	r4, r7
 8000da0:	46b8      	mov	r8, r7
 8000da2:	46be      	mov	lr, r7
 8000da4:	2620      	movs	r6, #32
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	eba2 0208 	sub.w	r2, r2, r8
 8000dae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000db2:	e766      	b.n	8000c82 <__udivmoddi4+0xfa>
 8000db4:	4601      	mov	r1, r0
 8000db6:	e718      	b.n	8000bea <__udivmoddi4+0x62>
 8000db8:	4610      	mov	r0, r2
 8000dba:	e72c      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000dbc:	f1c6 0220 	rsb	r2, r6, #32
 8000dc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000dc4:	40b7      	lsls	r7, r6
 8000dc6:	40b1      	lsls	r1, r6
 8000dc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd6:	b2bc      	uxth	r4, r7
 8000dd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ddc:	0c11      	lsrs	r1, r2, #16
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb08 f904 	mul.w	r9, r8, r4
 8000de6:	40b0      	lsls	r0, r6
 8000de8:	4589      	cmp	r9, r1
 8000dea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dee:	b280      	uxth	r0, r0
 8000df0:	d93e      	bls.n	8000e70 <__udivmoddi4+0x2e8>
 8000df2:	1879      	adds	r1, r7, r1
 8000df4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df8:	d201      	bcs.n	8000dfe <__udivmoddi4+0x276>
 8000dfa:	4589      	cmp	r9, r1
 8000dfc:	d81f      	bhi.n	8000e3e <__udivmoddi4+0x2b6>
 8000dfe:	eba1 0109 	sub.w	r1, r1, r9
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e14:	4542      	cmp	r2, r8
 8000e16:	d229      	bcs.n	8000e6c <__udivmoddi4+0x2e4>
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e1e:	d2c4      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d2c2      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e24:	f1a9 0102 	sub.w	r1, r9, #2
 8000e28:	443a      	add	r2, r7
 8000e2a:	e7be      	b.n	8000daa <__udivmoddi4+0x222>
 8000e2c:	45f0      	cmp	r8, lr
 8000e2e:	d29d      	bcs.n	8000d6c <__udivmoddi4+0x1e4>
 8000e30:	ebbe 0302 	subs.w	r3, lr, r2
 8000e34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e38:	3801      	subs	r0, #1
 8000e3a:	46e1      	mov	r9, ip
 8000e3c:	e796      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e3e:	eba7 0909 	sub.w	r9, r7, r9
 8000e42:	4449      	add	r1, r9
 8000e44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4c:	fb09 f804 	mul.w	r8, r9, r4
 8000e50:	e7db      	b.n	8000e0a <__udivmoddi4+0x282>
 8000e52:	4673      	mov	r3, lr
 8000e54:	e77f      	b.n	8000d56 <__udivmoddi4+0x1ce>
 8000e56:	4650      	mov	r0, sl
 8000e58:	e766      	b.n	8000d28 <__udivmoddi4+0x1a0>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e6fd      	b.n	8000c5a <__udivmoddi4+0xd2>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3a02      	subs	r2, #2
 8000e62:	e733      	b.n	8000ccc <__udivmoddi4+0x144>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	443b      	add	r3, r7
 8000e6a:	e71c      	b.n	8000ca6 <__udivmoddi4+0x11e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	e79c      	b.n	8000daa <__udivmoddi4+0x222>
 8000e70:	eba1 0109 	sub.w	r1, r1, r9
 8000e74:	46c4      	mov	ip, r8
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	e7c4      	b.n	8000e0a <__udivmoddi4+0x282>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <HAL_RTCEx_WakeUpTimerEventCallback>:
uint16_t batteryVoltage_mV;
float pvVoltage_V;

// INTERRUPTIONS ------------------------------------------------------------

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	g_wakeRTC = 1;
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	2000000a 	.word	0x2000000a

08000ea4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	2b10      	cmp	r3, #16
 8000eb2:	bf8c      	ite	hi
 8000eb4:	2201      	movhi	r2, #1
 8000eb6:	2200      	movls	r2, #0
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	2a00      	cmp	r2, #0
 8000ebc:	d112      	bne.n	8000ee4 <HAL_GPIO_EXTI_Callback+0x40>
 8000ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	bf14      	ite	ne
 8000ecc:	2301      	movne	r3, #1
 8000ece:	2300      	moveq	r3, #0
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d006      	beq.n	8000ee4 <HAL_GPIO_EXTI_Callback+0x40>
		case PV_INA_Pin:
		case CRI_INA_Pin:
		case WAR_INA_Pin:
		case S0_AEM_Pin:
		case S1_AEM_Pin:
			g_wakeEXTI = 1;
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
			g_extiPin = GPIO_Pin;
 8000edc:	4a06      	ldr	r2, [pc, #24]	@ (8000ef8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000ede:	88fb      	ldrh	r3, [r7, #6]
 8000ee0:	8013      	strh	r3, [r2, #0]
			break;
 8000ee2:	bf00      	nop
	}
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	00010116 	.word	0x00010116
 8000ef4:	200001fc 	.word	0x200001fc
 8000ef8:	200001fe 	.word	0x200001fe

08000efc <setup>:

// MAIN FUNCTIONS -----------------------------------------------------------

void setup() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	//I2C_bus_scan();

	time.Hours = 10;
 8000f00:	4b20      	ldr	r3, [pc, #128]	@ (8000f84 <setup+0x88>)
 8000f02:	220a      	movs	r2, #10
 8000f04:	701a      	strb	r2, [r3, #0]
	time.Minutes = 45;
 8000f06:	4b1f      	ldr	r3, [pc, #124]	@ (8000f84 <setup+0x88>)
 8000f08:	222d      	movs	r2, #45	@ 0x2d
 8000f0a:	705a      	strb	r2, [r3, #1]
	time.Seconds = 0;
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f84 <setup+0x88>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	709a      	strb	r2, [r3, #2]
	if (HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
 8000f12:	2200      	movs	r2, #0
 8000f14:	491b      	ldr	r1, [pc, #108]	@ (8000f84 <setup+0x88>)
 8000f16:	481c      	ldr	r0, [pc, #112]	@ (8000f88 <setup+0x8c>)
 8000f18:	f006 fc3c 	bl	8007794 <HAL_RTC_SetTime>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <setup+0x2a>
 8000f22:	f000 fea1 	bl	8001c68 <Error_Handler>

	date.Date = 8;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <setup+0x90>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	709a      	strb	r2, [r3, #2]
	date.Month = RTC_MONTH_JANUARY;
 8000f2c:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <setup+0x90>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	705a      	strb	r2, [r3, #1]
	date.Year = 26;
 8000f32:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <setup+0x90>)
 8000f34:	221a      	movs	r2, #26
 8000f36:	70da      	strb	r2, [r3, #3]

	if (HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4914      	ldr	r1, [pc, #80]	@ (8000f8c <setup+0x90>)
 8000f3c:	4812      	ldr	r0, [pc, #72]	@ (8000f88 <setup+0x8c>)
 8000f3e:	f006 fd26 	bl	800798e <HAL_RTC_SetDate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <setup+0x50>
 8000f48:	f000 fe8e 	bl	8001c68 <Error_Handler>

	InitFRAM();
 8000f4c:	f000 f976 	bl	800123c <InitFRAM>
	FRAM_Reset(&mem);
 8000f50:	480f      	ldr	r0, [pc, #60]	@ (8000f90 <setup+0x94>)
 8000f52:	f009 fd4f 	bl	800a9f4 <FRAM_Reset>
	printf("Ciclo,Hum Suelo (),Temp Suelo (C)\r\n");
 8000f56:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <setup+0x98>)
 8000f58:	f00b f8ea 	bl	800c130 <puts>

	InitINA3221();
 8000f5c:	f000 f992 	bl	8001284 <InitINA3221>
	InitTSL2591();
 8000f60:	f000 f9b6 	bl	80012d0 <InitTSL2591>
	InitSHT3X();
 8000f64:	f000 f9c8 	bl	80012f8 <InitSHT3X>
	InitDFR0198();
 8000f68:	f000 f9de 	bl	8001328 <InitDFR0198>
	InitSEN0308();
 8000f6c:	f000 f9f0 	bl	8001350 <InitSEN0308>

	RTC_Wakeup_Config(10);
 8000f70:	200a      	movs	r0, #10
 8000f72:	f000 f907 	bl	8001184 <RTC_Wakeup_Config>

	HAL_Delay(500);
 8000f76:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f7a:	f001 fd13 	bl	80029a4 <HAL_Delay>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000254 	.word	0x20000254
 8000f88:	20000338 	.word	0x20000338
 8000f8c:	20000268 	.word	0x20000268
 8000f90:	2000020c 	.word	0x2000020c
 8000f94:	0800e500 	.word	0x0800e500

08000f98 <loop>:

void loop() {
 8000f98:	b5b0      	push	{r4, r5, r7, lr}
 8000f9a:	b090      	sub	sp, #64	@ 0x40
 8000f9c:	af02      	add	r7, sp, #8
	if (g_wakeRTC) {
 8000f9e:	4b68      	ldr	r3, [pc, #416]	@ (8001140 <loop+0x1a8>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d07c      	beq.n	80010a2 <loop+0x10a>
		g_wakeRTC = 0;
 8000fa8:	4b65      	ldr	r3, [pc, #404]	@ (8001140 <loop+0x1a8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]

		ReadRTC();
 8000fae:	f000 f9ed 	bl	800138c <ReadRTC>
		ReadINA3221();
 8000fb2:	f000 f9ff 	bl	80013b4 <ReadINA3221>
		ReadTSL2591();
 8000fb6:	f000 fa55 	bl	8001464 <ReadTSL2591>
		ReadSHT3X();
 8000fba:	f000 fa79 	bl	80014b0 <ReadSHT3X>
		ReadDFR0198();
 8000fbe:	f000 fae9 	bl	8001594 <ReadDFR0198>
		ReadSEN0308();
 8000fc2:	f000 faf3 	bl	80015ac <ReadSEN0308>

		DataSample_t data = {
 8000fc6:	f107 0320 	add.w	r3, r7, #32
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	611a      	str	r2, [r3, #16]
 8000fd6:	615a      	str	r2, [r3, #20]
 8000fd8:	4b5a      	ldr	r3, [pc, #360]	@ (8001144 <loop+0x1ac>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	623b      	str	r3, [r7, #32]
 8000fde:	4b5a      	ldr	r3, [pc, #360]	@ (8001148 <loop+0x1b0>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe4:	4b59      	ldr	r3, [pc, #356]	@ (800114c <loop+0x1b4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fea:	4b59      	ldr	r3, [pc, #356]	@ (8001150 <loop+0x1b8>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000ff2:	4b58      	ldr	r3, [pc, #352]	@ (8001154 <loop+0x1bc>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000ffa:	4b57      	ldr	r3, [pc, #348]	@ (8001158 <loop+0x1c0>)
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			.airTemp_C = airTemp_C,
			.soilTemp_C = soilTemp_C,
			.airHumidity_perc = airHumidity_perc,
			.soilMoisture_perc = soilMoisture_perc,
			.batteryVoltage_mV = batteryVoltage_mV,
			.hours = time.Hours,
 8001000:	4b56      	ldr	r3, [pc, #344]	@ (800115c <loop+0x1c4>)
 8001002:	781b      	ldrb	r3, [r3, #0]
		DataSample_t data = {
 8001004:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
			.minutes = time.Minutes,
 8001008:	4b54      	ldr	r3, [pc, #336]	@ (800115c <loop+0x1c4>)
 800100a:	785b      	ldrb	r3, [r3, #1]
		DataSample_t data = {
 800100c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
			.seconds = time.Seconds,
 8001010:	4b52      	ldr	r3, [pc, #328]	@ (800115c <loop+0x1c4>)
 8001012:	789b      	ldrb	r3, [r3, #2]
		DataSample_t data = {
 8001014:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
			.day = date.Date,
 8001018:	4b51      	ldr	r3, [pc, #324]	@ (8001160 <loop+0x1c8>)
 800101a:	789b      	ldrb	r3, [r3, #2]
		DataSample_t data = {
 800101c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			.month = date.Month,
 8001020:	4b4f      	ldr	r3, [pc, #316]	@ (8001160 <loop+0x1c8>)
 8001022:	785b      	ldrb	r3, [r3, #1]
		DataSample_t data = {
 8001024:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			.year = date.Year
 8001028:	4b4d      	ldr	r3, [pc, #308]	@ (8001160 <loop+0x1c8>)
 800102a:	78db      	ldrb	r3, [r3, #3]
		DataSample_t data = {
 800102c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		};

		FRAM_SaveData(&mem, &data);
 8001030:	f107 0320 	add.w	r3, r7, #32
 8001034:	4619      	mov	r1, r3
 8001036:	484b      	ldr	r0, [pc, #300]	@ (8001164 <loop+0x1cc>)
 8001038:	f009 fc40 	bl	800a8bc <FRAM_SaveData>

		DataSample_t rx = {0};
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
 800104c:	615a      	str	r2, [r3, #20]
		uint8_t valid = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	71fb      	strb	r3, [r7, #7]

		FRAM_GetSlot(&mem, mem.write_idx-1, &rx, &valid);
 8001052:	4b44      	ldr	r3, [pc, #272]	@ (8001164 <loop+0x1cc>)
 8001054:	889b      	ldrh	r3, [r3, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	b299      	uxth	r1, r3
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	f107 0208 	add.w	r2, r7, #8
 8001060:	4840      	ldr	r0, [pc, #256]	@ (8001164 <loop+0x1cc>)
 8001062:	f009 fc8f 	bl	800a984 <FRAM_GetSlot>

		if (valid) {/*
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d016      	beq.n	800109a <loop+0x102>
			printf("Battery: %.3f V\r\n", rx.batteryVoltage_mV/1000.0);
			printf("Irradiance: %.3f W/m2\r\n", rx.irradiance_Wm2);
			printf("Air: %.3f C, %u %%\r\n", rx.airTemp_C, rx.airHumidity_perc);
			printf("Soil: %.3f C, %u %%\r\n", rx.soilTemp_C, rx.soilMoisture_perc);*/

			printf("%u,%u,%.3f\r\n", cycle++, rx.soilMoisture_perc, rx.soilTemp_C);
 800106c:	4b3e      	ldr	r3, [pc, #248]	@ (8001168 <loop+0x1d0>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	1c5a      	adds	r2, r3, #1
 8001072:	b291      	uxth	r1, r2
 8001074:	4a3c      	ldr	r2, [pc, #240]	@ (8001168 <loop+0x1d0>)
 8001076:	8011      	strh	r1, [r2, #0]
 8001078:	461c      	mov	r4, r3
 800107a:	7d7b      	ldrb	r3, [r7, #21]
 800107c:	461d      	mov	r5, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa39 	bl	80004f8 <__aeabi_f2d>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	e9cd 2300 	strd	r2, r3, [sp]
 800108e:	462a      	mov	r2, r5
 8001090:	4621      	mov	r1, r4
 8001092:	4836      	ldr	r0, [pc, #216]	@ (800116c <loop+0x1d4>)
 8001094:	f00a ffe4 	bl	800c060 <iprintf>
 8001098:	e04c      	b.n	8001134 <loop+0x19c>
		}
		else printf("Slot not valid\r\n");
 800109a:	4835      	ldr	r0, [pc, #212]	@ (8001170 <loop+0x1d8>)
 800109c:	f00b f848 	bl	800c130 <puts>
 80010a0:	e048      	b.n	8001134 <loop+0x19c>
	}
	else if (g_wakeEXTI) {
 80010a2:	4b34      	ldr	r3, [pc, #208]	@ (8001174 <loop+0x1dc>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d043      	beq.n	8001134 <loop+0x19c>
		g_wakeEXTI = 0;
 80010ac:	4b31      	ldr	r3, [pc, #196]	@ (8001174 <loop+0x1dc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]

		switch(g_extiPin) {
 80010b2:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <loop+0x1e0>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	3b01      	subs	r3, #1
 80010ba:	2b0f      	cmp	r3, #15
 80010bc:	d822      	bhi.n	8001104 <loop+0x16c>
 80010be:	a201      	add	r2, pc, #4	@ (adr r2, 80010c4 <loop+0x12c>)
 80010c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c4:	08001105 	.word	0x08001105
 80010c8:	08001105 	.word	0x08001105
 80010cc:	08001105 	.word	0x08001105
 80010d0:	08001105 	.word	0x08001105
 80010d4:	08001105 	.word	0x08001105
 80010d8:	08001105 	.word	0x08001105
 80010dc:	08001105 	.word	0x08001105
 80010e0:	08001105 	.word	0x08001105
 80010e4:	08001105 	.word	0x08001105
 80010e8:	08001105 	.word	0x08001105
 80010ec:	08001105 	.word	0x08001105
 80010f0:	08001105 	.word	0x08001105
 80010f4:	08001105 	.word	0x08001105
 80010f8:	08001105 	.word	0x08001105
 80010fc:	08001105 	.word	0x08001105
 8001100:	08001105 	.word	0x08001105
			case S1_AEM_Pin:
				//
				break;
		}

		ReadRTC();
 8001104:	f000 f942 	bl	800138c <ReadRTC>
		printf("%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 8001108:	4b14      	ldr	r3, [pc, #80]	@ (800115c <loop+0x1c4>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	4b13      	ldr	r3, [pc, #76]	@ (800115c <loop+0x1c4>)
 8001110:	785b      	ldrb	r3, [r3, #1]
 8001112:	461a      	mov	r2, r3
 8001114:	4b11      	ldr	r3, [pc, #68]	@ (800115c <loop+0x1c4>)
 8001116:	789b      	ldrb	r3, [r3, #2]
 8001118:	4818      	ldr	r0, [pc, #96]	@ (800117c <loop+0x1e4>)
 800111a:	f00a ffa1 	bl	800c060 <iprintf>
		printf(" - EXTI%u\r\n", __builtin_ctz(g_extiPin));
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <loop+0x1e0>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b29b      	uxth	r3, r3
 8001124:	fa93 f3a3 	rbit	r3, r3
 8001128:	fab3 f383 	clz	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	4814      	ldr	r0, [pc, #80]	@ (8001180 <loop+0x1e8>)
 8001130:	f00a ff96 	bl	800c060 <iprintf>
	}

	EnterStop2();
 8001134:	f000 f846 	bl	80011c4 <EnterStop2>
}
 8001138:	bf00      	nop
 800113a:	3738      	adds	r7, #56	@ 0x38
 800113c:	46bd      	mov	sp, r7
 800113e:	bdb0      	pop	{r4, r5, r7, pc}
 8001140:	2000000a 	.word	0x2000000a
 8001144:	2000026c 	.word	0x2000026c
 8001148:	20000270 	.word	0x20000270
 800114c:	20000274 	.word	0x20000274
 8001150:	20000278 	.word	0x20000278
 8001154:	20000279 	.word	0x20000279
 8001158:	2000027a 	.word	0x2000027a
 800115c:	20000254 	.word	0x20000254
 8001160:	20000268 	.word	0x20000268
 8001164:	2000020c 	.word	0x2000020c
 8001168:	20000008 	.word	0x20000008
 800116c:	0800e524 	.word	0x0800e524
 8001170:	0800e534 	.word	0x0800e534
 8001174:	200001fc 	.word	0x200001fc
 8001178:	200001fe 	.word	0x200001fe
 800117c:	0800e544 	.word	0x0800e544
 8001180:	0800e554 	.word	0x0800e554

08001184 <RTC_Wakeup_Config>:

// STOP2 MODE ---------------------------------------------------------------

static void RTC_Wakeup_Config(uint16_t time_s) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <RTC_Wakeup_Config+0x38>)
 8001190:	221f      	movs	r2, #31
 8001192:	619a      	str	r2, [r3, #24]

  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001194:	480a      	ldr	r0, [pc, #40]	@ (80011c0 <RTC_Wakeup_Config+0x3c>)
 8001196:	f006 fe5f 	bl	8007e58 <HAL_RTCEx_DeactivateWakeUpTimer>

  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, time_s - 1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK) Error_Handler();
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	3b01      	subs	r3, #1
 800119e:	2204      	movs	r2, #4
 80011a0:	4619      	mov	r1, r3
 80011a2:	4807      	ldr	r0, [pc, #28]	@ (80011c0 <RTC_Wakeup_Config+0x3c>)
 80011a4:	f006 fd8c 	bl	8007cc0 <HAL_RTCEx_SetWakeUpTimer_IT>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <RTC_Wakeup_Config+0x2e>
 80011ae:	f000 fd5b 	bl	8001c68 <Error_Handler>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	58000400 	.word	0x58000400
 80011c0:	20000338 	.word	0x20000338

080011c4 <EnterStop2>:

static void EnterStop2() {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GATE_SENS_GPIO_Port, GATE_SENS_Pin, GPIO_PIN_SET);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2140      	movs	r1, #64	@ 0x40
 80011cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d0:	f003 fb72 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f003 fb6b 	bl	80048b8 <HAL_GPIO_WritePin>

	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <EnterStop2+0x74>)
 80011e4:	221f      	movs	r2, #31
 80011e6:	619a      	str	r2, [r3, #24]
	HAL_SuspendTick();
 80011e8:	f001 fc00 	bl	80029ec <HAL_SuspendTick>

	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f004 fc6f 	bl	8005ad0 <HAL_PWREx_EnterSTOP2Mode>

	HAL_ResumeTick();
 80011f2:	f001 fc0b 	bl	8002a0c <HAL_ResumeTick>
	SystemClock_Config();
 80011f6:	f000 fa65 	bl	80016c4 <SystemClock_Config>

	ADC1_Init();
 80011fa:	f000 fa25 	bl	8001648 <ADC1_Init>

	HAL_GPIO_WritePin(GATE_SENS_GPIO_Port, GATE_SENS_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	2140      	movs	r1, #64	@ 0x40
 8001202:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001206:	f003 fb57 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 800120a:	2201      	movs	r2, #1
 800120c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001214:	f003 fb50 	bl	80048b8 <HAL_GPIO_WritePin>

	InitINA3221();
 8001218:	f000 f834 	bl	8001284 <InitINA3221>
	InitTSL2591();
 800121c:	f000 f858 	bl	80012d0 <InitTSL2591>
	InitSHT3X();
 8001220:	f000 f86a 	bl	80012f8 <InitSHT3X>
	InitDFR0198();
 8001224:	f000 f880 	bl	8001328 <InitDFR0198>
	InitSEN0308();
 8001228:	f000 f892 	bl	8001350 <InitSEN0308>

	HAL_Delay(500);
 800122c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001230:	f001 fbb8 	bl	80029a4 <HAL_Delay>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	58000400 	.word	0x58000400

0800123c <InitFRAM>:

// INIT ---------------------------------------------------------------------

void InitFRAM() {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	fram.hspi = &hspi2;
 8001240:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <InitFRAM+0x38>)
 8001242:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <InitFRAM+0x3c>)
 8001244:	601a      	str	r2, [r3, #0]
	fram.cs_port = CS_FRAM_GPIO_Port;
 8001246:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <InitFRAM+0x38>)
 8001248:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800124c:	605a      	str	r2, [r3, #4]
	fram.cs_pin = CS_FRAM_Pin;
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <InitFRAM+0x38>)
 8001250:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001254:	811a      	strh	r2, [r3, #8]

	mem.fram = &fram;
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <InitFRAM+0x40>)
 8001258:	4a06      	ldr	r2, [pc, #24]	@ (8001274 <InitFRAM+0x38>)
 800125a:	601a      	str	r2, [r3, #0]

	if (FRAM_Init(&mem) == HAL_OK);// printf("FRAM inicializada correctamente\r\n");
 800125c:	4807      	ldr	r0, [pc, #28]	@ (800127c <InitFRAM+0x40>)
 800125e:	f009 fa59 	bl	800a714 <FRAM_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <InitFRAM+0x32>
	else printf("FRAM no inicializada\r\n");
 8001268:	4805      	ldr	r0, [pc, #20]	@ (8001280 <InitFRAM+0x44>)
 800126a:	f00a ff61 	bl	800c130 <puts>
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000200 	.word	0x20000200
 8001278:	2000035c 	.word	0x2000035c
 800127c:	2000020c 	.word	0x2000020c
 8001280:	0800e560 	.word	0x0800e560

08001284 <InitINA3221>:

void InitINA3221() {
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	ina.hi2c = &hi2c3;
 8001288:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <InitINA3221+0x40>)
 800128a:	4a0f      	ldr	r2, [pc, #60]	@ (80012c8 <InitINA3221+0x44>)
 800128c:	601a      	str	r2, [r3, #0]
	ina.shuntResistance[0] = 0.220f;
 800128e:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <InitINA3221+0x40>)
 8001290:	4a0e      	ldr	r2, [pc, #56]	@ (80012cc <InitINA3221+0x48>)
 8001292:	605a      	str	r2, [r3, #4]
	ina.shuntResistance[1] = 0.220f;
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <InitINA3221+0x40>)
 8001296:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <InitINA3221+0x48>)
 8001298:	609a      	str	r2, [r3, #8]
	ina.shuntResistance[2] = 0.220f;
 800129a:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <InitINA3221+0x40>)
 800129c:	4a0b      	ldr	r2, [pc, #44]	@ (80012cc <InitINA3221+0x48>)
 800129e:	60da      	str	r2, [r3, #12]
	ina.averagingMode = INA3221_AVG_64;
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <InitINA3221+0x40>)
 80012a2:	2203      	movs	r2, #3
 80012a4:	741a      	strb	r2, [r3, #16]
	ina.convTimeBus = INA3221_CT_1100us;
 80012a6:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <InitINA3221+0x40>)
 80012a8:	2204      	movs	r2, #4
 80012aa:	749a      	strb	r2, [r3, #18]
	ina.convTimeShunt = INA3221_CT_1100us;
 80012ac:	4b05      	ldr	r3, [pc, #20]	@ (80012c4 <InitINA3221+0x40>)
 80012ae:	2204      	movs	r2, #4
 80012b0:	745a      	strb	r2, [r3, #17]
	ina.operatingMode = INA3221_MODE_SHUNT_BUS_CONTINUOUS;
 80012b2:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <InitINA3221+0x40>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	74da      	strb	r2, [r3, #19]

	if (INA3221_Init(&ina) == HAL_OK);// printf("INA3221 inicializado correctamente\r\n");
 80012b8:	4802      	ldr	r0, [pc, #8]	@ (80012c4 <InitINA3221+0x40>)
 80012ba:	f009 fc44 	bl	800ab46 <INA3221_Init>
	//else printf("INA3221 no inicializado\r\n");
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000218 	.word	0x20000218
 80012c8:	200002e4 	.word	0x200002e4
 80012cc:	3e6147ae 	.word	0x3e6147ae

080012d0 <InitTSL2591>:

void InitTSL2591() {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	tsl.hi2c = &hi2c3;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <InitTSL2591+0x20>)
 80012d6:	4a07      	ldr	r2, [pc, #28]	@ (80012f4 <InitTSL2591+0x24>)
 80012d8:	601a      	str	r2, [r3, #0]
	tsl.gain = TSL2591_GAIN_LOW;
 80012da:	4b05      	ldr	r3, [pc, #20]	@ (80012f0 <InitTSL2591+0x20>)
 80012dc:	2200      	movs	r2, #0
 80012de:	711a      	strb	r2, [r3, #4]
	tsl.integrationTime = TSL2591_INTEGRATION_200MS;
 80012e0:	4b03      	ldr	r3, [pc, #12]	@ (80012f0 <InitTSL2591+0x20>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	715a      	strb	r2, [r3, #5]

	if (TSL2591_Init(&tsl) == HAL_OK);// printf("TSL2591 inicializado correctamente\r\n");
 80012e6:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <InitTSL2591+0x20>)
 80012e8:	f00a f859 	bl	800b39e <TSL2591_Init>
	//else printf("TSL2591 no inicializado\r\n");
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000022c 	.word	0x2000022c
 80012f4:	200002e4 	.word	0x200002e4

080012f8 <InitSHT3X>:

void InitSHT3X() {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	sht.hi2c = &hi2c3;
 80012fc:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <InitSHT3X+0x28>)
 80012fe:	4a09      	ldr	r2, [pc, #36]	@ (8001324 <InitSHT3X+0x2c>)
 8001300:	601a      	str	r2, [r3, #0]
	sht.clockStretch = SHT3X_NOSTRETCH;
 8001302:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <InitSHT3X+0x28>)
 8001304:	2200      	movs	r2, #0
 8001306:	715a      	strb	r2, [r3, #5]
	sht.repeatability = SHT3X_REPEAT_MED;
 8001308:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <InitSHT3X+0x28>)
 800130a:	2201      	movs	r2, #1
 800130c:	711a      	strb	r2, [r3, #4]

	if (SHT3X_Init(&sht) == HAL_OK);// printf("SHT3x inicializado correctamente\r\n");
 800130e:	4804      	ldr	r0, [pc, #16]	@ (8001320 <InitSHT3X+0x28>)
 8001310:	f009 fe3a 	bl	800af88 <SHT3X_Init>
	//else printf("SHT3x no inicializado\r\n");

	SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
 8001314:	2100      	movs	r1, #0
 8001316:	4802      	ldr	r0, [pc, #8]	@ (8001320 <InitSHT3X+0x28>)
 8001318:	f009 ffe8 	bl	800b2ec <SHT3X_Heater>
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000234 	.word	0x20000234
 8001324:	200002e4 	.word	0x200002e4

08001328 <InitDFR0198>:

void InitDFR0198()  {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	dfr.port = DFR0198_GPIO_Port;
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <InitDFR0198+0x24>)
 800132e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001332:	601a      	str	r2, [r3, #0]
	dfr.pin = DFR0198_Pin;
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <InitDFR0198+0x24>)
 8001336:	2280      	movs	r2, #128	@ 0x80
 8001338:	809a      	strh	r2, [r3, #4]
	dfr.resolution = DS18B20_RES_12_BIT;
 800133a:	4b04      	ldr	r3, [pc, #16]	@ (800134c <InitDFR0198+0x24>)
 800133c:	227f      	movs	r2, #127	@ 0x7f
 800133e:	719a      	strb	r2, [r3, #6]

	if (DS18B20_Init(&dfr) == HAL_OK);// printf("DFR0198 inicializado correctamente\r\n");
 8001340:	4802      	ldr	r0, [pc, #8]	@ (800134c <InitDFR0198+0x24>)
 8001342:	f001 f9a3 	bl	800268c <DS18B20_Init>
	//else printf("DFR0198 no inicializado\r\n");
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000023c 	.word	0x2000023c

08001350 <InitSEN0308>:

void InitSEN0308() {
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	sen.hadc = &hadc1;
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <InitSEN0308+0x34>)
 8001356:	4a0c      	ldr	r2, [pc, #48]	@ (8001388 <InitSEN0308+0x38>)
 8001358:	601a      	str	r2, [r3, #0]
	sen.port = SEN0308_GPIO_Port;
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <InitSEN0308+0x34>)
 800135c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001360:	605a      	str	r2, [r3, #4]
	sen.pin = SEN0308_Pin;
 8001362:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <InitSEN0308+0x34>)
 8001364:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001368:	811a      	strh	r2, [r3, #8]
	sen.airRaw = 3620;
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <InitSEN0308+0x34>)
 800136c:	f640 6224 	movw	r2, #3620	@ 0xe24
 8001370:	815a      	strh	r2, [r3, #10]
	sen.waterRaw = 520;
 8001372:	4b04      	ldr	r3, [pc, #16]	@ (8001384 <InitSEN0308+0x34>)
 8001374:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001378:	819a      	strh	r2, [r3, #12]
	if (SEN0308_Init(&sen) == HAL_OK);// printf("SEN0308 inicializado correctamente\r\n");
 800137a:	4802      	ldr	r0, [pc, #8]	@ (8001384 <InitSEN0308+0x34>)
 800137c:	f009 fc9a 	bl	800acb4 <SEN0308_Init>
	//else printf("SEN0308 no inicializado\r\n");
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000244 	.word	0x20000244
 8001388:	20000280 	.word	0x20000280

0800138c <ReadRTC>:

// READ ---------------------------------------------------------------------

void ReadRTC() {
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	// Reads RTC time
	if (HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN) == HAL_OK) {
 8001390:	2200      	movs	r2, #0
 8001392:	4905      	ldr	r1, [pc, #20]	@ (80013a8 <ReadRTC+0x1c>)
 8001394:	4805      	ldr	r0, [pc, #20]	@ (80013ac <ReadRTC+0x20>)
 8001396:	f006 fa9c 	bl	80078d2 <HAL_RTC_GetTime>
	else {
		//printf("Error while reading RTC time\r\n");
	}

	// Reads RTC date
	if (HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN) == HAL_OK) {
 800139a:	2200      	movs	r2, #0
 800139c:	4904      	ldr	r1, [pc, #16]	@ (80013b0 <ReadRTC+0x24>)
 800139e:	4803      	ldr	r0, [pc, #12]	@ (80013ac <ReadRTC+0x20>)
 80013a0:	f006 fb7e 	bl	8007aa0 <HAL_RTC_GetDate>
	}
	// Error while reading RTC date
	else {
		//printf("Error while reading RTC date\r\n");
	}
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000254 	.word	0x20000254
 80013ac:	20000338 	.word	0x20000338
 80013b0:	20000268 	.word	0x20000268

080013b4 <ReadINA3221>:

void ReadINA3221() {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
	float busVoltage_V[3];
	float shuntVoltage_V[3];
	float current_mA[3];

	// Iterates the 3 channels
	for (int ch = 0; ch < 3; ++ch) {
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013be:	e031      	b.n	8001424 <ReadINA3221+0x70>
		// Reads bus & shunt voltages
		if (INA3221_ReadVoltage(&ina, ch+1, &busVoltage_V[ch], &shuntVoltage_V[ch]) == HAL_OK) {
 80013c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	3301      	adds	r3, #1
 80013c6:	b2d9      	uxtb	r1, r3
 80013c8:	f107 0218 	add.w	r2, r7, #24
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	18d0      	adds	r0, r2, r3
 80013d2:	f107 020c 	add.w	r2, r7, #12
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	4602      	mov	r2, r0
 80013de:	481d      	ldr	r0, [pc, #116]	@ (8001454 <ReadINA3221+0xa0>)
 80013e0:	f009 fbdc 	bl	800ab9c <INA3221_ReadVoltage>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d130      	bne.n	800144c <ReadINA3221+0x98>
			// Calculates current
			current_mA[ch] = INA3221_CalculateCurrent_mA(&ina, ch+1, shuntVoltage_V[ch]);
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	3328      	adds	r3, #40	@ 0x28
 80013f8:	443b      	add	r3, r7
 80013fa:	3b1c      	subs	r3, #28
 80013fc:	edd3 7a00 	vldr	s15, [r3]
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	4611      	mov	r1, r2
 8001406:	4813      	ldr	r0, [pc, #76]	@ (8001454 <ReadINA3221+0xa0>)
 8001408:	f009 fc32 	bl	800ac70 <INA3221_CalculateCurrent_mA>
 800140c:	eef0 7a40 	vmov.f32	s15, s0
 8001410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	3328      	adds	r3, #40	@ 0x28
 8001416:	443b      	add	r3, r7
 8001418:	3b28      	subs	r3, #40	@ 0x28
 800141a:	edc3 7a00 	vstr	s15, [r3]
	for (int ch = 0; ch < 3; ++ch) {
 800141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001420:	3301      	adds	r3, #1
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	2b02      	cmp	r3, #2
 8001428:	ddca      	ble.n	80013c0 <ReadINA3221+0xc>

			return;
		}
	}

	batteryVoltage_mV = (uint16_t)(busVoltage_V[1] * 1000);
 800142a:	edd7 7a07 	vldr	s15, [r7, #28]
 800142e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001458 <ReadINA3221+0xa4>
 8001432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800143a:	ee17 3a90 	vmov	r3, s15
 800143e:	b29a      	uxth	r2, r3
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <ReadINA3221+0xa8>)
 8001442:	801a      	strh	r2, [r3, #0]
	pvVoltage_V = busVoltage_V[0];
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	4a06      	ldr	r2, [pc, #24]	@ (8001460 <ReadINA3221+0xac>)
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	e000      	b.n	800144e <ReadINA3221+0x9a>
			return;
 800144c:	bf00      	nop
}
 800144e:	3728      	adds	r7, #40	@ 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000218 	.word	0x20000218
 8001458:	447a0000 	.word	0x447a0000
 800145c:	2000027a 	.word	0x2000027a
 8001460:	2000027c 	.word	0x2000027c

08001464 <ReadTSL2591>:

void ReadTSL2591() {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
	uint16_t full, ir;
	float lux;

	// Reads total & ir
	if (TSL2591_ReadChannels(&tsl, &full, &ir) == HAL_OK) {
 800146a:	463a      	mov	r2, r7
 800146c:	1cbb      	adds	r3, r7, #2
 800146e:	4619      	mov	r1, r3
 8001470:	480d      	ldr	r0, [pc, #52]	@ (80014a8 <ReadTSL2591+0x44>)
 8001472:	f009 ffc4 	bl	800b3fe <TSL2591_ReadChannels>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d110      	bne.n	800149e <ReadTSL2591+0x3a>
		// Calculates lux
		lux = TSL2591_CalculateLux(&tsl, full, ir);
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	883a      	ldrh	r2, [r7, #0]
 8001480:	4619      	mov	r1, r3
 8001482:	4809      	ldr	r0, [pc, #36]	@ (80014a8 <ReadTSL2591+0x44>)
 8001484:	f009 ffea 	bl	800b45c <TSL2591_CalculateLux>
 8001488:	ed87 0a01 	vstr	s0, [r7, #4]

		// Calculates irradiance
		irradiance_Wm2 = TSL2591_CalculateIrradiance(lux);
 800148c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001490:	f00a f8b8 	bl	800b604 <TSL2591_CalculateIrradiance>
 8001494:	eef0 7a40 	vmov.f32	s15, s0
 8001498:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <ReadTSL2591+0x48>)
 800149a:	edc3 7a00 	vstr	s15, [r3]
	}
	// Error while reading the sensor
	else {
		//printf("Error while reading TSL2591\r\n\r\n");
	}
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	2000022c 	.word	0x2000022c
 80014ac:	2000026c 	.word	0x2000026c

080014b0 <ReadSHT3X>:

void ReadSHT3X() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
	float airHumidity_perc_f, dewPoint_C;

	for (int8_t tries = 3; tries >= 0; --tries) {
 80014b6:	2303      	movs	r3, #3
 80014b8:	75fb      	strb	r3, [r7, #23]
 80014ba:	e056      	b.n	800156a <ReadSHT3X+0xba>
		// Reads air temperature & hummidity
		if (SHT3X_ReadSingleShot(&sht, &airTemp_C, &airHumidity_perc_f) == HAL_OK) {
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	461a      	mov	r2, r3
 80014c2:	492e      	ldr	r1, [pc, #184]	@ (800157c <ReadSHT3X+0xcc>)
 80014c4:	482e      	ldr	r0, [pc, #184]	@ (8001580 <ReadSHT3X+0xd0>)
 80014c6:	f009 fde5 	bl	800b094 <SHT3X_ReadSingleShot>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d151      	bne.n	8001574 <ReadSHT3X+0xc4>
			airHumidity_perc = (uint8_t)airHumidity_perc_f;
 80014d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014d8:	edc7 7a01 	vstr	s15, [r7, #4]
 80014dc:	793b      	ldrb	r3, [r7, #4]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b28      	ldr	r3, [pc, #160]	@ (8001584 <ReadSHT3X+0xd4>)
 80014e2:	701a      	strb	r2, [r3, #0]
			// Calculates dew point
			dewPoint_C = SHT3X_CalculateDewpoint(airTemp_C, airHumidity_perc);
 80014e4:	4b25      	ldr	r3, [pc, #148]	@ (800157c <ReadSHT3X+0xcc>)
 80014e6:	edd3 7a00 	vldr	s15, [r3]
 80014ea:	4b26      	ldr	r3, [pc, #152]	@ (8001584 <ReadSHT3X+0xd4>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	ee07 3a10 	vmov	s14, r3
 80014f2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80014f6:	eef0 0a47 	vmov.f32	s1, s14
 80014fa:	eeb0 0a67 	vmov.f32	s0, s15
 80014fe:	f009 fe2b 	bl	800b158 <SHT3X_CalculateDewpoint>
 8001502:	ed87 0a04 	vstr	s0, [r7, #16]

			return;
		}

		// RH > 95% or T-Td < 1C - Activate heater
		if (airHumidity_perc > 90.0f || airTemp_C - dewPoint_C < 1.0f) {
 8001506:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <ReadSHT3X+0xd4>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	ee07 3a90 	vmov	s15, r3
 800150e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001512:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001588 <ReadSHT3X+0xd8>
 8001516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800151a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151e:	dc0e      	bgt.n	800153e <ReadSHT3X+0x8e>
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <ReadSHT3X+0xcc>)
 8001522:	ed93 7a00 	vldr	s14, [r3]
 8001526:	edd7 7a04 	vldr	s15, [r7, #16]
 800152a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800152e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	d400      	bmi.n	800153e <ReadSHT3X+0x8e>
			SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
			printf("Heater OFF");
		}
		// Valid reading
		else {
			return;
 800153c:	e01b      	b.n	8001576 <ReadSHT3X+0xc6>
			printf("Heater ON");
 800153e:	4813      	ldr	r0, [pc, #76]	@ (800158c <ReadSHT3X+0xdc>)
 8001540:	f00a fd8e 	bl	800c060 <iprintf>
			SHT3X_Heater(&sht, SHT3X_HEATER_ON);
 8001544:	2101      	movs	r1, #1
 8001546:	480e      	ldr	r0, [pc, #56]	@ (8001580 <ReadSHT3X+0xd0>)
 8001548:	f009 fed0 	bl	800b2ec <SHT3X_Heater>
			HAL_Delay(500);
 800154c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001550:	f001 fa28 	bl	80029a4 <HAL_Delay>
			SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
 8001554:	2100      	movs	r1, #0
 8001556:	480a      	ldr	r0, [pc, #40]	@ (8001580 <ReadSHT3X+0xd0>)
 8001558:	f009 fec8 	bl	800b2ec <SHT3X_Heater>
			printf("Heater OFF");
 800155c:	480c      	ldr	r0, [pc, #48]	@ (8001590 <ReadSHT3X+0xe0>)
 800155e:	f00a fd7f 	bl	800c060 <iprintf>
	for (int8_t tries = 3; tries >= 0; --tries) {
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	3b01      	subs	r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	75fb      	strb	r3, [r7, #23]
 800156a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800156e:	2b00      	cmp	r3, #0
 8001570:	daa4      	bge.n	80014bc <ReadSHT3X+0xc>
 8001572:	e000      	b.n	8001576 <ReadSHT3X+0xc6>
			return;
 8001574:	bf00      	nop
		}
	}

	// Limit tries
}
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000270 	.word	0x20000270
 8001580:	20000234 	.word	0x20000234
 8001584:	20000278 	.word	0x20000278
 8001588:	42b40000 	.word	0x42b40000
 800158c:	0800e578 	.word	0x0800e578
 8001590:	0800e584 	.word	0x0800e584

08001594 <ReadDFR0198>:

void ReadDFR0198() {
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	// Reads soil temperature
	if (DS18B20_ReadTemperature(&dfr, &soilTemp_C) == HAL_OK) {
 8001598:	4902      	ldr	r1, [pc, #8]	@ (80015a4 <ReadDFR0198+0x10>)
 800159a:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <ReadDFR0198+0x14>)
 800159c:	f001 f8c6 	bl	800272c <DS18B20_ReadTemperature>
	}
	// Error while reading the sensor
	else {
		//printf("Error while reading DFR0198\r\n\r\n");
	}
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000274 	.word	0x20000274
 80015a8:	2000023c 	.word	0x2000023c

080015ac <ReadSEN0308>:

void ReadSEN0308() {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
	uint16_t rawMoisture;

	// Reads soil moisture
	if (SEN0308_ReadRawAvg(&sen, &rawMoisture, 5) == HAL_OK) {
 80015b2:	1dbb      	adds	r3, r7, #6
 80015b4:	2205      	movs	r2, #5
 80015b6:	4619      	mov	r1, r3
 80015b8:	4809      	ldr	r0, [pc, #36]	@ (80015e0 <ReadSEN0308+0x34>)
 80015ba:	f009 fbc8 	bl	800ad4e <SEN0308_ReadRawAvg>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d108      	bne.n	80015d6 <ReadSEN0308+0x2a>
		soilMoisture_perc = SEN0308_CalculateRelative(&sen, rawMoisture);
 80015c4:	88fb      	ldrh	r3, [r7, #6]
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <ReadSEN0308+0x34>)
 80015ca:	f009 fbfb 	bl	800adc4 <SEN0308_CalculateRelative>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <ReadSEN0308+0x38>)
 80015d4:	701a      	strb	r2, [r3, #0]
	}
	// Error while reading the sensor
	else {
		//printf("Error while reading SEN0308\r\n\r\n");
	}
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000244 	.word	0x20000244
 80015e4:	20000279 	.word	0x20000279

080015e8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80015f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015f8:	f023 0218 	bic.w	r2, r3, #24
 80015fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4313      	orrs	r3, r2
 8001604:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800161c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001620:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001622:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4313      	orrs	r3, r2
 800162a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800162c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001630:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4013      	ands	r3, r2
 8001636:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001638:	68fb      	ldr	r3, [r7, #12]
}
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <ADC1_Init>:
static void MX_RTC_Init(void);
static void MX_ADC1_Init(void);
static void MX_I2C3_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
void ADC1_Init() {
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	HAL_ADC_DeInit(&hadc1);
 800164c:	4804      	ldr	r0, [pc, #16]	@ (8001660 <ADC1_Init+0x18>)
 800164e:	f001 fd4f 	bl	80030f0 <HAL_ADC_DeInit>
	HAL_ADC_Init(&hadc1);
 8001652:	4803      	ldr	r0, [pc, #12]	@ (8001660 <ADC1_Init+0x18>)
 8001654:	f001 fc00 	bl	8002e58 <HAL_ADC_Init>

	MX_ADC1_Init();
 8001658:	f000 f8c8 	bl	80017ec <MX_ADC1_Init>
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000280 	.word	0x20000280

08001664 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Overwritten function to allow printf() via UART
int _write(int file, char *ptr, int len) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	b29a      	uxth	r2, r3
 8001674:	f04f 33ff 	mov.w	r3, #4294967295
 8001678:	68b9      	ldr	r1, [r7, #8]
 800167a:	4804      	ldr	r0, [pc, #16]	@ (800168c <_write+0x28>)
 800167c:	f007 fc0e 	bl	8008e9c <HAL_UART_Transmit>
    return len;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200003c0 	.word	0x200003c0

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001694:	f001 f900 	bl	8002898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001698:	f000 f814 	bl	80016c4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800169c:	f000 f888 	bl	80017b0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a0:	f000 fa3c 	bl	8001b1c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80016a4:	f000 f9ee 	bl	8001a84 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80016a8:	f000 f944 	bl	8001934 <MX_RTC_Init>
  MX_ADC1_Init();
 80016ac:	f000 f89e 	bl	80017ec <MX_ADC1_Init>
  MX_I2C3_Init();
 80016b0:	f000 f900 	bl	80018b4 <MX_I2C3_Init>
  MX_SPI2_Init();
 80016b4:	f000 f9a8 	bl	8001a08 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  setup();
 80016b8:	f7ff fc20 	bl	8000efc <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop();
 80016bc:	f7ff fc6c 	bl	8000f98 <loop>
 80016c0:	e7fc      	b.n	80016bc <main+0x2c>
	...

080016c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b09a      	sub	sp, #104	@ 0x68
 80016c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ca:	f107 0320 	add.w	r3, r7, #32
 80016ce:	2248      	movs	r2, #72	@ 0x48
 80016d0:	2100      	movs	r1, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f00a fe1c 	bl	800c310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
 80016e4:	611a      	str	r2, [r3, #16]
 80016e6:	615a      	str	r2, [r3, #20]
 80016e8:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 80016ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80016f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016f8:	f043 0310 	orr.w	r3, r3, #16
 80016fc:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80016fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	f023 0303 	bic.w	r3, r3, #3
 8001708:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001712:	f004 f9bf 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8001716:	2010      	movs	r0, #16
 8001718:	f7ff ff66 	bl	80015e8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800171c:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <SystemClock_Config+0xe8>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001724:	4a21      	ldr	r2, [pc, #132]	@ (80017ac <SystemClock_Config+0xe8>)
 8001726:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800172a:	6013      	str	r3, [r2, #0]
 800172c:	4b1f      	ldr	r3, [pc, #124]	@ (80017ac <SystemClock_Config+0xe8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001734:	603b      	str	r3, [r7, #0]
 8001736:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001738:	2327      	movs	r3, #39	@ 0x27
 800173a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800173c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001742:	2301      	movs	r3, #1
 8001744:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001746:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800174a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800174c:	2301      	movs	r3, #1
 800174e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001750:	2340      	movs	r3, #64	@ 0x40
 8001752:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001754:	2300      	movs	r3, #0
 8001756:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001758:	23a0      	movs	r3, #160	@ 0xa0
 800175a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800175c:	2300      	movs	r3, #0
 800175e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001760:	f107 0320 	add.w	r3, r7, #32
 8001764:	4618      	mov	r0, r3
 8001766:	f004 fd55 	bl	8006214 <HAL_RCC_OscConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001770:	f000 fa7a 	bl	8001c68 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001774:	236f      	movs	r3, #111	@ 0x6f
 8001776:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001788:	2300      	movs	r3, #0
 800178a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800178c:	2300      	movs	r3, #0
 800178e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	2101      	movs	r1, #1
 8001794:	4618      	mov	r0, r3
 8001796:	f005 f8b1 	bl	80068fc <HAL_RCC_ClockConfig>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80017a0:	f000 fa62 	bl	8001c68 <Error_Handler>
  }
}
 80017a4:	bf00      	nop
 80017a6:	3768      	adds	r7, #104	@ 0x68
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	58000400 	.word	0x58000400

080017b0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b094      	sub	sp, #80	@ 0x50
 80017b4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017b6:	463b      	mov	r3, r7
 80017b8:	2250      	movs	r2, #80	@ 0x50
 80017ba:	2100      	movs	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f00a fda7 	bl	800c310 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80017c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017c6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80017c8:	2300      	movs	r3, #0
 80017ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017d0:	463b      	mov	r3, r7
 80017d2:	4618      	mov	r0, r3
 80017d4:	f005 fccf 	bl	8007176 <HAL_RCCEx_PeriphCLKConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80017de:	f000 fa43 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80017e2:	bf00      	nop
 80017e4:	3750      	adds	r7, #80	@ 0x50
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017f2:	463b      	mov	r3, r7
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
 8001800:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001802:	4b29      	ldr	r3, [pc, #164]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001804:	4a29      	ldr	r2, [pc, #164]	@ (80018ac <MX_ADC1_Init+0xc0>)
 8001806:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001808:	4b27      	ldr	r3, [pc, #156]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800180a:	2200      	movs	r2, #0
 800180c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800180e:	4b26      	ldr	r3, [pc, #152]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001814:	4b24      	ldr	r3, [pc, #144]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800181a:	4b23      	ldr	r3, [pc, #140]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001820:	4b21      	ldr	r3, [pc, #132]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001822:	2204      	movs	r2, #4
 8001824:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001826:	4b20      	ldr	r3, [pc, #128]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001828:	2200      	movs	r2, #0
 800182a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800182c:	4b1e      	ldr	r3, [pc, #120]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800182e:	2200      	movs	r2, #0
 8001830:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001832:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001834:	2201      	movs	r2, #1
 8001836:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001838:	4b1b      	ldr	r3, [pc, #108]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800183a:	2200      	movs	r2, #0
 800183c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001840:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001842:	2200      	movs	r2, #0
 8001844:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001846:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001848:	2200      	movs	r2, #0
 800184a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800184c:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001854:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001856:	2200      	movs	r2, #0
 8001858:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800185a:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001862:	4811      	ldr	r0, [pc, #68]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001864:	f001 faf8 	bl	8002e58 <HAL_ADC_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800186e:	f000 f9fb 	bl	8001c68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_ADC1_Init+0xc4>)
 8001874:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001876:	2306      	movs	r3, #6
 8001878:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800187a:	2304      	movs	r3, #4
 800187c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800187e:	237f      	movs	r3, #127	@ 0x7f
 8001880:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001882:	2304      	movs	r3, #4
 8001884:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800188a:	463b      	mov	r3, r7
 800188c:	4619      	mov	r1, r3
 800188e:	4806      	ldr	r0, [pc, #24]	@ (80018a8 <MX_ADC1_Init+0xbc>)
 8001890:	f001 fe82 	bl	8003598 <HAL_ADC_ConfigChannel>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800189a:	f000 f9e5 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000280 	.word	0x20000280
 80018ac:	50040000 	.word	0x50040000
 80018b0:	3ef08000 	.word	0x3ef08000

080018b4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80018b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018ba:	4a1c      	ldr	r2, [pc, #112]	@ (800192c <MX_I2C3_Init+0x78>)
 80018bc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00B07CB4;
 80018be:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001930 <MX_I2C3_Init+0x7c>)
 80018c2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80018c4:	4b18      	ldr	r3, [pc, #96]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ca:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d0:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80018d6:	4b14      	ldr	r3, [pc, #80]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018dc:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e2:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018ee:	480e      	ldr	r0, [pc, #56]	@ (8001928 <MX_I2C3_Init+0x74>)
 80018f0:	f003 f812 	bl	8004918 <HAL_I2C_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80018fa:	f000 f9b5 	bl	8001c68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018fe:	2100      	movs	r1, #0
 8001900:	4809      	ldr	r0, [pc, #36]	@ (8001928 <MX_I2C3_Init+0x74>)
 8001902:	f004 f82f 	bl	8005964 <HAL_I2CEx_ConfigAnalogFilter>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800190c:	f000 f9ac 	bl	8001c68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001910:	2100      	movs	r1, #0
 8001912:	4805      	ldr	r0, [pc, #20]	@ (8001928 <MX_I2C3_Init+0x74>)
 8001914:	f004 f871 	bl	80059fa <HAL_I2CEx_ConfigDigitalFilter>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800191e:	f000 f9a3 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200002e4 	.word	0x200002e4
 800192c:	40005c00 	.word	0x40005c00
 8001930:	00b07cb4 	.word	0x00b07cb4

08001934 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800194c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a00 <MX_RTC_Init+0xcc>)
 800194e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a04 <MX_RTC_Init+0xd0>)
 8001950:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001952:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <MX_RTC_Init+0xcc>)
 8001954:	2200      	movs	r2, #0
 8001956:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001958:	4b29      	ldr	r3, [pc, #164]	@ (8001a00 <MX_RTC_Init+0xcc>)
 800195a:	227f      	movs	r2, #127	@ 0x7f
 800195c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800195e:	4b28      	ldr	r3, [pc, #160]	@ (8001a00 <MX_RTC_Init+0xcc>)
 8001960:	22ff      	movs	r2, #255	@ 0xff
 8001962:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001964:	4b26      	ldr	r3, [pc, #152]	@ (8001a00 <MX_RTC_Init+0xcc>)
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800196a:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <MX_RTC_Init+0xcc>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001970:	4b23      	ldr	r3, [pc, #140]	@ (8001a00 <MX_RTC_Init+0xcc>)
 8001972:	2200      	movs	r2, #0
 8001974:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001976:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <MX_RTC_Init+0xcc>)
 8001978:	2200      	movs	r2, #0
 800197a:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800197c:	4820      	ldr	r0, [pc, #128]	@ (8001a00 <MX_RTC_Init+0xcc>)
 800197e:	f005 fe81 	bl	8007684 <HAL_RTC_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001988:	f000 f96e 	bl	8001c68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800198c:	2300      	movs	r3, #0
 800198e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001990:	2300      	movs	r3, #0
 8001992:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001994:	2300      	movs	r3, #0
 8001996:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800199c:	2300      	movs	r3, #0
 800199e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2201      	movs	r2, #1
 80019a8:	4619      	mov	r1, r3
 80019aa:	4815      	ldr	r0, [pc, #84]	@ (8001a00 <MX_RTC_Init+0xcc>)
 80019ac:	f005 fef2 	bl	8007794 <HAL_RTC_SetTime>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_RTC_Init+0x86>
  {
    Error_Handler();
 80019b6:	f000 f957 	bl	8001c68 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80019ba:	2301      	movs	r3, #1
 80019bc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80019be:	2301      	movs	r3, #1
 80019c0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80019c2:	2301      	movs	r3, #1
 80019c4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80019ca:	463b      	mov	r3, r7
 80019cc:	2201      	movs	r2, #1
 80019ce:	4619      	mov	r1, r3
 80019d0:	480b      	ldr	r0, [pc, #44]	@ (8001a00 <MX_RTC_Init+0xcc>)
 80019d2:	f005 ffdc 	bl	800798e <HAL_RTC_SetDate>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 80019dc:	f000 f944 	bl	8001c68 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 1200, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80019e0:	2204      	movs	r2, #4
 80019e2:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80019e6:	4806      	ldr	r0, [pc, #24]	@ (8001a00 <MX_RTC_Init+0xcc>)
 80019e8:	f006 f96a 	bl	8007cc0 <HAL_RTCEx_SetWakeUpTimer_IT>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80019f2:	f000 f939 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000338 	.word	0x20000338
 8001a04:	40002800 	.word	0x40002800

08001a08 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a80 <MX_SPI2_Init+0x78>)
 8001a10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a20:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a26:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a3a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a56:	2207      	movs	r2, #7
 8001a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a66:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_SPI2_Init+0x74>)
 8001a68:	f006 fa7c 	bl	8007f64 <HAL_SPI_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001a72:	f000 f8f9 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000035c 	.word	0x2000035c
 8001a80:	40003800 	.word	0x40003800

08001a84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a88:	4b22      	ldr	r3, [pc, #136]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a8a:	4a23      	ldr	r2, [pc, #140]	@ (8001b18 <MX_USART1_UART_Init+0x94>)
 8001a8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a8e:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001aaa:	220c      	movs	r2, #12
 8001aac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aae:	4b19      	ldr	r3, [pc, #100]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ab4:	4b17      	ldr	r3, [pc, #92]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aba:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ac6:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001acc:	4811      	ldr	r0, [pc, #68]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ace:	f007 f995 	bl	8008dfc <HAL_UART_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ad8:	f000 f8c6 	bl	8001c68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001adc:	2100      	movs	r1, #0
 8001ade:	480d      	ldr	r0, [pc, #52]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ae0:	f008 faa7 	bl	800a032 <HAL_UARTEx_SetTxFifoThreshold>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001aea:	f000 f8bd 	bl	8001c68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aee:	2100      	movs	r1, #0
 8001af0:	4808      	ldr	r0, [pc, #32]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001af2:	f008 fadc 	bl	800a0ae <HAL_UARTEx_SetRxFifoThreshold>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001afc:	f000 f8b4 	bl	8001c68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b00:	4804      	ldr	r0, [pc, #16]	@ (8001b14 <MX_USART1_UART_Init+0x90>)
 8001b02:	f008 fa5d 	bl	8009fc0 <HAL_UARTEx_DisableFifoMode>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b0c:	f000 f8ac 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	200003c0 	.word	0x200003c0
 8001b18:	40013800 	.word	0x40013800

08001b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b30:	2004      	movs	r0, #4
 8001b32:	f7ff fd6f 	bl	8001614 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	2001      	movs	r0, #1
 8001b38:	f7ff fd6c 	bl	8001614 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3c:	2002      	movs	r0, #2
 8001b3e:	f7ff fd69 	bl	8001614 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GATE_SENS_Pin|USER_LED_Pin|CS_FRAM_Pin, GPIO_PIN_RESET);
 8001b42:	2200      	movs	r2, #0
 8001b44:	f44f 6144 	mov.w	r1, #3136	@ 0xc40
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b4c:	f002 feb4 	bl	80048b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DFR0198_GPIO_Port, DFR0198_Pin, GPIO_PIN_SET);
 8001b50:	2201      	movs	r2, #1
 8001b52:	2180      	movs	r1, #128	@ 0x80
 8001b54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b58:	f002 feae 	bl	80048b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WP_FRAM_GPIO_Port, WP_FRAM_Pin, GPIO_PIN_RESET);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b62:	4840      	ldr	r0, [pc, #256]	@ (8001c64 <MX_GPIO_Init+0x148>)
 8001b64:	f002 fea8 	bl	80048b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PV_INA_Pin CRI_INA_Pin WAR_INA_Pin S1_AEM_Pin */
  GPIO_InitStruct.Pin = PV_INA_Pin|CRI_INA_Pin|WAR_INA_Pin|S1_AEM_Pin;
 8001b68:	2317      	movs	r3, #23
 8001b6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b6c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b7e:	f002 fc35 	bl	80043ec <HAL_GPIO_Init>

  /*Configure GPIO pin : S0_AEM_Pin */
  GPIO_InitStruct.Pin = S0_AEM_Pin;
 8001b82:	2308      	movs	r3, #8
 8001b84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b86:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(S0_AEM_GPIO_Port, &GPIO_InitStruct);
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	4619      	mov	r1, r3
 8001b94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b98:	f002 fc28 	bl	80043ec <HAL_GPIO_Init>

  /*Configure GPIO pin : S2_AEM_Pin */
  GPIO_InitStruct.Pin = S2_AEM_Pin;
 8001b9c:	2320      	movs	r3, #32
 8001b9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(S2_AEM_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb0:	f002 fc1c 	bl	80043ec <HAL_GPIO_Init>

  /*Configure GPIO pins : GATE_SENS_Pin USER_LED_Pin CS_FRAM_Pin */
  GPIO_InitStruct.Pin = GATE_SENS_Pin|USER_LED_Pin|CS_FRAM_Pin;
 8001bb4:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 8001bb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bce:	f002 fc0d 	bl	80043ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DFR0198_Pin */
  GPIO_InitStruct.Pin = DFR0198_Pin;
 8001bd2:	2380      	movs	r3, #128	@ 0x80
 8001bd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001bd6:	2311      	movs	r3, #17
 8001bd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DFR0198_GPIO_Port, &GPIO_InitStruct);
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bea:	f002 fbff 	bl	80043ec <HAL_GPIO_Init>

  /*Configure GPIO pin : WP_FRAM_Pin */
  GPIO_InitStruct.Pin = WP_FRAM_Pin;
 8001bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(WP_FRAM_GPIO_Port, &GPIO_InitStruct);
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	4619      	mov	r1, r3
 8001c04:	4817      	ldr	r0, [pc, #92]	@ (8001c64 <MX_GPIO_Init+0x148>)
 8001c06:	f002 fbf1 	bl	80043ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2006      	movs	r0, #6
 8001c10:	f002 faf9 	bl	8004206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c14:	2006      	movs	r0, #6
 8001c16:	f002 fb10 	bl	800423a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2007      	movs	r0, #7
 8001c20:	f002 faf1 	bl	8004206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c24:	2007      	movs	r0, #7
 8001c26:	f002 fb08 	bl	800423a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	2008      	movs	r0, #8
 8001c30:	f002 fae9 	bl	8004206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001c34:	2008      	movs	r0, #8
 8001c36:	f002 fb00 	bl	800423a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2009      	movs	r0, #9
 8001c40:	f002 fae1 	bl	8004206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001c44:	2009      	movs	r0, #9
 8001c46:	f002 faf8 	bl	800423a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	200a      	movs	r0, #10
 8001c50:	f002 fad9 	bl	8004206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c54:	200a      	movs	r0, #10
 8001c56:	f002 faf0 	bl	800423a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	48000800 	.word	0x48000800

08001c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6c:	b672      	cpsid	i
}
 8001c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <Error_Handler+0x8>

08001c74 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <LL_AHB2_GRP1_EnableClock>:
{
 8001c96:	b480      	push	{r7}
 8001c98:	b085      	sub	sp, #20
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ca2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ca4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cba:	68fb      	ldr	r3, [r7, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_AHB2_GRP1_DisableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001cd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cde:	4013      	ands	r3, r2
 8001ce0:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001cf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cfa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001cfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d12:	68fb      	ldr	r3, [r7, #12]
}
 8001d14:	bf00      	nop
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d2c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001d38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d3c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4013      	ands	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d44:	68fb      	ldr	r3, [r7, #12]
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b09c      	sub	sp, #112	@ 0x70
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	2250      	movs	r2, #80	@ 0x50
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f00a fac5 	bl	800c310 <memset>
  if(hadc->Instance==ADC1)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8001e00 <HAL_ADC_MspInit+0xa0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d132      	bne.n	8001df6 <HAL_ADC_MspInit+0x96>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d94:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 8;
 8001d96:	2308      	movs	r3, #8
 8001d98:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001d9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d9e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001da0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001da4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001da6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001daa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8001dac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001db0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001db2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001db6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f005 f9da 	bl	8007176 <HAL_RCCEx_PeriphCLKConfig>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001dc8:	f7ff ff4e 	bl	8001c68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001dcc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001dd0:	f7ff ff61 	bl	8001c96 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f7ff ff5e 	bl	8001c96 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = SEN0308_Pin;
 8001dda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dde:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de0:	2303      	movs	r3, #3
 8001de2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(SEN0308_GPIO_Port, &GPIO_InitStruct);
 8001de8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001dec:	4619      	mov	r1, r3
 8001dee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df2:	f002 fafb 	bl	80043ec <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001df6:	bf00      	nop
 8001df8:	3770      	adds	r7, #112	@ 0x70
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	50040000 	.word	0x50040000

08001e04 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <HAL_ADC_MspDeInit+0x30>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d109      	bne.n	8001e2a <HAL_ADC_MspDeInit+0x26>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001e16:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e1a:	f7ff ff55 	bl	8001cc8 <LL_AHB2_GRP1_DisableClock>

    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN15
    */
    HAL_GPIO_DeInit(SEN0308_GPIO_Port, SEN0308_Pin);
 8001e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e26:	f002 fc51 	bl	80046cc <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	50040000 	.word	0x50040000

08001e38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b09c      	sub	sp, #112	@ 0x70
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2250      	movs	r2, #80	@ 0x50
 8001e56:	2100      	movs	r1, #0
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f00a fa59 	bl	800c310 <memset>
  if(hi2c->Instance==I2C3)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a16      	ldr	r2, [pc, #88]	@ (8001ebc <HAL_I2C_MspInit+0x84>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d125      	bne.n	8001eb4 <HAL_I2C_MspInit+0x7c>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001e6c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001e70:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e72:	f107 030c 	add.w	r3, r7, #12
 8001e76:	4618      	mov	r0, r3
 8001e78:	f005 f97d 	bl	8007176 <HAL_RCCEx_PeriphCLKConfig>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e82:	f7ff fef1 	bl	8001c68 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	2004      	movs	r0, #4
 8001e88:	f7ff ff05 	bl	8001c96 <LL_AHB2_GRP1_EnableClock>
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e90:	2312      	movs	r3, #18
 8001e92:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e94:	2301      	movs	r3, #1
 8001e96:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e9c:	2304      	movs	r3, #4
 8001e9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4806      	ldr	r0, [pc, #24]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001ea8:	f002 faa0 	bl	80043ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001eac:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001eb0:	f7ff ff1d 	bl	8001cee <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3770      	adds	r7, #112	@ 0x70
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40005c00 	.word	0x40005c00
 8001ec0:	48000800 	.word	0x48000800

08001ec4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b096      	sub	sp, #88	@ 0x58
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ecc:	f107 0308 	add.w	r3, r7, #8
 8001ed0:	2250      	movs	r2, #80	@ 0x50
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f00a fa1b 	bl	800c310 <memset>
  if(hrtc->Instance==RTC)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <HAL_RTC_MspInit+0x64>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d11d      	bne.n	8001f20 <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ee4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ee8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001eea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eee:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ef0:	f107 0308 	add.w	r3, r7, #8
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f005 f93e 	bl	8007176 <HAL_RCCEx_PeriphCLKConfig>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001f00:	f7ff feb2 	bl	8001c68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f04:	f7ff feb6 	bl	8001c74 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001f08:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f0c:	f7ff feef 	bl	8001cee <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2100      	movs	r1, #0
 8001f14:	2003      	movs	r0, #3
 8001f16:	f002 f976 	bl	8004206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001f1a:	2003      	movs	r0, #3
 8001f1c:	f002 f98d 	bl	800423a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f20:	bf00      	nop
 8001f22:	3758      	adds	r7, #88	@ 0x58
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40002800 	.word	0x40002800

08001f2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0f      	ldr	r2, [pc, #60]	@ (8001f88 <HAL_SPI_MspInit+0x5c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d117      	bne.n	8001f7e <HAL_SPI_MspInit+0x52>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f4e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001f52:	f7ff fecc 	bl	8001cee <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f56:	2002      	movs	r0, #2
 8001f58:	f7ff fe9d 	bl	8001c96 <LL_AHB2_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001f5c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f6e:	2305      	movs	r3, #5
 8001f70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	4619      	mov	r1, r3
 8001f78:	4804      	ldr	r0, [pc, #16]	@ (8001f8c <HAL_SPI_MspInit+0x60>)
 8001f7a:	f002 fa37 	bl	80043ec <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001f7e:	bf00      	nop
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40003800 	.word	0x40003800
 8001f8c:	48000400 	.word	0x48000400

08001f90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b09c      	sub	sp, #112	@ 0x70
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fa8:	f107 030c 	add.w	r3, r7, #12
 8001fac:	2250      	movs	r2, #80	@ 0x50
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f00a f9ad 	bl	800c310 <memset>
  if(huart->Instance==USART1)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1a      	ldr	r2, [pc, #104]	@ (8002024 <HAL_UART_MspInit+0x94>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d12c      	bne.n	800201a <HAL_UART_MspInit+0x8a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f005 f8d2 	bl	8007176 <HAL_RCCEx_PeriphCLKConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fd8:	f7ff fe46 	bl	8001c68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fdc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001fe0:	f7ff fe9e 	bl	8001d20 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f7ff fe56 	bl	8001c96 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_RX_Pin|USART_TX_Pin;
 8001fea:	23c0      	movs	r3, #192	@ 0xc0
 8001fec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ffa:	2307      	movs	r3, #7
 8001ffc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002002:	4619      	mov	r1, r3
 8002004:	4808      	ldr	r0, [pc, #32]	@ (8002028 <HAL_UART_MspInit+0x98>)
 8002006:	f002 f9f1 	bl	80043ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	2024      	movs	r0, #36	@ 0x24
 8002010:	f002 f8f9 	bl	8004206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002014:	2024      	movs	r0, #36	@ 0x24
 8002016:	f002 f910 	bl	800423a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800201a:	bf00      	nop
 800201c:	3770      	adds	r7, #112	@ 0x70
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40013800 	.word	0x40013800
 8002028:	48000400 	.word	0x48000400

0800202c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <NMI_Handler+0x4>

08002034 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <HardFault_Handler+0x4>

0800203c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <MemManage_Handler+0x4>

08002044 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <BusFault_Handler+0x4>

0800204c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <UsageFault_Handler+0x4>

08002054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002082:	f000 fc63 	bl	800294c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002090:	4802      	ldr	r0, [pc, #8]	@ (800209c <RTC_WKUP_IRQHandler+0x10>)
 8002092:	f005 ff41 	bl	8007f18 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000338 	.word	0x20000338

080020a0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PV_INA_Pin);
 80020a4:	2001      	movs	r0, #1
 80020a6:	f002 fc1f 	bl	80048e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}

080020ae <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CRI_INA_Pin);
 80020b2:	2002      	movs	r0, #2
 80020b4:	f002 fc18 	bl	80048e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}

080020bc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WAR_INA_Pin);
 80020c0:	2004      	movs	r0, #4
 80020c2:	f002 fc11 	bl	80048e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}

080020ca <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(S0_AEM_Pin);
 80020ce:	2008      	movs	r0, #8
 80020d0:	f002 fc0a 	bl	80048e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(S1_AEM_Pin);
 80020dc:	2010      	movs	r0, #16
 80020de:	f002 fc03 	bl	80048e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020ec:	4802      	ldr	r0, [pc, #8]	@ (80020f8 <USART1_IRQHandler+0x10>)
 80020ee:	f006 ff63 	bl	8008fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200003c0 	.word	0x200003c0

080020fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return 1;
 8002100:	2301      	movs	r3, #1
}
 8002102:	4618      	mov	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_kill>:

int _kill(int pid, int sig)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002116:	f00a f94d 	bl	800c3b4 <__errno>
 800211a:	4603      	mov	r3, r0
 800211c:	2216      	movs	r2, #22
 800211e:	601a      	str	r2, [r3, #0]
  return -1;
 8002120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_exit>:

void _exit (int status)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002134:	f04f 31ff 	mov.w	r1, #4294967295
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7ff ffe7 	bl	800210c <_kill>
  while (1) {}    /* Make sure we hang here */
 800213e:	bf00      	nop
 8002140:	e7fd      	b.n	800213e <_exit+0x12>

08002142 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b086      	sub	sp, #24
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e00a      	b.n	800216a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002154:	f3af 8000 	nop.w
 8002158:	4601      	mov	r1, r0
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	60ba      	str	r2, [r7, #8]
 8002160:	b2ca      	uxtb	r2, r1
 8002162:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	3301      	adds	r3, #1
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	429a      	cmp	r2, r3
 8002170:	dbf0      	blt.n	8002154 <_read+0x12>
  }

  return len;
 8002172:	687b      	ldr	r3, [r7, #4]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <_close>:
  }
  return len;
}

int _close(int file)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021a4:	605a      	str	r2, [r3, #4]
  return 0;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <_isatty>:

int _isatty(int file)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021bc:	2301      	movs	r3, #1
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b085      	sub	sp, #20
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ec:	4a14      	ldr	r2, [pc, #80]	@ (8002240 <_sbrk+0x5c>)
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <_sbrk+0x60>)
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d102      	bne.n	8002206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <_sbrk+0x64>)
 8002202:	4a12      	ldr	r2, [pc, #72]	@ (800224c <_sbrk+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d207      	bcs.n	8002224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002214:	f00a f8ce 	bl	800c3b4 <__errno>
 8002218:	4603      	mov	r3, r0
 800221a:	220c      	movs	r2, #12
 800221c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	e009      	b.n	8002238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <_sbrk+0x64>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800222a:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <_sbrk+0x64>)
 8002234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20030000 	.word	0x20030000
 8002244:	00000400 	.word	0x00000400
 8002248:	20000454 	.word	0x20000454
 800224c:	200005a8 	.word	0x200005a8

08002250 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002254:	4b24      	ldr	r3, [pc, #144]	@ (80022e8 <SystemInit+0x98>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225a:	4a23      	ldr	r2, [pc, #140]	@ (80022e8 <SystemInit+0x98>)
 800225c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002278:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800227c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800227e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002288:	4b18      	ldr	r3, [pc, #96]	@ (80022ec <SystemInit+0x9c>)
 800228a:	4013      	ands	r3, r2
 800228c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800228e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002292:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002296:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800229a:	f023 0305 	bic.w	r3, r3, #5
 800229e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80022a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ae:	f023 0301 	bic.w	r3, r3, #1
 80022b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80022b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ba:	4a0d      	ldr	r2, [pc, #52]	@ (80022f0 <SystemInit+0xa0>)
 80022bc:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80022be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c2:	4a0b      	ldr	r2, [pc, #44]	@ (80022f0 <SystemInit+0xa0>)
 80022c4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80022d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022da:	2200      	movs	r2, #0
 80022dc:	619a      	str	r2, [r3, #24]
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000ed00 	.word	0xe000ed00
 80022ec:	faf6fefb 	.word	0xfaf6fefb
 80022f0:	22041000 	.word	0x22041000

080022f4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80022f4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f8:	3304      	adds	r3, #4

080022fa <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022fa:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80022fe:	d3f9      	bcc.n	80022f4 <CopyDataInit>
  bx lr
 8002300:	4770      	bx	lr

08002302 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002302:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002304:	3004      	adds	r0, #4

08002306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002306:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002308:	d3fb      	bcc.n	8002302 <FillZerobss>
  bx lr
 800230a:	4770      	bx	lr

0800230c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800230c:	480c      	ldr	r0, [pc, #48]	@ (8002340 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800230e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002310:	f7ff ff9e 	bl	8002250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002314:	480b      	ldr	r0, [pc, #44]	@ (8002344 <LoopForever+0x6>)
 8002316:	490c      	ldr	r1, [pc, #48]	@ (8002348 <LoopForever+0xa>)
 8002318:	4a0c      	ldr	r2, [pc, #48]	@ (800234c <LoopForever+0xe>)
 800231a:	2300      	movs	r3, #0
 800231c:	f7ff ffed 	bl	80022fa <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002320:	480b      	ldr	r0, [pc, #44]	@ (8002350 <LoopForever+0x12>)
 8002322:	490c      	ldr	r1, [pc, #48]	@ (8002354 <LoopForever+0x16>)
 8002324:	4a0c      	ldr	r2, [pc, #48]	@ (8002358 <LoopForever+0x1a>)
 8002326:	2300      	movs	r3, #0
 8002328:	f7ff ffe7 	bl	80022fa <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800232c:	480b      	ldr	r0, [pc, #44]	@ (800235c <LoopForever+0x1e>)
 800232e:	490c      	ldr	r1, [pc, #48]	@ (8002360 <LoopForever+0x22>)
 8002330:	2300      	movs	r3, #0
 8002332:	f7ff ffe8 	bl	8002306 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002336:	f00a f843 	bl	800c3c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800233a:	f7ff f9a9 	bl	8001690 <main>

0800233e <LoopForever>:

LoopForever:
  b LoopForever
 800233e:	e7fe      	b.n	800233e <LoopForever>
  ldr   r0, =_estack
 8002340:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002344:	20000008 	.word	0x20000008
 8002348:	200001e0 	.word	0x200001e0
 800234c:	0800eb14 	.word	0x0800eb14
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002350:	20030000 	.word	0x20030000
 8002354:	20030000 	.word	0x20030000
 8002358:	0800ecec 	.word	0x0800ecec
  INIT_BSS _sbss, _ebss
 800235c:	200001e0 	.word	0x200001e0
 8002360:	200005a8 	.word	0x200005a8

08002364 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002364:	e7fe      	b.n	8002364 <ADC1_IRQHandler>
	...

08002368 <DWT_DelayInit>:
 *      Author: pzaragoza
 */

#include "DS18B20.h"

static inline uint8_t DWT_DelayInit(void) {
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800236c:	4b0e      	ldr	r3, [pc, #56]	@ (80023a8 <DWT_DelayInit+0x40>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	4a0d      	ldr	r2, [pc, #52]	@ (80023a8 <DWT_DelayInit+0x40>)
 8002372:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002376:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8002378:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <DWT_DelayInit+0x44>)
 800237a:	2200      	movs	r2, #0
 800237c:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <DWT_DelayInit+0x44>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <DWT_DelayInit+0x44>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6013      	str	r3, [r2, #0]

    __NOP();
 800238a:	bf00      	nop
    __NOP();
 800238c:	bf00      	nop
    __NOP();
 800238e:	bf00      	nop

    if(DWT->CYCCNT) return 1;
 8002390:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <DWT_DelayInit+0x44>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <DWT_DelayInit+0x34>
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <DWT_DelayInit+0x36>
    else return 0;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	e000edf0 	.word	0xe000edf0
 80023ac:	e0001000 	.word	0xe0001000

080023b0 <delay_us>:

static inline void delay_us(uint32_t us) {
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock/1000000) * us;
 80023b8:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <delay_us+0x40>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a0d      	ldr	r2, [pc, #52]	@ (80023f4 <delay_us+0x44>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	0c9a      	lsrs	r2, r3, #18
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	fb02 f303 	mul.w	r3, r2, r3
 80023ca:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 80023cc:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <delay_us+0x48>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 80023d2:	bf00      	nop
 80023d4:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <delay_us+0x48>)
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d8f8      	bhi.n	80023d4 <delay_us+0x24>
}
 80023e2:	bf00      	nop
 80023e4:	bf00      	nop
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	2000000c 	.word	0x2000000c
 80023f4:	431bde83 	.word	0x431bde83
 80023f8:	e0001000 	.word	0xe0001000

080023fc <releasePin>:

static inline void releasePin(GPIO_TypeDef *port, uint16_t pin) {
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8002408:	887b      	ldrh	r3, [r7, #2]
 800240a:	2201      	movs	r2, #1
 800240c:	4619      	mov	r1, r3
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f002 fa52 	bl	80048b8 <HAL_GPIO_WritePin>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <pullLowPin>:

static inline void pullLowPin(GPIO_TypeDef *port, uint16_t pin) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8002428:	887b      	ldrh	r3, [r7, #2]
 800242a:	2200      	movs	r2, #0
 800242c:	4619      	mov	r1, r3
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f002 fa42 	bl	80048b8 <HAL_GPIO_WritePin>
}
 8002434:	bf00      	nop
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <readPin>:

static inline uint8_t readPin(GPIO_TypeDef *port, uint16_t pin) {
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
    return (uint8_t)HAL_GPIO_ReadPin(port, pin);
 8002448:	887b      	ldrh	r3, [r7, #2]
 800244a:	4619      	mov	r1, r3
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f002 fa1b 	bl	8004888 <HAL_GPIO_ReadPin>
 8002452:	4603      	mov	r3, r0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <resetPresence>:

static uint8_t resetPresence(GPIO_TypeDef *port, uint16_t pin) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	807b      	strh	r3, [r7, #2]
	releasePin(port, pin);
 8002468:	887b      	ldrh	r3, [r7, #2]
 800246a:	4619      	mov	r1, r3
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7ff ffc5 	bl	80023fc <releasePin>
	delay_us(10);
 8002472:	200a      	movs	r0, #10
 8002474:	f7ff ff9c 	bl	80023b0 <delay_us>
	if (!readPin(port, pin)) return 0;
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	4619      	mov	r1, r3
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7ff ffdd 	bl	800243c <readPin>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <resetPresence+0x30>
 8002488:	2300      	movs	r3, #0
 800248a:	e021      	b.n	80024d0 <resetPresence+0x74>

	pullLowPin(port, pin);
 800248c:	887b      	ldrh	r3, [r7, #2]
 800248e:	4619      	mov	r1, r3
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff ffc3 	bl	800241c <pullLowPin>
    delay_us(480);
 8002496:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 800249a:	f7ff ff89 	bl	80023b0 <delay_us>

    releasePin(port, pin);
 800249e:	887b      	ldrh	r3, [r7, #2]
 80024a0:	4619      	mov	r1, r3
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff ffaa 	bl	80023fc <releasePin>
    delay_us(70);
 80024a8:	2046      	movs	r0, #70	@ 0x46
 80024aa:	f7ff ff81 	bl	80023b0 <delay_us>

    uint8_t presence = (readPin(port, pin) == 0); // 0 means presence pulse
 80024ae:	887b      	ldrh	r3, [r7, #2]
 80024b0:	4619      	mov	r1, r3
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ffc2 	bl	800243c <readPin>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	bf0c      	ite	eq
 80024be:	2301      	moveq	r3, #1
 80024c0:	2300      	movne	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	73fb      	strb	r3, [r7, #15]
    delay_us(410);
 80024c6:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 80024ca:	f7ff ff71 	bl	80023b0 <delay_us>

    return presence;
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <writeBit>:

static void writeBit(GPIO_TypeDef *port, uint16_t pin, uint8_t bit) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	807b      	strh	r3, [r7, #2]
 80024e4:	4613      	mov	r3, r2
 80024e6:	707b      	strb	r3, [r7, #1]
    if (bit){
 80024e8:	787b      	ldrb	r3, [r7, #1]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d010      	beq.n	8002510 <writeBit+0x38>
    	pullLowPin(port, pin);
 80024ee:	887b      	ldrh	r3, [r7, #2]
 80024f0:	4619      	mov	r1, r3
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff ff92 	bl	800241c <pullLowPin>
        delay_us(10);
 80024f8:	200a      	movs	r0, #10
 80024fa:	f7ff ff59 	bl	80023b0 <delay_us>

        releasePin(port, pin);
 80024fe:	887b      	ldrh	r3, [r7, #2]
 8002500:	4619      	mov	r1, r3
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7ff ff7a 	bl	80023fc <releasePin>
        delay_us(55);
 8002508:	2037      	movs	r0, #55	@ 0x37
 800250a:	f7ff ff51 	bl	80023b0 <delay_us>
        delay_us(65);

        releasePin(port, pin);
        delay_us(5);
    }
}
 800250e:	e00f      	b.n	8002530 <writeBit+0x58>
    	pullLowPin(port, pin);
 8002510:	887b      	ldrh	r3, [r7, #2]
 8002512:	4619      	mov	r1, r3
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff ff81 	bl	800241c <pullLowPin>
        delay_us(65);
 800251a:	2041      	movs	r0, #65	@ 0x41
 800251c:	f7ff ff48 	bl	80023b0 <delay_us>
        releasePin(port, pin);
 8002520:	887b      	ldrh	r3, [r7, #2]
 8002522:	4619      	mov	r1, r3
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ff69 	bl	80023fc <releasePin>
        delay_us(5);
 800252a:	2005      	movs	r0, #5
 800252c:	f7ff ff40 	bl	80023b0 <delay_us>
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <readBit>:

static uint8_t readBit(GPIO_TypeDef *port, uint16_t pin) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]
    pullLowPin(port, pin);
 8002544:	887b      	ldrh	r3, [r7, #2]
 8002546:	4619      	mov	r1, r3
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff67 	bl	800241c <pullLowPin>
    delay_us(3);
 800254e:	2003      	movs	r0, #3
 8002550:	f7ff ff2e 	bl	80023b0 <delay_us>

    releasePin(port, pin);
 8002554:	887b      	ldrh	r3, [r7, #2]
 8002556:	4619      	mov	r1, r3
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff4f 	bl	80023fc <releasePin>
    delay_us(10);
 800255e:	200a      	movs	r0, #10
 8002560:	f7ff ff26 	bl	80023b0 <delay_us>

    uint8_t b = readPin(port, pin);
 8002564:	887b      	ldrh	r3, [r7, #2]
 8002566:	4619      	mov	r1, r3
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff67 	bl	800243c <readPin>
 800256e:	4603      	mov	r3, r0
 8002570:	73fb      	strb	r3, [r7, #15]
    delay_us(53);
 8002572:	2035      	movs	r0, #53	@ 0x35
 8002574:	f7ff ff1c 	bl	80023b0 <delay_us>

    return b;
 8002578:	7bfb      	ldrb	r3, [r7, #15]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <writeByte>:

static void writeByte(GPIO_TypeDef *port, uint16_t pin, uint8_t val) {
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	460b      	mov	r3, r1
 800258c:	807b      	strh	r3, [r7, #2]
 800258e:	4613      	mov	r3, r2
 8002590:	707b      	strb	r3, [r7, #1]
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 8002592:	2301      	movs	r3, #1
 8002594:	73fb      	strb	r3, [r7, #15]
 8002596:	e011      	b.n	80025bc <writeByte+0x3a>
        writeBit(port, pin, (val & bitMask) ? 1:0);
 8002598:	787a      	ldrb	r2, [r7, #1]
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	4013      	ands	r3, r2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bf14      	ite	ne
 80025a4:	2301      	movne	r3, #1
 80025a6:	2300      	moveq	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	461a      	mov	r2, r3
 80025ac:	887b      	ldrh	r3, [r7, #2]
 80025ae:	4619      	mov	r1, r3
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff91 	bl	80024d8 <writeBit>
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1ea      	bne.n	8002598 <writeByte+0x16>
    }
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <readByte>:

static uint8_t readByte(GPIO_TypeDef *port, uint16_t pin) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]
    uint8_t r = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	73fb      	strb	r3, [r7, #15]

    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 80025dc:	2301      	movs	r3, #1
 80025de:	73bb      	strb	r3, [r7, #14]
 80025e0:	e014      	b.n	800260c <readByte+0x40>
        uint8_t b = readBit(port, pin);
 80025e2:	887b      	ldrh	r3, [r7, #2]
 80025e4:	4619      	mov	r1, r3
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff ffa6 	bl	8002538 <readBit>
 80025ec:	4603      	mov	r3, r0
 80025ee:	737b      	strb	r3, [r7, #13]
        r |= bitMask * b;
 80025f0:	7bba      	ldrb	r2, [r7, #14]
 80025f2:	7b7b      	ldrb	r3, [r7, #13]
 80025f4:	fb12 f303 	smulbb	r3, r2, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	b25a      	sxtb	r2, r3
 80025fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002600:	4313      	orrs	r3, r2
 8002602:	b25b      	sxtb	r3, r3
 8002604:	73fb      	strb	r3, [r7, #15]
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 8002606:	7bbb      	ldrb	r3, [r7, #14]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	73bb      	strb	r3, [r7, #14]
 800260c:	7bbb      	ldrb	r3, [r7, #14]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1e7      	bne.n	80025e2 <readByte+0x16>
    }

    return r;
 8002612:	7bfb      	ldrb	r3, [r7, #15]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <crc8>:

static uint8_t crc8(const uint8_t *data, uint8_t len) {
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]

    while (len--) {
 800262c:	e022      	b.n	8002674 <crc8+0x58>
        uint8_t inbyte = *data++;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	73bb      	strb	r3, [r7, #14]

        for (uint8_t i = 8; i != 0; --i){
 8002638:	2308      	movs	r3, #8
 800263a:	737b      	strb	r3, [r7, #13]
 800263c:	e017      	b.n	800266e <crc8+0x52>
            uint8_t mix = (crc ^ inbyte) & 0x01;
 800263e:	7bfa      	ldrb	r2, [r7, #15]
 8002640:	7bbb      	ldrb	r3, [r7, #14]
 8002642:	4053      	eors	r3, r2
 8002644:	b2db      	uxtb	r3, r3
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	733b      	strb	r3, [r7, #12]
            crc >>= 1;
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
            if (mix) crc ^= 0x8C;
 8002652:	7b3b      	ldrb	r3, [r7, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d004      	beq.n	8002662 <crc8+0x46>
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 800265e:	43db      	mvns	r3, r3
 8002660:	73fb      	strb	r3, [r7, #15]
            inbyte >>= 1;
 8002662:	7bbb      	ldrb	r3, [r7, #14]
 8002664:	085b      	lsrs	r3, r3, #1
 8002666:	73bb      	strb	r3, [r7, #14]
        for (uint8_t i = 8; i != 0; --i){
 8002668:	7b7b      	ldrb	r3, [r7, #13]
 800266a:	3b01      	subs	r3, #1
 800266c:	737b      	strb	r3, [r7, #13]
 800266e:	7b7b      	ldrb	r3, [r7, #13]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1e4      	bne.n	800263e <crc8+0x22>
    while (len--) {
 8002674:	78fb      	ldrb	r3, [r7, #3]
 8002676:	1e5a      	subs	r2, r3, #1
 8002678:	70fa      	strb	r2, [r7, #3]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1d7      	bne.n	800262e <crc8+0x12>
        }
    }

    return crc;
 800267e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <DS18B20_Init>:

HAL_StatusTypeDef DS18B20_Init(DS18B20_t *dev) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	if (!DWT_DelayInit()) return HAL_ERROR;
 8002694:	f7ff fe68 	bl	8002368 <DWT_DelayInit>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <DS18B20_Init+0x16>
 800269e:	2301      	movs	r3, #1
 80026a0:	e040      	b.n	8002724 <DS18B20_Init+0x98>
    releasePin(dev->port, dev->pin);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	889b      	ldrh	r3, [r3, #4]
 80026aa:	4619      	mov	r1, r3
 80026ac:	4610      	mov	r0, r2
 80026ae:	f7ff fea5 	bl	80023fc <releasePin>

    if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	889b      	ldrh	r3, [r3, #4]
 80026ba:	4619      	mov	r1, r3
 80026bc:	4610      	mov	r0, r2
 80026be:	f7ff fecd 	bl	800245c <resetPresence>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <DS18B20_Init+0x40>
 80026c8:	2301      	movs	r3, #1
 80026ca:	e02b      	b.n	8002724 <DS18B20_Init+0x98>

    uint8_t cfg = (uint8_t)dev->resolution;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	799b      	ldrb	r3, [r3, #6]
 80026d0:	73fb      	strb	r3, [r7, #15]

	writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	889b      	ldrh	r3, [r3, #4]
 80026da:	22cc      	movs	r2, #204	@ 0xcc
 80026dc:	4619      	mov	r1, r3
 80026de:	f7ff ff50 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_WRITE_SCRATCH);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	889b      	ldrh	r3, [r3, #4]
 80026ea:	224e      	movs	r2, #78	@ 0x4e
 80026ec:	4619      	mov	r1, r3
 80026ee:	f7ff ff48 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, 0x00); // TH
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6818      	ldr	r0, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	889b      	ldrh	r3, [r3, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	4619      	mov	r1, r3
 80026fe:	f7ff ff40 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, 0x00); // TL
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	889b      	ldrh	r3, [r3, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	4619      	mov	r1, r3
 800270e:	f7ff ff38 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, cfg);  // CONFIG
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	889b      	ldrh	r3, [r3, #4]
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	4619      	mov	r1, r3
 800271e:	f7ff ff30 	bl	8002582 <writeByte>

	return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <DS18B20_ReadTemperature>:

HAL_StatusTypeDef DS18B20_ReadTemperature(DS18B20_t *dev, float *temp_c){
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
	// Transaccin 1: iniciar conversin
	if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	889b      	ldrh	r3, [r3, #4]
 800273e:	4619      	mov	r1, r3
 8002740:	4610      	mov	r0, r2
 8002742:	f7ff fe8b 	bl	800245c <resetPresence>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d101      	bne.n	8002750 <DS18B20_ReadTemperature+0x24>
 800274c:	2301      	movs	r3, #1
 800274e:	e09d      	b.n	800288c <DS18B20_ReadTemperature+0x160>

	writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	889b      	ldrh	r3, [r3, #4]
 8002758:	22cc      	movs	r2, #204	@ 0xcc
 800275a:	4619      	mov	r1, r3
 800275c:	f7ff ff11 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_CONVERT_T);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	889b      	ldrh	r3, [r3, #4]
 8002768:	2244      	movs	r2, #68	@ 0x44
 800276a:	4619      	mov	r1, r3
 800276c:	f7ff ff09 	bl	8002582 <writeByte>

	// Espera por fin de conversin
    int32_t timeout_ms;
    switch (dev->resolution){
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	799b      	ldrb	r3, [r3, #6]
 8002774:	2b5f      	cmp	r3, #95	@ 0x5f
 8002776:	d00c      	beq.n	8002792 <DS18B20_ReadTemperature+0x66>
 8002778:	2b5f      	cmp	r3, #95	@ 0x5f
 800277a:	dc0e      	bgt.n	800279a <DS18B20_ReadTemperature+0x6e>
 800277c:	2b1f      	cmp	r3, #31
 800277e:	d002      	beq.n	8002786 <DS18B20_ReadTemperature+0x5a>
 8002780:	2b3f      	cmp	r3, #63	@ 0x3f
 8002782:	d003      	beq.n	800278c <DS18B20_ReadTemperature+0x60>
 8002784:	e009      	b.n	800279a <DS18B20_ReadTemperature+0x6e>
        case DS18B20_RES_9_BIT:  timeout_ms = 94;  break;
 8002786:	235e      	movs	r3, #94	@ 0x5e
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	e00a      	b.n	80027a2 <DS18B20_ReadTemperature+0x76>
        case DS18B20_RES_10_BIT: timeout_ms = 188; break;
 800278c:	23bc      	movs	r3, #188	@ 0xbc
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	e007      	b.n	80027a2 <DS18B20_ReadTemperature+0x76>
        case DS18B20_RES_11_BIT: timeout_ms = 375; break;
 8002792:	f240 1377 	movw	r3, #375	@ 0x177
 8002796:	61fb      	str	r3, [r7, #28]
 8002798:	e003      	b.n	80027a2 <DS18B20_ReadTemperature+0x76>
        default:                 timeout_ms = 750; break;
 800279a:	f240 23ee 	movw	r3, #750	@ 0x2ee
 800279e:	61fb      	str	r3, [r7, #28]
 80027a0:	bf00      	nop
    }

    while (timeout_ms--) {
 80027a2:	e00d      	b.n	80027c0 <DS18B20_ReadTemperature+0x94>
		if (readBit(dev->port, dev->pin)) break;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	889b      	ldrh	r3, [r3, #4]
 80027ac:	4619      	mov	r1, r3
 80027ae:	4610      	mov	r0, r2
 80027b0:	f7ff fec2 	bl	8002538 <readBit>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d108      	bne.n	80027cc <DS18B20_ReadTemperature+0xa0>
		HAL_Delay(1);
 80027ba:	2001      	movs	r0, #1
 80027bc:	f000 f8f2 	bl	80029a4 <HAL_Delay>
    while (timeout_ms--) {
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	1e5a      	subs	r2, r3, #1
 80027c4:	61fa      	str	r2, [r7, #28]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ec      	bne.n	80027a4 <DS18B20_ReadTemperature+0x78>
 80027ca:	e000      	b.n	80027ce <DS18B20_ReadTemperature+0xa2>
		if (readBit(dev->port, dev->pin)) break;
 80027cc:	bf00      	nop
	}
    if (timeout_ms <= 0) return HAL_ERROR;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	dc01      	bgt.n	80027d8 <DS18B20_ReadTemperature+0xac>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e059      	b.n	800288c <DS18B20_ReadTemperature+0x160>

    // Transaccin 2: leer scratchpad
    if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	889b      	ldrh	r3, [r3, #4]
 80027e0:	4619      	mov	r1, r3
 80027e2:	4610      	mov	r0, r2
 80027e4:	f7ff fe3a 	bl	800245c <resetPresence>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <DS18B20_ReadTemperature+0xc6>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e04c      	b.n	800288c <DS18B20_ReadTemperature+0x160>

    writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	889b      	ldrh	r3, [r3, #4]
 80027fa:	22cc      	movs	r2, #204	@ 0xcc
 80027fc:	4619      	mov	r1, r3
 80027fe:	f7ff fec0 	bl	8002582 <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_READ_SCRATCH);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6818      	ldr	r0, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	889b      	ldrh	r3, [r3, #4]
 800280a:	22be      	movs	r2, #190	@ 0xbe
 800280c:	4619      	mov	r1, r3
 800280e:	f7ff feb8 	bl	8002582 <writeByte>

    uint8_t scratch[9];
	for (int i = 0; i < 9; ++i) scratch[i] = readByte(dev->port, dev->pin);
 8002812:	2300      	movs	r3, #0
 8002814:	61bb      	str	r3, [r7, #24]
 8002816:	e012      	b.n	800283e <DS18B20_ReadTemperature+0x112>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	889b      	ldrh	r3, [r3, #4]
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f7ff fed2 	bl	80025cc <readByte>
 8002828:	4603      	mov	r3, r0
 800282a:	4619      	mov	r1, r3
 800282c:	f107 0208 	add.w	r2, r7, #8
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	4413      	add	r3, r2
 8002834:	460a      	mov	r2, r1
 8002836:	701a      	strb	r2, [r3, #0]
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	3301      	adds	r3, #1
 800283c:	61bb      	str	r3, [r7, #24]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	2b08      	cmp	r3, #8
 8002842:	dde9      	ble.n	8002818 <DS18B20_ReadTemperature+0xec>

	// CRC Dallas/Maxim
	uint8_t crc = crc8(scratch, 8);
 8002844:	f107 0308 	add.w	r3, r7, #8
 8002848:	2108      	movs	r1, #8
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff fee6 	bl	800261c <crc8>
 8002850:	4603      	mov	r3, r0
 8002852:	75fb      	strb	r3, [r7, #23]
	if (crc != scratch[8]) return HAL_ERROR;
 8002854:	7c3b      	ldrb	r3, [r7, #16]
 8002856:	7dfa      	ldrb	r2, [r7, #23]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <DS18B20_ReadTemperature+0x134>
 800285c:	2301      	movs	r3, #1
 800285e:	e015      	b.n	800288c <DS18B20_ReadTemperature+0x160>

	// Conversin a C
    int16_t raw = (int16_t)((scratch[1] << 8) | scratch[0]);
 8002860:	7a7b      	ldrb	r3, [r7, #9]
 8002862:	b21b      	sxth	r3, r3
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	b21a      	sxth	r2, r3
 8002868:	7a3b      	ldrb	r3, [r7, #8]
 800286a:	b21b      	sxth	r3, r3
 800286c:	4313      	orrs	r3, r2
 800286e:	82bb      	strh	r3, [r7, #20]
    *temp_c = (float)raw * 0.0625f;
 8002870:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002874:	ee07 3a90 	vmov	s15, r3
 8002878:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800287c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002894 <DS18B20_ReadTemperature+0x168>
 8002880:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	3d800000 	.word	0x3d800000

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a2:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <HAL_Init+0x3c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a0b      	ldr	r2, [pc, #44]	@ (80028d4 <HAL_Init+0x3c>)
 80028a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ae:	2003      	movs	r0, #3
 80028b0:	f001 fc9e 	bl	80041f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028b4:	2000      	movs	r0, #0
 80028b6:	f000 f80f 	bl	80028d8 <HAL_InitTick>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d002      	beq.n	80028c6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	71fb      	strb	r3, [r7, #7]
 80028c4:	e001      	b.n	80028ca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028c6:	f7ff fa44 	bl	8001d52 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028ca:	79fb      	ldrb	r3, [r7, #7]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	58004000 	.word	0x58004000

080028d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80028e4:	4b17      	ldr	r3, [pc, #92]	@ (8002944 <HAL_InitTick+0x6c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d024      	beq.n	8002936 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80028ec:	f004 f9b2 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b14      	ldr	r3, [pc, #80]	@ (8002944 <HAL_InitTick+0x6c>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	4619      	mov	r1, r3
 80028f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8002900:	fbb2 f3f3 	udiv	r3, r2, r3
 8002904:	4618      	mov	r0, r3
 8002906:	f001 fca6 	bl	8004256 <HAL_SYSTICK_Config>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10f      	bne.n	8002930 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	d809      	bhi.n	800292a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002916:	2200      	movs	r2, #0
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	f04f 30ff 	mov.w	r0, #4294967295
 800291e:	f001 fc72 	bl	8004206 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002922:	4a09      	ldr	r2, [pc, #36]	@ (8002948 <HAL_InitTick+0x70>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	e007      	b.n	800293a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	73fb      	strb	r3, [r7, #15]
 800292e:	e004      	b.n	800293a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
 8002934:	e001      	b.n	800293a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800293a:	7bfb      	ldrb	r3, [r7, #15]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000014 	.word	0x20000014
 8002948:	20000010 	.word	0x20000010

0800294c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <HAL_IncTick+0x20>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <HAL_IncTick+0x24>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4413      	add	r3, r2
 800295c:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <HAL_IncTick+0x24>)
 800295e:	6013      	str	r3, [r2, #0]
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000014 	.word	0x20000014
 8002970:	20000458 	.word	0x20000458

08002974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return uwTick;
 8002978:	4b03      	ldr	r3, [pc, #12]	@ (8002988 <HAL_GetTick+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000458 	.word	0x20000458

0800298c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002990:	4b03      	ldr	r3, [pc, #12]	@ (80029a0 <HAL_GetTickPrio+0x14>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000010 	.word	0x20000010

080029a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7ff ffe2 	bl	8002974 <HAL_GetTick>
 80029b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029bc:	d005      	beq.n	80029ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029be:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <HAL_Delay+0x44>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029ca:	bf00      	nop
 80029cc:	f7ff ffd2 	bl	8002974 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d8f7      	bhi.n	80029cc <HAL_Delay+0x28>
  {
  }
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000014 	.word	0x20000014

080029ec <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80029f0:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <HAL_SuspendTick+0x1c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <HAL_SuspendTick+0x1c>)
 80029f6:	f023 0302 	bic.w	r3, r3, #2
 80029fa:	6013      	str	r3, [r2, #0]
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000e010 	.word	0xe000e010

08002a0c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_ResumeTick+0x1c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a04      	ldr	r2, [pc, #16]	@ (8002a28 <HAL_ResumeTick+0x1c>)
 8002a16:	f043 0302 	orr.w	r3, r3, #2
 8002a1a:	6013      	str	r3, [r2, #0]
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000e010 	.word	0xe000e010

08002a2c <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b087      	sub	sp, #28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	3360      	adds	r3, #96	@ 0x60
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	4413      	add	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b08      	ldr	r3, [pc, #32]	@ (8002ad8 <LL_ADC_SetOffset+0x44>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002acc:	bf00      	nop
 8002ace:	371c      	adds	r7, #28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	03fff000 	.word	0x03fff000

08002adc <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3360      	adds	r3, #96	@ 0x60
 8002aea:	461a      	mov	r2, r3
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b087      	sub	sp, #28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	3360      	adds	r3, #96	@ 0x60
 8002b18:	461a      	mov	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b32:	bf00      	nop
 8002b34:	371c      	adds	r7, #28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b56:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	3330      	adds	r3, #48	@ 0x30
 8002b74:	461a      	mov	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	0a1b      	lsrs	r3, r3, #8
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	f003 030c 	and.w	r3, r3, #12
 8002b80:	4413      	add	r3, r2
 8002b82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	211f      	movs	r1, #31
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	401a      	ands	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	0e9b      	lsrs	r3, r3, #26
 8002b9c:	f003 011f 	and.w	r1, r3, #31
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8002baa:	431a      	orrs	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002bb0:	bf00      	nop
 8002bb2:	371c      	adds	r7, #28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3314      	adds	r3, #20
 8002bcc:	461a      	mov	r2, r3
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	0e5b      	lsrs	r3, r3, #25
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	4413      	add	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	0d1b      	lsrs	r3, r3, #20
 8002be4:	f003 031f 	and.w	r3, r3, #31
 8002be8:	2107      	movs	r1, #7
 8002bea:	fa01 f303 	lsl.w	r3, r1, r3
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	401a      	ands	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	0d1b      	lsrs	r3, r3, #20
 8002bf6:	f003 031f 	and.w	r3, r3, #31
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	431a      	orrs	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002c06:	bf00      	nop
 8002c08:	371c      	adds	r7, #28
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	401a      	ands	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0318 	and.w	r3, r3, #24
 8002c36:	4908      	ldr	r1, [pc, #32]	@ (8002c58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c38:	40d9      	lsrs	r1, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	400b      	ands	r3, r1
 8002c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c42:	431a      	orrs	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002c4a:	bf00      	nop
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	0007ffff 	.word	0x0007ffff

08002c5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6093      	str	r3, [r2, #8]
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c94:	d101      	bne.n	8002c9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002cb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cbc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ce4:	d101      	bne.n	8002cea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d0c:	f043 0201 	orr.w	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d34:	f043 0202 	orr.w	r2, r3, #2
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <LL_ADC_IsEnabled+0x18>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e000      	b.n	8002d62 <LL_ADC_IsEnabled+0x1a>
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d101      	bne.n	8002d86 <LL_ADC_IsDisableOngoing+0x18>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <LL_ADC_IsDisableOngoing+0x1a>
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002da4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002da8:	f043 0204 	orr.w	r2, r3, #4
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002dcc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002dd0:	f043 0210 	orr.w	r2, r3, #16
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d101      	bne.n	8002dfc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e000      	b.n	8002dfe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e1a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e1e:	f043 0220 	orr.w	r2, r3, #32
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d101      	bne.n	8002e4a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e60:	2300      	movs	r3, #0
 8002e62:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e12e      	b.n	80030d4 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d109      	bne.n	8002e98 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7fe ff6b 	bl	8001d60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff feef 	bl	8002c80 <LL_ADC_IsDeepPowerDownEnabled>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d004      	beq.n	8002eb2 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fed5 	bl	8002c5c <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff ff0a 	bl	8002cd0 <LL_ADC_IsInternalRegulatorEnabled>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d115      	bne.n	8002eee <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff feee 	bl	8002ca8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ecc:	4b83      	ldr	r3, [pc, #524]	@ (80030dc <HAL_ADC_Init+0x284>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	099b      	lsrs	r3, r3, #6
 8002ed2:	4a83      	ldr	r2, [pc, #524]	@ (80030e0 <HAL_ADC_Init+0x288>)
 8002ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed8:	099b      	lsrs	r3, r3, #6
 8002eda:	3301      	adds	r3, #1
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ee0:	e002      	b.n	8002ee8 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f9      	bne.n	8002ee2 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff feec 	bl	8002cd0 <LL_ADC_IsInternalRegulatorEnabled>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10d      	bne.n	8002f1a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f02:	f043 0210 	orr.w	r2, r3, #16
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	f043 0201 	orr.w	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff60 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8002f24:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f040 80c7 	bne.w	80030c2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f040 80c3 	bne.w	80030c2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f40:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f44:	f043 0202 	orr.w	r2, r3, #2
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fef9 	bl	8002d48 <LL_ADC_IsEnabled>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10b      	bne.n	8002f74 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f5c:	4861      	ldr	r0, [pc, #388]	@ (80030e4 <HAL_ADC_Init+0x28c>)
 8002f5e:	f7ff fef3 	bl	8002d48 <LL_ADC_IsEnabled>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d105      	bne.n	8002f74 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	485e      	ldr	r0, [pc, #376]	@ (80030e8 <HAL_ADC_Init+0x290>)
 8002f70:	f7ff fd5c 	bl	8002a2c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	7e5b      	ldrb	r3, [r3, #25]
 8002f78:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f7e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002f84:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002f8a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f92:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002f94:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d106      	bne.n	8002fb4 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	3b01      	subs	r3, #1
 8002fac:	045b      	lsls	r3, r3, #17
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d009      	beq.n	8002fd0 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	4b45      	ldr	r3, [pc, #276]	@ (80030ec <HAL_ADC_Init+0x294>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6812      	ldr	r2, [r2, #0]
 8002fde:	69b9      	ldr	r1, [r7, #24]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fefb 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8002fee:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff1c 	bl	8002e32 <LL_ADC_INJ_IsConversionOngoing>
 8002ffa:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d13d      	bne.n	800307e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d13a      	bne.n	800307e <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800300c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003014:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003024:	f023 0302 	bic.w	r3, r3, #2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6812      	ldr	r2, [r2, #0]
 800302c:	69b9      	ldr	r1, [r7, #24]
 800302e:	430b      	orrs	r3, r1
 8003030:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003038:	2b01      	cmp	r3, #1
 800303a:	d118      	bne.n	800306e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003046:	f023 0304 	bic.w	r3, r3, #4
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003052:	4311      	orrs	r1, r2
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003058:	4311      	orrs	r1, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800305e:	430a      	orrs	r2, r1
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	611a      	str	r2, [r3, #16]
 800306c:	e007      	b.n	800307e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0201 	bic.w	r2, r2, #1
 800307c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d10c      	bne.n	80030a0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	f023 010f 	bic.w	r1, r3, #15
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	1e5a      	subs	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	631a      	str	r2, [r3, #48]	@ 0x30
 800309e:	e007      	b.n	80030b0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 020f 	bic.w	r2, r2, #15
 80030ae:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b4:	f023 0303 	bic.w	r3, r3, #3
 80030b8:	f043 0201 	orr.w	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	655a      	str	r2, [r3, #84]	@ 0x54
 80030c0:	e007      	b.n	80030d2 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c6:	f043 0210 	orr.w	r2, r3, #16
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3720      	adds	r7, #32
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	053e2d63 	.word	0x053e2d63
 80030e4:	50040000 	.word	0x50040000
 80030e8:	50040300 	.word	0x50040300
 80030ec:	fff0c007 	.word	0xfff0c007

080030f0 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e118      	b.n	8003334 <HAL_ADC_DeInit+0x244>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003106:	f043 0202 	orr.w	r2, r3, #2
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going */
#if  defined(ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800310e:	2103      	movs	r1, #3
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 fe07 	bl	8003d24 <ADC_ConversionStop>
 8003116:	4603      	mov	r3, r0
 8003118:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68da      	ldr	r2, [r3, #12]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003128:	60da      	str	r2, [r3, #12]
#endif

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800312a:	7bfb      	ldrb	r3, [r7, #15]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10a      	bne.n	8003146 <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 ff2d 	bl	8003f90 <ADC_Disable>
 8003136:	4603      	mov	r3, r0
 8003138:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800313a:	7bfb      	ldrb	r3, [r7, #15]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d102      	bne.n	8003146 <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Reset register IER */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
                              ADC_IT_EOCAL | ADC_IT_CCRDY));
#else
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 62fc 	bic.w	r2, r2, #2016	@ 0x7e0
 8003154:	605a      	str	r2, [r3, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC | ADC_IT_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOS   | ADC_IT_EOC  | ADC_IT_OVR   |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 021f 	bic.w	r2, r2, #31
 8003164:	605a      	str	r2, [r3, #4]
  /* Reset register ISR */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
                              ADC_FLAG_EOCAL | ADC_FLAG_CCRDY));
#else
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800316e:	601a      	str	r2, [r3, #0]
                              ADC_FLAG_JEOS  | ADC_FLAG_JEOC | ADC_FLAG_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOS   | ADC_FLAG_EOC  | ADC_FLAG_OVR  |
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	221f      	movs	r2, #31
 8003176:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8003186:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003196:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68d9      	ldr	r1, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4b66      	ldr	r3, [pc, #408]	@ (800333c <HAL_ADC_DeInit+0x24c>)
 80031a4:	400b      	ands	r3, r1
 80031a6:	60d3      	str	r3, [r2, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80031b6:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031c6:	f023 0307 	bic.w	r3, r3, #7
 80031ca:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80031da:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699a      	ldr	r2, [r3, #24]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 80031ea:	619a      	str	r2, [r3, #24]
            ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
            ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

  /* Reset register TR1 */
  CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6a1a      	ldr	r2, [r3, #32]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80031fa:	621a      	str	r2, [r3, #32]

  /* Reset register TR2 */
  CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 800320a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register TR3 */
  CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 800321a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	4b46      	ldr	r3, [pc, #280]	@ (8003340 <HAL_ADC_DeInit+0x250>)
 8003228:	400b      	ands	r3, r1
 800322a:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	4b43      	ldr	r3, [pc, #268]	@ (8003344 <HAL_ADC_DeInit+0x254>)
 8003238:	400b      	ands	r3, r1
 800323a:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	4b3f      	ldr	r3, [pc, #252]	@ (8003344 <HAL_ADC_DeInit+0x254>)
 8003248:	400b      	ands	r3, r1
 800324a:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	6812      	ldr	r2, [r2, #0]
 8003256:	f423 63fb 	bic.w	r3, r3, #2008	@ 0x7d8
 800325a:	f023 0307 	bic.w	r3, r3, #7
 800325e:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4b37      	ldr	r3, [pc, #220]	@ (8003348 <HAL_ADC_DeInit+0x258>)
 800326c:	400b      	ands	r3, r1
 800326e:	6613      	str	r3, [r2, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4b33      	ldr	r3, [pc, #204]	@ (8003348 <HAL_ADC_DeInit+0x258>)
 800327c:	400b      	ands	r3, r1
 800327e:	6653      	str	r3, [r2, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	4b2f      	ldr	r3, [pc, #188]	@ (8003348 <HAL_ADC_DeInit+0x258>)
 800328c:	400b      	ands	r3, r1
 800328e:	6693      	str	r3, [r2, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	4b2b      	ldr	r3, [pc, #172]	@ (8003348 <HAL_ADC_DeInit+0x258>)
 800329c:	400b      	ands	r3, r1
 800329e:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6812      	ldr	r2, [r2, #0]
 80032ac:	0cdb      	lsrs	r3, r3, #19
 80032ae:	04db      	lsls	r3, r3, #19
 80032b0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	0cdb      	lsrs	r3, r3, #19
 80032c2:	04db      	lsls	r3, r3, #19
 80032c4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	0cdb      	lsrs	r3, r3, #19
 80032d6:	04db      	lsls	r3, r3, #19
 80032d8:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 80032ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032f0:	4816      	ldr	r0, [pc, #88]	@ (800334c <HAL_ADC_DeInit+0x25c>)
 80032f2:	f7ff fd29 	bl	8002d48 <LL_ADC_IsEnabled>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <HAL_ADC_DeInit+0x21c>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 80032fc:	4b14      	ldr	r3, [pc, #80]	@ (8003350 <HAL_ADC_DeInit+0x260>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	4a13      	ldr	r2, [pc, #76]	@ (8003350 <HAL_ADC_DeInit+0x260>)
 8003302:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8003306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800330a:	6093      	str	r3, [r2, #8]

  /* DeInit the low level hardware: RCC clock, NVIC */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware: RCC clock, NVIC */
  HAL_ADC_MspDeInit(hadc);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7fe fd79 	bl	8001e04 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	659a      	str	r2, [r3, #88]	@ 0x58
#if  defined(ADC_SUPPORT_2_5_MSPS)
  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
#else
  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003332:	7bfb      	ldrb	r3, [r7, #15]
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	80008004 	.word	0x80008004
 8003340:	e0820830 	.word	0xe0820830
 8003344:	e0820820 	.word	0xe0820820
 8003348:	03fff000 	.word	0x03fff000
 800334c:	50040000 	.word	0x50040000
 8003350:	50040300 	.word	0x50040300

08003354 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff fd3f 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d140      	bne.n	80033ee <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_ADC_Start+0x26>
 8003376:	2302      	movs	r3, #2
 8003378:	e03c      	b.n	80033f4 <HAL_ADC_Start+0xa0>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 fd8a 	bl	8003e9c <ADC_Enable>
 8003388:	4603      	mov	r3, r0
 800338a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d128      	bne.n	80033e4 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003396:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800339a:	f023 0301 	bic.w	r3, r3, #1
 800339e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b2:	d106      	bne.n	80033c2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b8:	f023 0206 	bic.w	r2, r3, #6
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	659a      	str	r2, [r3, #88]	@ 0x58
 80033c0:	e002      	b.n	80033c8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	221c      	movs	r2, #28
 80033ce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fcd9 	bl	8002d94 <LL_ADC_REG_StartConversion>
 80033e2:	e006      	b.n	80033f2 <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80033ec:	e001      	b.n	80033f2 <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033ee:	2302      	movs	r3, #2
 80033f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80033f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_ADC_Stop+0x16>
 800340e:	2302      	movs	r3, #2
 8003410:	e023      	b.n	800345a <HAL_ADC_Stop+0x5e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800341a:	2103      	movs	r1, #3
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 fc81 	bl	8003d24 <ADC_ConversionStop>
 8003422:	4603      	mov	r3, r0
 8003424:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d111      	bne.n	8003450 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 fdaf 	bl	8003f90 <ADC_Disable>
 8003432:	4603      	mov	r3, r0
 8003434:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d109      	bne.n	8003450 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003440:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003458:	7bfb      	ldrb	r3, [r7, #15]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	2b08      	cmp	r3, #8
 8003472:	d102      	bne.n	800347a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003474:	2308      	movs	r3, #8
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e010      	b.n	800349c <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b00      	cmp	r3, #0
 8003486:	d007      	beq.n	8003498 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348c:	f043 0220 	orr.w	r2, r3, #32
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e06d      	b.n	8003574 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003498:	2304      	movs	r3, #4
 800349a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800349c:	f7ff fa6a 	bl	8002974 <HAL_GetTick>
 80034a0:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034a2:	e021      	b.n	80034e8 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034aa:	d01d      	beq.n	80034e8 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80034ac:	f7ff fa62 	bl	8002974 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d302      	bcc.n	80034c2 <HAL_ADC_PollForConversion+0x60>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d112      	bne.n	80034e8 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10b      	bne.n	80034e8 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d4:	f043 0204 	orr.w	r2, r3, #4
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e045      	b.n	8003574 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4013      	ands	r3, r2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0d6      	beq.n	80034a4 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fb19 	bl	8002b3e <LL_ADC_REG_IsTriggerSourceSWStart>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d01c      	beq.n	800354c <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7e5b      	ldrb	r3, [r3, #25]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d118      	bne.n	800354c <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b08      	cmp	r3, #8
 8003526:	d111      	bne.n	800354c <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003544:	f043 0201 	orr.w	r2, r3, #1
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2b08      	cmp	r3, #8
 8003550:	d104      	bne.n	800355c <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2208      	movs	r2, #8
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	e00a      	b.n	8003572 <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	220c      	movs	r2, #12
 8003570:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800358a:	4618      	mov	r0, r3
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b0b6      	sub	sp, #216	@ 0xd8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d101      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x22>
 80035b6:	2302      	movs	r3, #2
 80035b8:	e39f      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x762>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fc0c 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f040 8384 	bne.w	8003cdc <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6818      	ldr	r0, [r3, #0]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	461a      	mov	r2, r3
 80035e2:	f7ff fabf 	bl	8002b64 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff fbfa 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 80035f0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fc1a 	bl	8002e32 <LL_ADC_INJ_IsConversionOngoing>
 80035fe:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003602:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 81a6 	bne.w	8003958 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800360c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003610:	2b00      	cmp	r3, #0
 8003612:	f040 81a1 	bne.w	8003958 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6819      	ldr	r1, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	461a      	mov	r2, r3
 8003624:	f7ff faca 	bl	8002bbc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	08db      	lsrs	r3, r3, #3
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	2b04      	cmp	r3, #4
 8003648:	d00a      	beq.n	8003660 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	6919      	ldr	r1, [r3, #16]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800365a:	f7ff fa1b 	bl	8002a94 <LL_ADC_SetOffset>
 800365e:	e17b      	b.n	8003958 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2100      	movs	r1, #0
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff fa38 	bl	8002adc <LL_ADC_GetOffsetChannel>
 800366c:	4603      	mov	r3, r0
 800366e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10a      	bne.n	800368c <HAL_ADC_ConfigChannel+0xf4>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff fa2d 	bl	8002adc <LL_ADC_GetOffsetChannel>
 8003682:	4603      	mov	r3, r0
 8003684:	0e9b      	lsrs	r3, r3, #26
 8003686:	f003 021f 	and.w	r2, r3, #31
 800368a:	e01e      	b.n	80036ca <HAL_ADC_ConfigChannel+0x132>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2100      	movs	r1, #0
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fa22 	bl	8002adc <LL_ADC_GetOffsetChannel>
 8003698:	4603      	mov	r3, r0
 800369a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 80036ba:	2320      	movs	r3, #32
 80036bc:	e004      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 80036be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036c2:	fab3 f383 	clz	r3, r3
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	461a      	mov	r2, r3
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d105      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x14a>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	0e9b      	lsrs	r3, r3, #26
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	e018      	b.n	8003714 <HAL_ADC_ConfigChannel+0x17c>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036ee:	fa93 f3a3 	rbit	r3, r3
 80036f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80036f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80036fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8003706:	2320      	movs	r3, #32
 8003708:	e004      	b.n	8003714 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 800370a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800370e:	fab3 f383 	clz	r3, r3
 8003712:	b2db      	uxtb	r3, r3
 8003714:	429a      	cmp	r2, r3
 8003716:	d106      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2200      	movs	r2, #0
 800371e:	2100      	movs	r1, #0
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff f9f1 	bl	8002b08 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2101      	movs	r1, #1
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff f9d5 	bl	8002adc <LL_ADC_GetOffsetChannel>
 8003732:	4603      	mov	r3, r0
 8003734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10a      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x1ba>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2101      	movs	r1, #1
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff f9ca 	bl	8002adc <LL_ADC_GetOffsetChannel>
 8003748:	4603      	mov	r3, r0
 800374a:	0e9b      	lsrs	r3, r3, #26
 800374c:	f003 021f 	and.w	r2, r3, #31
 8003750:	e01e      	b.n	8003790 <HAL_ADC_ConfigChannel+0x1f8>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2101      	movs	r1, #1
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff f9bf 	bl	8002adc <LL_ADC_GetOffsetChannel>
 800375e:	4603      	mov	r3, r0
 8003760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003768:	fa93 f3a3 	rbit	r3, r3
 800376c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003770:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003774:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003778:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d101      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8003780:	2320      	movs	r3, #32
 8003782:	e004      	b.n	800378e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8003784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003788:	fab3 f383 	clz	r3, r3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	461a      	mov	r2, r3
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003798:	2b00      	cmp	r3, #0
 800379a:	d105      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0x210>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	e018      	b.n	80037da <HAL_ADC_ConfigChannel+0x242>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037b4:	fa93 f3a3 	rbit	r3, r3
 80037b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80037c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80037cc:	2320      	movs	r3, #32
 80037ce:	e004      	b.n	80037da <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80037d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037d4:	fab3 f383 	clz	r3, r3
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	429a      	cmp	r2, r3
 80037dc:	d106      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2200      	movs	r2, #0
 80037e4:	2101      	movs	r1, #1
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff f98e 	bl	8002b08 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2102      	movs	r1, #2
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff f972 	bl	8002adc <LL_ADC_GetOffsetChannel>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10a      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x280>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2102      	movs	r1, #2
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff f967 	bl	8002adc <LL_ADC_GetOffsetChannel>
 800380e:	4603      	mov	r3, r0
 8003810:	0e9b      	lsrs	r3, r3, #26
 8003812:	f003 021f 	and.w	r2, r3, #31
 8003816:	e01e      	b.n	8003856 <HAL_ADC_ConfigChannel+0x2be>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2102      	movs	r1, #2
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f95c 	bl	8002adc <LL_ADC_GetOffsetChannel>
 8003824:	4603      	mov	r3, r0
 8003826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003836:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800383a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800383e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8003846:	2320      	movs	r3, #32
 8003848:	e004      	b.n	8003854 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800384a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800385e:	2b00      	cmp	r3, #0
 8003860:	d105      	bne.n	800386e <HAL_ADC_ConfigChannel+0x2d6>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	0e9b      	lsrs	r3, r3, #26
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	e016      	b.n	800389c <HAL_ADC_ConfigChannel+0x304>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003876:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003880:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003882:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800388e:	2320      	movs	r3, #32
 8003890:	e004      	b.n	800389c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8003892:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
 800389c:	429a      	cmp	r2, r3
 800389e:	d106      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2102      	movs	r1, #2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff f92d 	bl	8002b08 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2103      	movs	r1, #3
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff f911 	bl	8002adc <LL_ADC_GetOffsetChannel>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10a      	bne.n	80038da <HAL_ADC_ConfigChannel+0x342>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2103      	movs	r1, #3
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff f906 	bl	8002adc <LL_ADC_GetOffsetChannel>
 80038d0:	4603      	mov	r3, r0
 80038d2:	0e9b      	lsrs	r3, r3, #26
 80038d4:	f003 021f 	and.w	r2, r3, #31
 80038d8:	e017      	b.n	800390a <HAL_ADC_ConfigChannel+0x372>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2103      	movs	r1, #3
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff f8fb 	bl	8002adc <LL_ADC_GetOffsetChannel>
 80038e6:	4603      	mov	r3, r0
 80038e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ec:	fa93 f3a3 	rbit	r3, r3
 80038f0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80038f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038f4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80038f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80038fc:	2320      	movs	r3, #32
 80038fe:	e003      	b.n	8003908 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8003900:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003902:	fab3 f383 	clz	r3, r3
 8003906:	b2db      	uxtb	r3, r3
 8003908:	461a      	mov	r2, r3
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003912:	2b00      	cmp	r3, #0
 8003914:	d105      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x38a>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	0e9b      	lsrs	r3, r3, #26
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	e011      	b.n	8003946 <HAL_ADC_ConfigChannel+0x3ae>
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003932:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800393a:	2320      	movs	r3, #32
 800393c:	e003      	b.n	8003946 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800393e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003940:	fab3 f383 	clz	r3, r3
 8003944:	b2db      	uxtb	r3, r3
 8003946:	429a      	cmp	r2, r3
 8003948:	d106      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2200      	movs	r2, #0
 8003950:	2103      	movs	r1, #3
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff f8d8 	bl	8002b08 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff f9f3 	bl	8002d48 <LL_ADC_IsEnabled>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	f040 81c2 	bne.w	8003cee <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	6819      	ldr	r1, [r3, #0]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	461a      	mov	r2, r3
 8003978:	f7ff f94c 	bl	8002c14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4a8e      	ldr	r2, [pc, #568]	@ (8003bbc <HAL_ADC_ConfigChannel+0x624>)
 8003982:	4293      	cmp	r3, r2
 8003984:	f040 8130 	bne.w	8003be8 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10b      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x418>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	0e9b      	lsrs	r3, r3, #26
 800399e:	3301      	adds	r3, #1
 80039a0:	f003 031f 	and.w	r3, r3, #31
 80039a4:	2b09      	cmp	r3, #9
 80039a6:	bf94      	ite	ls
 80039a8:	2301      	movls	r3, #1
 80039aa:	2300      	movhi	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	e019      	b.n	80039e4 <HAL_ADC_ConfigChannel+0x44c>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80039be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039c0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80039c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80039c8:	2320      	movs	r3, #32
 80039ca:	e003      	b.n	80039d4 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80039cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039ce:	fab3 f383 	clz	r3, r3
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	3301      	adds	r3, #1
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	2b09      	cmp	r3, #9
 80039dc:	bf94      	ite	ls
 80039de:	2301      	movls	r3, #1
 80039e0:	2300      	movhi	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d079      	beq.n	8003adc <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d107      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x46c>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	0e9b      	lsrs	r3, r3, #26
 80039fa:	3301      	adds	r3, #1
 80039fc:	069b      	lsls	r3, r3, #26
 80039fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a02:	e015      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x498>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a14:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d101      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	e003      	b.n	8003a28 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	3301      	adds	r3, #1
 8003a2a:	069b      	lsls	r3, r3, #26
 8003a2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d109      	bne.n	8003a50 <HAL_ADC_ConfigChannel+0x4b8>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	0e9b      	lsrs	r3, r3, #26
 8003a42:	3301      	adds	r3, #1
 8003a44:	f003 031f 	and.w	r3, r3, #31
 8003a48:	2101      	movs	r1, #1
 8003a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4e:	e017      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x4e8>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a58:	fa93 f3a3 	rbit	r3, r3
 8003a5c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a60:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e003      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003a6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f003 031f 	and.w	r3, r3, #31
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a80:	ea42 0103 	orr.w	r1, r2, r3
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10a      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x50e>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	0e9b      	lsrs	r3, r3, #26
 8003a96:	3301      	adds	r3, #1
 8003a98:	f003 021f 	and.w	r2, r3, #31
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	4413      	add	r3, r2
 8003aa2:	051b      	lsls	r3, r3, #20
 8003aa4:	e018      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x540>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003abe:	2320      	movs	r3, #32
 8003ac0:	e003      	b.n	8003aca <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f003 021f 	and.w	r2, r3, #31
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	4413      	add	r3, r2
 8003ad6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	e080      	b.n	8003bde <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d107      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x560>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	0e9b      	lsrs	r3, r3, #26
 8003aee:	3301      	adds	r3, #1
 8003af0:	069b      	lsls	r3, r3, #26
 8003af2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003af6:	e015      	b.n	8003b24 <HAL_ADC_ConfigChannel+0x58c>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b08:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003b10:	2320      	movs	r3, #32
 8003b12:	e003      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	069b      	lsls	r3, r3, #26
 8003b20:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d109      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x5ac>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	0e9b      	lsrs	r3, r3, #26
 8003b36:	3301      	adds	r3, #1
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b42:	e017      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x5dc>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	61fb      	str	r3, [r7, #28]
  return result;
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	e003      	b.n	8003b68 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b62:	fab3 f383 	clz	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	f003 031f 	and.w	r3, r3, #31
 8003b6e:	2101      	movs	r1, #1
 8003b70:	fa01 f303 	lsl.w	r3, r1, r3
 8003b74:	ea42 0103 	orr.w	r1, r2, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10d      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x608>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	0e9b      	lsrs	r3, r3, #26
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	f003 021f 	and.w	r2, r3, #31
 8003b90:	4613      	mov	r3, r2
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	4413      	add	r3, r2
 8003b96:	3b1e      	subs	r3, #30
 8003b98:	051b      	lsls	r3, r3, #20
 8003b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b9e:	e01d      	b.n	8003bdc <HAL_ADC_ConfigChannel+0x644>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa93 f3a3 	rbit	r3, r3
 8003bac:	613b      	str	r3, [r7, #16]
  return result;
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d103      	bne.n	8003bc0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	e005      	b.n	8003bc8 <HAL_ADC_ConfigChannel+0x630>
 8003bbc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fab3 f383 	clz	r3, r3
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	3301      	adds	r3, #1
 8003bca:	f003 021f 	and.w	r2, r3, #31
 8003bce:	4613      	mov	r3, r2
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3b1e      	subs	r3, #30
 8003bd6:	051b      	lsls	r3, r3, #20
 8003bd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bdc:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003be2:	4619      	mov	r1, r3
 8003be4:	f7fe ffea 	bl	8002bbc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	4b45      	ldr	r3, [pc, #276]	@ (8003d04 <HAL_ADC_ConfigChannel+0x76c>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d07c      	beq.n	8003cee <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bf4:	4844      	ldr	r0, [pc, #272]	@ (8003d08 <HAL_ADC_ConfigChannel+0x770>)
 8003bf6:	f7fe ff3f 	bl	8002a78 <LL_ADC_GetCommonPathInternalCh>
 8003bfa:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bfe:	4843      	ldr	r0, [pc, #268]	@ (8003d0c <HAL_ADC_ConfigChannel+0x774>)
 8003c00:	f7ff f8a2 	bl	8002d48 <LL_ADC_IsEnabled>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d15e      	bne.n	8003cc8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a40      	ldr	r2, [pc, #256]	@ (8003d10 <HAL_ADC_ConfigChannel+0x778>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d127      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x6cc>
 8003c14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d121      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a39      	ldr	r2, [pc, #228]	@ (8003d0c <HAL_ADC_ConfigChannel+0x774>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d161      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003c2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c32:	4619      	mov	r1, r3
 8003c34:	4834      	ldr	r0, [pc, #208]	@ (8003d08 <HAL_ADC_ConfigChannel+0x770>)
 8003c36:	f7fe ff0c 	bl	8002a52 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c3a:	4b36      	ldr	r3, [pc, #216]	@ (8003d14 <HAL_ADC_ConfigChannel+0x77c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	099b      	lsrs	r3, r3, #6
 8003c40:	4a35      	ldr	r2, [pc, #212]	@ (8003d18 <HAL_ADC_ConfigChannel+0x780>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	099b      	lsrs	r3, r3, #6
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003c54:	e002      	b.n	8003c5c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f9      	bne.n	8003c56 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c62:	e044      	b.n	8003cee <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a2c      	ldr	r2, [pc, #176]	@ (8003d1c <HAL_ADC_ConfigChannel+0x784>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d113      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x6fe>
 8003c6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10d      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <HAL_ADC_ConfigChannel+0x774>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d134      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003c84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	481e      	ldr	r0, [pc, #120]	@ (8003d08 <HAL_ADC_ConfigChannel+0x770>)
 8003c90:	f7fe fedf 	bl	8002a52 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c94:	e02b      	b.n	8003cee <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a21      	ldr	r2, [pc, #132]	@ (8003d20 <HAL_ADC_ConfigChannel+0x788>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d126      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x756>
 8003ca0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ca4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d120      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a16      	ldr	r2, [pc, #88]	@ (8003d0c <HAL_ADC_ConfigChannel+0x774>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d11b      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003cb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4811      	ldr	r0, [pc, #68]	@ (8003d08 <HAL_ADC_ConfigChannel+0x770>)
 8003cc2:	f7fe fec6 	bl	8002a52 <LL_ADC_SetCommonPathInternalCh>
 8003cc6:	e012      	b.n	8003cee <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003cda:	e008      	b.n	8003cee <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce0:	f043 0220 	orr.w	r2, r3, #32
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003cf6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	37d8      	adds	r7, #216	@ 0xd8
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	80080000 	.word	0x80080000
 8003d08:	50040300 	.word	0x50040300
 8003d0c:	50040000 	.word	0x50040000
 8003d10:	c7520000 	.word	0xc7520000
 8003d14:	2000000c 	.word	0x2000000c
 8003d18:	053e2d63 	.word	0x053e2d63
 8003d1c:	cb840000 	.word	0xcb840000
 8003d20:	80000001 	.word	0x80000001

08003d24 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff f852 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8003d40:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff f873 	bl	8002e32 <LL_ADC_INJ_IsConversionOngoing>
 8003d4c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d103      	bne.n	8003d5c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f000 8098 	beq.w	8003e8c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d02a      	beq.n	8003dc0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	7e5b      	ldrb	r3, [r3, #25]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d126      	bne.n	8003dc0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	7e1b      	ldrb	r3, [r3, #24]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d122      	bne.n	8003dc0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003d7e:	e014      	b.n	8003daa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	4a45      	ldr	r2, [pc, #276]	@ (8003e98 <ADC_ConversionStop+0x174>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d90d      	bls.n	8003da4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8c:	f043 0210 	orr.w	r2, r3, #16
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d98:	f043 0201 	orr.w	r2, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e074      	b.n	8003e8e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	3301      	adds	r3, #1
 8003da8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db4:	2b40      	cmp	r3, #64	@ 0x40
 8003db6:	d1e3      	bne.n	8003d80 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2240      	movs	r2, #64	@ 0x40
 8003dbe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d014      	beq.n	8003df0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff f80a 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00c      	beq.n	8003df0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe ffc7 	bl	8002d6e <LL_ADC_IsDisableOngoing>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d104      	bne.n	8003df0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fe ffe6 	bl	8002dbc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d014      	beq.n	8003e20 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff f819 	bl	8002e32 <LL_ADC_INJ_IsConversionOngoing>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00c      	beq.n	8003e20 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fe ffaf 	bl	8002d6e <LL_ADC_IsDisableOngoing>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d104      	bne.n	8003e20 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe fff5 	bl	8002e0a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d005      	beq.n	8003e32 <ADC_ConversionStop+0x10e>
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d105      	bne.n	8003e38 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003e2c:	230c      	movs	r3, #12
 8003e2e:	617b      	str	r3, [r7, #20]
        break;
 8003e30:	e005      	b.n	8003e3e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003e32:	2308      	movs	r3, #8
 8003e34:	617b      	str	r3, [r7, #20]
        break;
 8003e36:	e002      	b.n	8003e3e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003e38:	2304      	movs	r3, #4
 8003e3a:	617b      	str	r3, [r7, #20]
        break;
 8003e3c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003e3e:	f7fe fd99 	bl	8002974 <HAL_GetTick>
 8003e42:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e44:	e01b      	b.n	8003e7e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e46:	f7fe fd95 	bl	8002974 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b05      	cmp	r3, #5
 8003e52:	d914      	bls.n	8003e7e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00d      	beq.n	8003e7e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e66:	f043 0210 	orr.w	r2, r3, #16
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	f043 0201 	orr.w	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e007      	b.n	8003e8e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1dc      	bne.n	8003e46 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3720      	adds	r7, #32
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	a33fffff 	.word	0xa33fffff

08003e9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fe ff4b 	bl	8002d48 <LL_ADC_IsEnabled>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d15e      	bne.n	8003f76 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	4b30      	ldr	r3, [pc, #192]	@ (8003f80 <ADC_Enable+0xe4>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00d      	beq.n	8003ee2 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eca:	f043 0210 	orr.w	r2, r3, #16
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed6:	f043 0201 	orr.w	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e04a      	b.n	8003f78 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fe ff06 	bl	8002cf8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003eec:	4825      	ldr	r0, [pc, #148]	@ (8003f84 <ADC_Enable+0xe8>)
 8003eee:	f7fe fdc3 	bl	8002a78 <LL_ADC_GetCommonPathInternalCh>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00f      	beq.n	8003f1c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003efc:	4b22      	ldr	r3, [pc, #136]	@ (8003f88 <ADC_Enable+0xec>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	099b      	lsrs	r3, r3, #6
 8003f02:	4a22      	ldr	r2, [pc, #136]	@ (8003f8c <ADC_Enable+0xf0>)
 8003f04:	fba2 2303 	umull	r2, r3, r2, r3
 8003f08:	099b      	lsrs	r3, r3, #6
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003f0e:	e002      	b.n	8003f16 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f9      	bne.n	8003f10 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003f1c:	f7fe fd2a 	bl	8002974 <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f22:	e021      	b.n	8003f68 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fe ff0d 	bl	8002d48 <LL_ADC_IsEnabled>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d104      	bne.n	8003f3e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7fe fedd 	bl	8002cf8 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f3e:	f7fe fd19 	bl	8002974 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d90d      	bls.n	8003f68 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f50:	f043 0210 	orr.w	r2, r3, #16
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e007      	b.n	8003f78 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d1d6      	bne.n	8003f24 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	8000003f 	.word	0x8000003f
 8003f84:	50040300 	.word	0x50040300
 8003f88:	2000000c 	.word	0x2000000c
 8003f8c:	053e2d63 	.word	0x053e2d63

08003f90 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fe fee6 	bl	8002d6e <LL_ADC_IsDisableOngoing>
 8003fa2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fe fecd 	bl	8002d48 <LL_ADC_IsEnabled>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d047      	beq.n	8004044 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d144      	bne.n	8004044 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030d 	and.w	r3, r3, #13
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d10c      	bne.n	8003fe2 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7fe fea7 	bl	8002d20 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2203      	movs	r2, #3
 8003fd8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fda:	f7fe fccb 	bl	8002974 <HAL_GetTick>
 8003fde:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003fe0:	e029      	b.n	8004036 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe6:	f043 0210 	orr.w	r2, r3, #16
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	f043 0201 	orr.w	r2, r3, #1
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e023      	b.n	8004046 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ffe:	f7fe fcb9 	bl	8002974 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d914      	bls.n	8004036 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00d      	beq.n	8004036 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401e:	f043 0210 	orr.w	r2, r3, #16
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e007      	b.n	8004046 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1dc      	bne.n	8003ffe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004060:	4b0c      	ldr	r3, [pc, #48]	@ (8004094 <__NVIC_SetPriorityGrouping+0x44>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800406c:	4013      	ands	r3, r2
 800406e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800407c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004082:	4a04      	ldr	r2, [pc, #16]	@ (8004094 <__NVIC_SetPriorityGrouping+0x44>)
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	60d3      	str	r3, [r2, #12]
}
 8004088:	bf00      	nop
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800409c:	4b04      	ldr	r3, [pc, #16]	@ (80040b0 <__NVIC_GetPriorityGrouping+0x18>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	0a1b      	lsrs	r3, r3, #8
 80040a2:	f003 0307 	and.w	r3, r3, #7
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	e000ed00 	.word	0xe000ed00

080040b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	db0b      	blt.n	80040de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	f003 021f 	and.w	r2, r3, #31
 80040cc:	4907      	ldr	r1, [pc, #28]	@ (80040ec <__NVIC_EnableIRQ+0x38>)
 80040ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d2:	095b      	lsrs	r3, r3, #5
 80040d4:	2001      	movs	r0, #1
 80040d6:	fa00 f202 	lsl.w	r2, r0, r2
 80040da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000e100 	.word	0xe000e100

080040f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	6039      	str	r1, [r7, #0]
 80040fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004100:	2b00      	cmp	r3, #0
 8004102:	db0a      	blt.n	800411a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	b2da      	uxtb	r2, r3
 8004108:	490c      	ldr	r1, [pc, #48]	@ (800413c <__NVIC_SetPriority+0x4c>)
 800410a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410e:	0112      	lsls	r2, r2, #4
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	440b      	add	r3, r1
 8004114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004118:	e00a      	b.n	8004130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	b2da      	uxtb	r2, r3
 800411e:	4908      	ldr	r1, [pc, #32]	@ (8004140 <__NVIC_SetPriority+0x50>)
 8004120:	79fb      	ldrb	r3, [r7, #7]
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	3b04      	subs	r3, #4
 8004128:	0112      	lsls	r2, r2, #4
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	440b      	add	r3, r1
 800412e:	761a      	strb	r2, [r3, #24]
}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	e000e100 	.word	0xe000e100
 8004140:	e000ed00 	.word	0xe000ed00

08004144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004144:	b480      	push	{r7}
 8004146:	b089      	sub	sp, #36	@ 0x24
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f1c3 0307 	rsb	r3, r3, #7
 800415e:	2b04      	cmp	r3, #4
 8004160:	bf28      	it	cs
 8004162:	2304      	movcs	r3, #4
 8004164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	3304      	adds	r3, #4
 800416a:	2b06      	cmp	r3, #6
 800416c:	d902      	bls.n	8004174 <NVIC_EncodePriority+0x30>
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	3b03      	subs	r3, #3
 8004172:	e000      	b.n	8004176 <NVIC_EncodePriority+0x32>
 8004174:	2300      	movs	r3, #0
 8004176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004178:	f04f 32ff 	mov.w	r2, #4294967295
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	fa02 f303 	lsl.w	r3, r2, r3
 8004182:	43da      	mvns	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	401a      	ands	r2, r3
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800418c:	f04f 31ff 	mov.w	r1, #4294967295
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	fa01 f303 	lsl.w	r3, r1, r3
 8004196:	43d9      	mvns	r1, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800419c:	4313      	orrs	r3, r2
         );
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3724      	adds	r7, #36	@ 0x24
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
	...

080041ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041bc:	d301      	bcc.n	80041c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041be:	2301      	movs	r3, #1
 80041c0:	e00f      	b.n	80041e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041c2:	4a0a      	ldr	r2, [pc, #40]	@ (80041ec <SysTick_Config+0x40>)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041ca:	210f      	movs	r1, #15
 80041cc:	f04f 30ff 	mov.w	r0, #4294967295
 80041d0:	f7ff ff8e 	bl	80040f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041d4:	4b05      	ldr	r3, [pc, #20]	@ (80041ec <SysTick_Config+0x40>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041da:	4b04      	ldr	r3, [pc, #16]	@ (80041ec <SysTick_Config+0x40>)
 80041dc:	2207      	movs	r2, #7
 80041de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	e000e010 	.word	0xe000e010

080041f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7ff ff29 	bl	8004050 <__NVIC_SetPriorityGrouping>
}
 80041fe:	bf00      	nop
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b086      	sub	sp, #24
 800420a:	af00      	add	r7, sp, #0
 800420c:	4603      	mov	r3, r0
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004214:	f7ff ff40 	bl	8004098 <__NVIC_GetPriorityGrouping>
 8004218:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	6978      	ldr	r0, [r7, #20]
 8004220:	f7ff ff90 	bl	8004144 <NVIC_EncodePriority>
 8004224:	4602      	mov	r2, r0
 8004226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800422a:	4611      	mov	r1, r2
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff5f 	bl	80040f0 <__NVIC_SetPriority>
}
 8004232:	bf00      	nop
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b082      	sub	sp, #8
 800423e:	af00      	add	r7, sp, #0
 8004240:	4603      	mov	r3, r0
 8004242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004248:	4618      	mov	r0, r3
 800424a:	f7ff ff33 	bl	80040b4 <__NVIC_EnableIRQ>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b082      	sub	sp, #8
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7ff ffa4 	bl	80041ac <SysTick_Config>
 8004264:	4603      	mov	r3, r0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e04f      	b.n	8004320 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d008      	beq.n	800429e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2204      	movs	r2, #4
 8004290:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e040      	b.n	8004320 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 020e 	bic.w	r2, r2, #14
 80042ac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0201 	bic.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d2:	f003 021c 	and.w	r2, r3, #28
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	2101      	movs	r1, #1
 80042dc:	fa01 f202 	lsl.w	r2, r1, r2
 80042e0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80042ea:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00c      	beq.n	800430e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004302:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800430c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d005      	beq.n	8004350 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2204      	movs	r2, #4
 8004348:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	73fb      	strb	r3, [r7, #15]
 800434e:	e047      	b.n	80043e0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 020e 	bic.w	r2, r2, #14
 800435e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0201 	bic.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800437a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800437e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004384:	f003 021c 	and.w	r2, r3, #28
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438c:	2101      	movs	r1, #1
 800438e:	fa01 f202 	lsl.w	r2, r1, r2
 8004392:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800439c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00c      	beq.n	80043c0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4798      	blx	r3
    }
  }
  return status;
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043f6:	2300      	movs	r3, #0
 80043f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043fa:	e14c      	b.n	8004696 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	2101      	movs	r1, #1
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	fa01 f303 	lsl.w	r3, r1, r3
 8004408:	4013      	ands	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 813e 	beq.w	8004690 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b01      	cmp	r3, #1
 800441e:	d005      	beq.n	800442c <HAL_GPIO_Init+0x40>
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d130      	bne.n	800448e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	2203      	movs	r2, #3
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	4013      	ands	r3, r2
 8004442:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68da      	ldr	r2, [r3, #12]
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	4313      	orrs	r3, r2
 8004454:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004462:	2201      	movs	r2, #1
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	43db      	mvns	r3, r3
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	f003 0201 	and.w	r2, r3, #1
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	4313      	orrs	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f003 0303 	and.w	r3, r3, #3
 8004496:	2b03      	cmp	r3, #3
 8004498:	d017      	beq.n	80044ca <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	2203      	movs	r2, #3
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43db      	mvns	r3, r3
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	4013      	ands	r3, r2
 80044b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d123      	bne.n	800451e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	08da      	lsrs	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3208      	adds	r2, #8
 80044de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	220f      	movs	r2, #15
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	43db      	mvns	r3, r3
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4013      	ands	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	08da      	lsrs	r2, r3, #3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3208      	adds	r2, #8
 8004518:	6939      	ldr	r1, [r7, #16]
 800451a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	2203      	movs	r2, #3
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43db      	mvns	r3, r3
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4013      	ands	r3, r2
 8004534:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f003 0203 	and.w	r2, r3, #3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	4313      	orrs	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 8098 	beq.w	8004690 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004560:	4a54      	ldr	r2, [pc, #336]	@ (80046b4 <HAL_GPIO_Init+0x2c8>)
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	089b      	lsrs	r3, r3, #2
 8004566:	3302      	adds	r3, #2
 8004568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800456c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	220f      	movs	r2, #15
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	43db      	mvns	r3, r3
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4013      	ands	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800458a:	d019      	beq.n	80045c0 <HAL_GPIO_Init+0x1d4>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a4a      	ldr	r2, [pc, #296]	@ (80046b8 <HAL_GPIO_Init+0x2cc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d013      	beq.n	80045bc <HAL_GPIO_Init+0x1d0>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a49      	ldr	r2, [pc, #292]	@ (80046bc <HAL_GPIO_Init+0x2d0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00d      	beq.n	80045b8 <HAL_GPIO_Init+0x1cc>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a48      	ldr	r2, [pc, #288]	@ (80046c0 <HAL_GPIO_Init+0x2d4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d007      	beq.n	80045b4 <HAL_GPIO_Init+0x1c8>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a47      	ldr	r2, [pc, #284]	@ (80046c4 <HAL_GPIO_Init+0x2d8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d101      	bne.n	80045b0 <HAL_GPIO_Init+0x1c4>
 80045ac:	2304      	movs	r3, #4
 80045ae:	e008      	b.n	80045c2 <HAL_GPIO_Init+0x1d6>
 80045b0:	2307      	movs	r3, #7
 80045b2:	e006      	b.n	80045c2 <HAL_GPIO_Init+0x1d6>
 80045b4:	2303      	movs	r3, #3
 80045b6:	e004      	b.n	80045c2 <HAL_GPIO_Init+0x1d6>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e002      	b.n	80045c2 <HAL_GPIO_Init+0x1d6>
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <HAL_GPIO_Init+0x1d6>
 80045c0:	2300      	movs	r3, #0
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	f002 0203 	and.w	r2, r2, #3
 80045c8:	0092      	lsls	r2, r2, #2
 80045ca:	4093      	lsls	r3, r2
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80045d2:	4938      	ldr	r1, [pc, #224]	@ (80046b4 <HAL_GPIO_Init+0x2c8>)
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	089b      	lsrs	r3, r3, #2
 80045d8:	3302      	adds	r3, #2
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80045e0:	4b39      	ldr	r3, [pc, #228]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4013      	ands	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004604:	4a30      	ldr	r2, [pc, #192]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800460a:	4b2f      	ldr	r3, [pc, #188]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	43db      	mvns	r3, r3
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4013      	ands	r3, r2
 8004618:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800462e:	4a26      	ldr	r2, [pc, #152]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004634:	4b24      	ldr	r3, [pc, #144]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 8004636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800463a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	43db      	mvns	r3, r3
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	4013      	ands	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800465a:	4a1b      	ldr	r2, [pc, #108]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8004662:	4b19      	ldr	r3, [pc, #100]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 8004664:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004668:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	43db      	mvns	r3, r3
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4013      	ands	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4313      	orrs	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004688:	4a0f      	ldr	r2, [pc, #60]	@ (80046c8 <HAL_GPIO_Init+0x2dc>)
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	3301      	adds	r3, #1
 8004694:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	fa22 f303 	lsr.w	r3, r2, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f47f aeab 	bne.w	80043fc <HAL_GPIO_Init+0x10>
  }
}
 80046a6:	bf00      	nop
 80046a8:	bf00      	nop
 80046aa:	371c      	adds	r7, #28
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	40010000 	.word	0x40010000
 80046b8:	48000400 	.word	0x48000400
 80046bc:	48000800 	.word	0x48000800
 80046c0:	48000c00 	.word	0x48000c00
 80046c4:	48001000 	.word	0x48001000
 80046c8:	58000800 	.word	0x58000800

080046cc <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b087      	sub	sp, #28
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046d6:	2300      	movs	r3, #0
 80046d8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80046da:	e0bb      	b.n	8004854 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80046dc:	2201      	movs	r2, #1
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	4013      	ands	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 80ae 	beq.w	800484e <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80046f2:	4a5f      	ldr	r2, [pc, #380]	@ (8004870 <HAL_GPIO_DeInit+0x1a4>)
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	089b      	lsrs	r3, r3, #2
 80046f8:	3302      	adds	r3, #2
 80046fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046fe:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	220f      	movs	r2, #15
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4013      	ands	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800471a:	d019      	beq.n	8004750 <HAL_GPIO_DeInit+0x84>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a55      	ldr	r2, [pc, #340]	@ (8004874 <HAL_GPIO_DeInit+0x1a8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d013      	beq.n	800474c <HAL_GPIO_DeInit+0x80>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a54      	ldr	r2, [pc, #336]	@ (8004878 <HAL_GPIO_DeInit+0x1ac>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d00d      	beq.n	8004748 <HAL_GPIO_DeInit+0x7c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a53      	ldr	r2, [pc, #332]	@ (800487c <HAL_GPIO_DeInit+0x1b0>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d007      	beq.n	8004744 <HAL_GPIO_DeInit+0x78>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a52      	ldr	r2, [pc, #328]	@ (8004880 <HAL_GPIO_DeInit+0x1b4>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d101      	bne.n	8004740 <HAL_GPIO_DeInit+0x74>
 800473c:	2304      	movs	r3, #4
 800473e:	e008      	b.n	8004752 <HAL_GPIO_DeInit+0x86>
 8004740:	2307      	movs	r3, #7
 8004742:	e006      	b.n	8004752 <HAL_GPIO_DeInit+0x86>
 8004744:	2303      	movs	r3, #3
 8004746:	e004      	b.n	8004752 <HAL_GPIO_DeInit+0x86>
 8004748:	2302      	movs	r3, #2
 800474a:	e002      	b.n	8004752 <HAL_GPIO_DeInit+0x86>
 800474c:	2301      	movs	r3, #1
 800474e:	e000      	b.n	8004752 <HAL_GPIO_DeInit+0x86>
 8004750:	2300      	movs	r3, #0
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	f002 0203 	and.w	r2, r2, #3
 8004758:	0092      	lsls	r2, r2, #2
 800475a:	4093      	lsls	r3, r2
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	429a      	cmp	r2, r3
 8004760:	d136      	bne.n	80047d0 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004762:	4b48      	ldr	r3, [pc, #288]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004764:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	43db      	mvns	r3, r3
 800476c:	4945      	ldr	r1, [pc, #276]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 800476e:	4013      	ands	r3, r2
 8004770:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004774:	4b43      	ldr	r3, [pc, #268]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004776:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	43db      	mvns	r3, r3
 800477e:	4941      	ldr	r1, [pc, #260]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004780:	4013      	ands	r3, r2
 8004782:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004786:	4b3f      	ldr	r3, [pc, #252]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	43db      	mvns	r3, r3
 800478e:	493d      	ldr	r1, [pc, #244]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004790:	4013      	ands	r3, r2
 8004792:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004794:	4b3b      	ldr	r3, [pc, #236]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	43db      	mvns	r3, r3
 800479c:	4939      	ldr	r1, [pc, #228]	@ (8004884 <HAL_GPIO_DeInit+0x1b8>)
 800479e:	4013      	ands	r3, r2
 80047a0:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	220f      	movs	r2, #15
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80047b2:	4a2f      	ldr	r2, [pc, #188]	@ (8004870 <HAL_GPIO_DeInit+0x1a4>)
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	089b      	lsrs	r3, r3, #2
 80047b8:	3302      	adds	r3, #2
 80047ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	43da      	mvns	r2, r3
 80047c2:	482b      	ldr	r0, [pc, #172]	@ (8004870 <HAL_GPIO_DeInit+0x1a4>)
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	089b      	lsrs	r3, r3, #2
 80047c8:	400a      	ands	r2, r1
 80047ca:	3302      	adds	r3, #2
 80047cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	2103      	movs	r1, #3
 80047da:	fa01 f303 	lsl.w	r3, r1, r3
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	08da      	lsrs	r2, r3, #3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3208      	adds	r2, #8
 80047ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	220f      	movs	r2, #15
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	43db      	mvns	r3, r3
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	08d2      	lsrs	r2, r2, #3
 8004804:	4019      	ands	r1, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	3208      	adds	r2, #8
 800480a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	2103      	movs	r1, #3
 8004818:	fa01 f303 	lsl.w	r3, r1, r3
 800481c:	43db      	mvns	r3, r3
 800481e:	401a      	ands	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	2101      	movs	r1, #1
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	fa01 f303 	lsl.w	r3, r1, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	401a      	ands	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2103      	movs	r1, #3
 8004842:	fa01 f303 	lsl.w	r3, r1, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	401a      	ands	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	3301      	adds	r3, #1
 8004852:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	fa22 f303 	lsr.w	r3, r2, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	f47f af3d 	bne.w	80046dc <HAL_GPIO_DeInit+0x10>
  }
}
 8004862:	bf00      	nop
 8004864:	bf00      	nop
 8004866:	371c      	adds	r7, #28
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40010000 	.word	0x40010000
 8004874:	48000400 	.word	0x48000400
 8004878:	48000800 	.word	0x48000800
 800487c:	48000c00 	.word	0x48000c00
 8004880:	48001000 	.word	0x48001000
 8004884:	58000800 	.word	0x58000800

08004888 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	887b      	ldrh	r3, [r7, #2]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048a0:	2301      	movs	r3, #1
 80048a2:	73fb      	strb	r3, [r7, #15]
 80048a4:	e001      	b.n	80048aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048a6:	2300      	movs	r3, #0
 80048a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3714      	adds	r7, #20
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	460b      	mov	r3, r1
 80048c2:	807b      	strh	r3, [r7, #2]
 80048c4:	4613      	mov	r3, r2
 80048c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80048c8:	787b      	ldrb	r3, [r7, #1]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048ce:	887a      	ldrh	r2, [r7, #2]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048d4:	e002      	b.n	80048dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048d6:	887a      	ldrh	r2, [r7, #2]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4603      	mov	r3, r0
 80048f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048f2:	4b08      	ldr	r3, [pc, #32]	@ (8004914 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	88fb      	ldrh	r3, [r7, #6]
 80048f8:	4013      	ands	r3, r2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d006      	beq.n	800490c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048fe:	4a05      	ldr	r2, [pc, #20]	@ (8004914 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004900:	88fb      	ldrh	r3, [r7, #6]
 8004902:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004904:	88fb      	ldrh	r3, [r7, #6]
 8004906:	4618      	mov	r0, r3
 8004908:	f7fc facc 	bl	8000ea4 <HAL_GPIO_EXTI_Callback>
  }
}
 800490c:	bf00      	nop
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	58000800 	.word	0x58000800

08004918 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e08d      	b.n	8004a46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d106      	bne.n	8004944 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fd fa7a 	bl	8001e38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2224      	movs	r2, #36	@ 0x24
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0201 	bic.w	r2, r2, #1
 800495a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004968:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004978:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d107      	bne.n	8004992 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800498e:	609a      	str	r2, [r3, #8]
 8004990:	e006      	b.n	80049a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800499e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d108      	bne.n	80049ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049b6:	605a      	str	r2, [r3, #4]
 80049b8:	e007      	b.n	80049ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6812      	ldr	r2, [r2, #0]
 80049d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80049d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691a      	ldr	r2, [r3, #16]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	69d9      	ldr	r1, [r3, #28]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1a      	ldr	r2, [r3, #32]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	817b      	strh	r3, [r7, #10]
 8004a60:	4613      	mov	r3, r2
 8004a62:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b20      	cmp	r3, #32
 8004a6e:	f040 80fd 	bne.w	8004c6c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d101      	bne.n	8004a80 <HAL_I2C_Master_Transmit+0x30>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	e0f6      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a88:	f7fd ff74 	bl	8002974 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	2319      	movs	r3, #25
 8004a94:	2201      	movs	r2, #1
 8004a96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fce0 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e0e1      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2221      	movs	r2, #33	@ 0x21
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2210      	movs	r2, #16
 8004ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	893a      	ldrh	r2, [r7, #8]
 8004aca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	2bff      	cmp	r3, #255	@ 0xff
 8004ada:	d906      	bls.n	8004aea <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	22ff      	movs	r2, #255	@ 0xff
 8004ae0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004ae2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ae6:	617b      	str	r3, [r7, #20]
 8004ae8:	e007      	b.n	8004afa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004af4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004af8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d024      	beq.n	8004b4c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	781a      	ldrb	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	3301      	adds	r3, #1
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	8979      	ldrh	r1, [r7, #10]
 8004b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8004c78 <HAL_I2C_Master_Transmit+0x228>)
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 fedb 	bl	8005900 <I2C_TransferConfig>
 8004b4a:	e066      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	8979      	ldrh	r1, [r7, #10]
 8004b54:	4b48      	ldr	r3, [pc, #288]	@ (8004c78 <HAL_I2C_Master_Transmit+0x228>)
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 fed0 	bl	8005900 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004b60:	e05b      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	6a39      	ldr	r1, [r7, #32]
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f000 fcd3 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e07b      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7a:	781a      	ldrb	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d034      	beq.n	8004c1a <HAL_I2C_Master_Transmit+0x1ca>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d130      	bne.n	8004c1a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2180      	movs	r1, #128	@ 0x80
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fc4c 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e04d      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	2bff      	cmp	r3, #255	@ 0xff
 8004bda:	d90e      	bls.n	8004bfa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	22ff      	movs	r2, #255	@ 0xff
 8004be0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be6:	b2da      	uxtb	r2, r3
 8004be8:	8979      	ldrh	r1, [r7, #10]
 8004bea:	2300      	movs	r3, #0
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 fe84 	bl	8005900 <I2C_TransferConfig>
 8004bf8:	e00f      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	8979      	ldrh	r1, [r7, #10]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	9300      	str	r3, [sp, #0]
 8004c10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 fe73 	bl	8005900 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d19e      	bne.n	8004b62 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	6a39      	ldr	r1, [r7, #32]
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f000 fcb9 	bl	80055a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e01a      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6859      	ldr	r1, [r3, #4]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c7c <HAL_I2C_Master_Transmit+0x22c>)
 8004c4c:	400b      	ands	r3, r1
 8004c4e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2220      	movs	r2, #32
 8004c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e000      	b.n	8004c6e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004c6c:	2302      	movs	r3, #2
  }
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	80002000 	.word	0x80002000
 8004c7c:	fe00e800 	.word	0xfe00e800

08004c80 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b088      	sub	sp, #32
 8004c84:	af02      	add	r7, sp, #8
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	817b      	strh	r3, [r7, #10]
 8004c90:	4613      	mov	r3, r2
 8004c92:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	f040 80db 	bne.w	8004e58 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_I2C_Master_Receive+0x30>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e0d4      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004cb8:	f7fd fe5c 	bl	8002974 <HAL_GetTick>
 8004cbc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	2319      	movs	r3, #25
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fbc8 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e0bf      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2222      	movs	r2, #34	@ 0x22
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	893a      	ldrh	r2, [r7, #8]
 8004cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2bff      	cmp	r3, #255	@ 0xff
 8004d0a:	d90e      	bls.n	8004d2a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	22ff      	movs	r2, #255	@ 0xff
 8004d10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	8979      	ldrh	r1, [r7, #10]
 8004d1a:	4b52      	ldr	r3, [pc, #328]	@ (8004e64 <HAL_I2C_Master_Receive+0x1e4>)
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fdec 	bl	8005900 <I2C_TransferConfig>
 8004d28:	e06d      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	8979      	ldrh	r1, [r7, #10]
 8004d3c:	4b49      	ldr	r3, [pc, #292]	@ (8004e64 <HAL_I2C_Master_Receive+0x1e4>)
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 fddb 	bl	8005900 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004d4a:	e05c      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	6a39      	ldr	r1, [r7, #32]
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 fc69 	bl	8005628 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e07c      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d72:	1c5a      	adds	r2, r3, #1
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d034      	beq.n	8004e06 <HAL_I2C_Master_Receive+0x186>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d130      	bne.n	8004e06 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	2200      	movs	r2, #0
 8004dac:	2180      	movs	r1, #128	@ 0x80
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fb56 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e04d      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2bff      	cmp	r3, #255	@ 0xff
 8004dc6:	d90e      	bls.n	8004de6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	22ff      	movs	r2, #255	@ 0xff
 8004dcc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	8979      	ldrh	r1, [r7, #10]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fd8e 	bl	8005900 <I2C_TransferConfig>
 8004de4:	e00f      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	8979      	ldrh	r1, [r7, #10]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fd7d 	bl	8005900 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d19d      	bne.n	8004d4c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	6a39      	ldr	r1, [r7, #32]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 fbc3 	bl	80055a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e01a      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6859      	ldr	r1, [r3, #4]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b0c      	ldr	r3, [pc, #48]	@ (8004e68 <HAL_I2C_Master_Receive+0x1e8>)
 8004e38:	400b      	ands	r3, r1
 8004e3a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e000      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004e58:	2302      	movs	r3, #2
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	80002400 	.word	0x80002400
 8004e68:	fe00e800 	.word	0xfe00e800

08004e6c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	4608      	mov	r0, r1
 8004e76:	4611      	mov	r1, r2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	817b      	strh	r3, [r7, #10]
 8004e7e:	460b      	mov	r3, r1
 8004e80:	813b      	strh	r3, [r7, #8]
 8004e82:	4613      	mov	r3, r2
 8004e84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	f040 80f9 	bne.w	8005086 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d002      	beq.n	8004ea0 <HAL_I2C_Mem_Write+0x34>
 8004e9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ea6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e0ed      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_I2C_Mem_Write+0x4e>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e0e6      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ec2:	f7fd fd57 	bl	8002974 <HAL_GetTick>
 8004ec6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	2319      	movs	r3, #25
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f000 fac3 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d001      	beq.n	8004ee4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0d1      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2221      	movs	r2, #33	@ 0x21
 8004ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2240      	movs	r2, #64	@ 0x40
 8004ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a3a      	ldr	r2, [r7, #32]
 8004efe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f0c:	88f8      	ldrh	r0, [r7, #6]
 8004f0e:	893a      	ldrh	r2, [r7, #8]
 8004f10:	8979      	ldrh	r1, [r7, #10]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	9301      	str	r3, [sp, #4]
 8004f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f9d3 	bl	80052c8 <I2C_RequestMemoryWrite>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d005      	beq.n	8004f34 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0a9      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	2bff      	cmp	r3, #255	@ 0xff
 8004f3c:	d90e      	bls.n	8004f5c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	22ff      	movs	r2, #255	@ 0xff
 8004f42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f48:	b2da      	uxtb	r2, r3
 8004f4a:	8979      	ldrh	r1, [r7, #10]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 fcd3 	bl	8005900 <I2C_TransferConfig>
 8004f5a:	e00f      	b.n	8004f7c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	8979      	ldrh	r1, [r7, #10]
 8004f6e:	2300      	movs	r3, #0
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f000 fcc2 	bl	8005900 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 fac6 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e07b      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	781a      	ldrb	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d034      	beq.n	8005034 <HAL_I2C_Mem_Write+0x1c8>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d130      	bne.n	8005034 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2180      	movs	r1, #128	@ 0x80
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f000 fa3f 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e04d      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	2bff      	cmp	r3, #255	@ 0xff
 8004ff4:	d90e      	bls.n	8005014 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	22ff      	movs	r2, #255	@ 0xff
 8004ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005000:	b2da      	uxtb	r2, r3
 8005002:	8979      	ldrh	r1, [r7, #10]
 8005004:	2300      	movs	r3, #0
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 fc77 	bl	8005900 <I2C_TransferConfig>
 8005012:	e00f      	b.n	8005034 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005022:	b2da      	uxtb	r2, r3
 8005024:	8979      	ldrh	r1, [r7, #10]
 8005026:	2300      	movs	r3, #0
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 fc66 	bl	8005900 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d19e      	bne.n	8004f7c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 faac 	bl	80055a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e01a      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2220      	movs	r2, #32
 8005058:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6859      	ldr	r1, [r3, #4]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	4b0a      	ldr	r3, [pc, #40]	@ (8005090 <HAL_I2C_Mem_Write+0x224>)
 8005066:	400b      	ands	r3, r1
 8005068:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2220      	movs	r2, #32
 800506e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	e000      	b.n	8005088 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005086:	2302      	movs	r3, #2
  }
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	fe00e800 	.word	0xfe00e800

08005094 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	4608      	mov	r0, r1
 800509e:	4611      	mov	r1, r2
 80050a0:	461a      	mov	r2, r3
 80050a2:	4603      	mov	r3, r0
 80050a4:	817b      	strh	r3, [r7, #10]
 80050a6:	460b      	mov	r3, r1
 80050a8:	813b      	strh	r3, [r7, #8]
 80050aa:	4613      	mov	r3, r2
 80050ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	f040 80fd 	bne.w	80052b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_I2C_Mem_Read+0x34>
 80050c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d105      	bne.n	80050d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e0f1      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d101      	bne.n	80050e2 <HAL_I2C_Mem_Read+0x4e>
 80050de:	2302      	movs	r3, #2
 80050e0:	e0ea      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050ea:	f7fd fc43 	bl	8002974 <HAL_GetTick>
 80050ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	2319      	movs	r3, #25
 80050f6:	2201      	movs	r2, #1
 80050f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 f9af 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d001      	beq.n	800510c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e0d5      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2222      	movs	r2, #34	@ 0x22
 8005110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2240      	movs	r2, #64	@ 0x40
 8005118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6a3a      	ldr	r2, [r7, #32]
 8005126:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800512c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005134:	88f8      	ldrh	r0, [r7, #6]
 8005136:	893a      	ldrh	r2, [r7, #8]
 8005138:	8979      	ldrh	r1, [r7, #10]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	4603      	mov	r3, r0
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 f913 	bl	8005370 <I2C_RequestMemoryRead>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d005      	beq.n	800515c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e0ad      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005160:	b29b      	uxth	r3, r3
 8005162:	2bff      	cmp	r3, #255	@ 0xff
 8005164:	d90e      	bls.n	8005184 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	22ff      	movs	r2, #255	@ 0xff
 800516a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005170:	b2da      	uxtb	r2, r3
 8005172:	8979      	ldrh	r1, [r7, #10]
 8005174:	4b52      	ldr	r3, [pc, #328]	@ (80052c0 <HAL_I2C_Mem_Read+0x22c>)
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 fbbf 	bl	8005900 <I2C_TransferConfig>
 8005182:	e00f      	b.n	80051a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005188:	b29a      	uxth	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005192:	b2da      	uxtb	r2, r3
 8005194:	8979      	ldrh	r1, [r7, #10]
 8005196:	4b4a      	ldr	r3, [pc, #296]	@ (80052c0 <HAL_I2C_Mem_Read+0x22c>)
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f000 fbae 	bl	8005900 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	2200      	movs	r2, #0
 80051ac:	2104      	movs	r1, #4
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f956 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e07c      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d034      	beq.n	8005264 <HAL_I2C_Mem_Read+0x1d0>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d130      	bne.n	8005264 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005208:	2200      	movs	r2, #0
 800520a:	2180      	movs	r1, #128	@ 0x80
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 f927 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d001      	beq.n	800521c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e04d      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	2bff      	cmp	r3, #255	@ 0xff
 8005224:	d90e      	bls.n	8005244 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	22ff      	movs	r2, #255	@ 0xff
 800522a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005230:	b2da      	uxtb	r2, r3
 8005232:	8979      	ldrh	r1, [r7, #10]
 8005234:	2300      	movs	r3, #0
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f000 fb5f 	bl	8005900 <I2C_TransferConfig>
 8005242:	e00f      	b.n	8005264 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005252:	b2da      	uxtb	r2, r3
 8005254:	8979      	ldrh	r1, [r7, #10]
 8005256:	2300      	movs	r3, #0
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 fb4e 	bl	8005900 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005268:	b29b      	uxth	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d19a      	bne.n	80051a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 f994 	bl	80055a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e01a      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2220      	movs	r2, #32
 8005288:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6859      	ldr	r1, [r3, #4]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	4b0b      	ldr	r3, [pc, #44]	@ (80052c4 <HAL_I2C_Mem_Read+0x230>)
 8005296:	400b      	ands	r3, r1
 8005298:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2220      	movs	r2, #32
 800529e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	e000      	b.n	80052b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80052b6:	2302      	movs	r3, #2
  }
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3718      	adds	r7, #24
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	80002400 	.word	0x80002400
 80052c4:	fe00e800 	.word	0xfe00e800

080052c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af02      	add	r7, sp, #8
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	4608      	mov	r0, r1
 80052d2:	4611      	mov	r1, r2
 80052d4:	461a      	mov	r2, r3
 80052d6:	4603      	mov	r3, r0
 80052d8:	817b      	strh	r3, [r7, #10]
 80052da:	460b      	mov	r3, r1
 80052dc:	813b      	strh	r3, [r7, #8]
 80052de:	4613      	mov	r3, r2
 80052e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80052e2:	88fb      	ldrh	r3, [r7, #6]
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	8979      	ldrh	r1, [r7, #10]
 80052e8:	4b20      	ldr	r3, [pc, #128]	@ (800536c <I2C_RequestMemoryWrite+0xa4>)
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fb05 	bl	8005900 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052f6:	69fa      	ldr	r2, [r7, #28]
 80052f8:	69b9      	ldr	r1, [r7, #24]
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f909 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e02c      	b.n	8005364 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d105      	bne.n	800531c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005310:	893b      	ldrh	r3, [r7, #8]
 8005312:	b2da      	uxtb	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	629a      	str	r2, [r3, #40]	@ 0x28
 800531a:	e015      	b.n	8005348 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800531c:	893b      	ldrh	r3, [r7, #8]
 800531e:	0a1b      	lsrs	r3, r3, #8
 8005320:	b29b      	uxth	r3, r3
 8005322:	b2da      	uxtb	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	69b9      	ldr	r1, [r7, #24]
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f000 f8ef 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e012      	b.n	8005364 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800533e:	893b      	ldrh	r3, [r7, #8]
 8005340:	b2da      	uxtb	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	2200      	movs	r2, #0
 8005350:	2180      	movs	r1, #128	@ 0x80
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f884 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e000      	b.n	8005364 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	80002000 	.word	0x80002000

08005370 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af02      	add	r7, sp, #8
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	4608      	mov	r0, r1
 800537a:	4611      	mov	r1, r2
 800537c:	461a      	mov	r2, r3
 800537e:	4603      	mov	r3, r0
 8005380:	817b      	strh	r3, [r7, #10]
 8005382:	460b      	mov	r3, r1
 8005384:	813b      	strh	r3, [r7, #8]
 8005386:	4613      	mov	r3, r2
 8005388:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800538a:	88fb      	ldrh	r3, [r7, #6]
 800538c:	b2da      	uxtb	r2, r3
 800538e:	8979      	ldrh	r1, [r7, #10]
 8005390:	4b20      	ldr	r3, [pc, #128]	@ (8005414 <I2C_RequestMemoryRead+0xa4>)
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	2300      	movs	r3, #0
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 fab2 	bl	8005900 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	69b9      	ldr	r1, [r7, #24]
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f8b6 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e02c      	b.n	800540a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053b0:	88fb      	ldrh	r3, [r7, #6]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d105      	bne.n	80053c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053b6:	893b      	ldrh	r3, [r7, #8]
 80053b8:	b2da      	uxtb	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	629a      	str	r2, [r3, #40]	@ 0x28
 80053c0:	e015      	b.n	80053ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80053c2:	893b      	ldrh	r3, [r7, #8]
 80053c4:	0a1b      	lsrs	r3, r3, #8
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053d0:	69fa      	ldr	r2, [r7, #28]
 80053d2:	69b9      	ldr	r1, [r7, #24]
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f89c 	bl	8005512 <I2C_WaitOnTXISFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e012      	b.n	800540a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053e4:	893b      	ldrh	r3, [r7, #8]
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	2200      	movs	r2, #0
 80053f6:	2140      	movs	r1, #64	@ 0x40
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f831 	bl	8005460 <I2C_WaitOnFlagUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	80002000 	.word	0x80002000

08005418 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d103      	bne.n	8005436 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2200      	movs	r2, #0
 8005434:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b01      	cmp	r3, #1
 8005442:	d007      	beq.n	8005454 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699a      	ldr	r2, [r3, #24]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0201 	orr.w	r2, r2, #1
 8005452:	619a      	str	r2, [r3, #24]
  }
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	603b      	str	r3, [r7, #0]
 800546c:	4613      	mov	r3, r2
 800546e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005470:	e03b      	b.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	6839      	ldr	r1, [r7, #0]
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 f962 	bl	8005740 <I2C_IsErrorOccurred>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e041      	b.n	800550a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548c:	d02d      	beq.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548e:	f7fd fa71 	bl	8002974 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	429a      	cmp	r2, r3
 800549c:	d302      	bcc.n	80054a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d122      	bne.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	4013      	ands	r3, r2
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	bf0c      	ite	eq
 80054b4:	2301      	moveq	r3, #1
 80054b6:	2300      	movne	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	461a      	mov	r2, r3
 80054bc:	79fb      	ldrb	r3, [r7, #7]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d113      	bne.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054c6:	f043 0220 	orr.w	r2, r3, #32
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e00f      	b.n	800550a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	699a      	ldr	r2, [r3, #24]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	4013      	ands	r3, r2
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	bf0c      	ite	eq
 80054fa:	2301      	moveq	r3, #1
 80054fc:	2300      	movne	r3, #0
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	461a      	mov	r2, r3
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	429a      	cmp	r2, r3
 8005506:	d0b4      	beq.n	8005472 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3710      	adds	r7, #16
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b084      	sub	sp, #16
 8005516:	af00      	add	r7, sp, #0
 8005518:	60f8      	str	r0, [r7, #12]
 800551a:	60b9      	str	r1, [r7, #8]
 800551c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800551e:	e033      	b.n	8005588 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	68b9      	ldr	r1, [r7, #8]
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f90b 	bl	8005740 <I2C_IsErrorOccurred>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d001      	beq.n	8005534 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e031      	b.n	8005598 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553a:	d025      	beq.n	8005588 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553c:	f7fd fa1a 	bl	8002974 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	429a      	cmp	r2, r3
 800554a:	d302      	bcc.n	8005552 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d11a      	bne.n	8005588 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b02      	cmp	r3, #2
 800555e:	d013      	beq.n	8005588 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005564:	f043 0220 	orr.w	r2, r3, #32
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2220      	movs	r2, #32
 8005570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e007      	b.n	8005598 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b02      	cmp	r3, #2
 8005594:	d1c4      	bne.n	8005520 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055ac:	e02f      	b.n	800560e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	68b9      	ldr	r1, [r7, #8]
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f8c4 	bl	8005740 <I2C_IsErrorOccurred>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e02d      	b.n	800561e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c2:	f7fd f9d7 	bl	8002974 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d302      	bcc.n	80055d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d11a      	bne.n	800560e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b20      	cmp	r3, #32
 80055e4:	d013      	beq.n	800560e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ea:	f043 0220 	orr.w	r2, r3, #32
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e007      	b.n	800561e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b20      	cmp	r3, #32
 800561a:	d1c8      	bne.n	80055ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005634:	2300      	movs	r3, #0
 8005636:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005638:	e071      	b.n	800571e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	68b9      	ldr	r1, [r7, #8]
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 f87e 	bl	8005740 <I2C_IsErrorOccurred>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b20      	cmp	r3, #32
 800565a:	d13b      	bne.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800565c:	7dfb      	ldrb	r3, [r7, #23]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d138      	bne.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b04      	cmp	r3, #4
 800566e:	d105      	bne.n	800567c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005678:	2300      	movs	r3, #0
 800567a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	f003 0310 	and.w	r3, r3, #16
 8005686:	2b10      	cmp	r3, #16
 8005688:	d121      	bne.n	80056ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2210      	movs	r2, #16
 8005690:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2204      	movs	r2, #4
 8005696:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2220      	movs	r2, #32
 800569e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6859      	ldr	r1, [r3, #4]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	4b24      	ldr	r3, [pc, #144]	@ (800573c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80056ac:	400b      	ands	r3, r1
 80056ae:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	75fb      	strb	r3, [r7, #23]
 80056cc:	e002      	b.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80056d4:	f7fd f94e 	bl	8002974 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d302      	bcc.n	80056ea <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d119      	bne.n	800571e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80056ea:	7dfb      	ldrb	r3, [r7, #23]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d116      	bne.n	800571e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f003 0304 	and.w	r3, r3, #4
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	d00f      	beq.n	800571e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005702:	f043 0220 	orr.w	r2, r3, #32
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2220      	movs	r2, #32
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b04      	cmp	r3, #4
 800572a:	d002      	beq.n	8005732 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800572c:	7dfb      	ldrb	r3, [r7, #23]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d083      	beq.n	800563a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005732:	7dfb      	ldrb	r3, [r7, #23]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	fe00e800 	.word	0xfe00e800

08005740 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b08a      	sub	sp, #40	@ 0x28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800575a:	2300      	movs	r3, #0
 800575c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	f003 0310 	and.w	r3, r3, #16
 8005768:	2b00      	cmp	r3, #0
 800576a:	d068      	beq.n	800583e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2210      	movs	r2, #16
 8005772:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005774:	e049      	b.n	800580a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577c:	d045      	beq.n	800580a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800577e:	f7fd f8f9 	bl	8002974 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	429a      	cmp	r2, r3
 800578c:	d302      	bcc.n	8005794 <I2C_IsErrorOccurred+0x54>
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d13a      	bne.n	800580a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800579e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057b6:	d121      	bne.n	80057fc <I2C_IsErrorOccurred+0xbc>
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057be:	d01d      	beq.n	80057fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80057c0:	7cfb      	ldrb	r3, [r7, #19]
 80057c2:	2b20      	cmp	r3, #32
 80057c4:	d01a      	beq.n	80057fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80057d6:	f7fd f8cd 	bl	8002974 <HAL_GetTick>
 80057da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057dc:	e00e      	b.n	80057fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80057de:	f7fd f8c9 	bl	8002974 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b19      	cmp	r3, #25
 80057ea:	d907      	bls.n	80057fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	f043 0320 	orr.w	r3, r3, #32
 80057f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80057fa:	e006      	b.n	800580a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	f003 0320 	and.w	r3, r3, #32
 8005806:	2b20      	cmp	r3, #32
 8005808:	d1e9      	bne.n	80057de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	f003 0320 	and.w	r3, r3, #32
 8005814:	2b20      	cmp	r3, #32
 8005816:	d003      	beq.n	8005820 <I2C_IsErrorOccurred+0xe0>
 8005818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0aa      	beq.n	8005776 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005820:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005824:	2b00      	cmp	r3, #0
 8005826:	d103      	bne.n	8005830 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2220      	movs	r2, #32
 800582e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	f043 0304 	orr.w	r3, r3, #4
 8005836:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00b      	beq.n	8005868 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	f043 0301 	orr.w	r3, r3, #1
 8005856:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005860:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00b      	beq.n	800588a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	f043 0308 	orr.w	r3, r3, #8
 8005878:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005882:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00b      	beq.n	80058ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	f043 0302 	orr.w	r3, r3, #2
 800589a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80058ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d01c      	beq.n	80058ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f7ff fdaf 	bl	8005418 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	6859      	ldr	r1, [r3, #4]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	4b0d      	ldr	r3, [pc, #52]	@ (80058fc <I2C_IsErrorOccurred+0x1bc>)
 80058c6:	400b      	ands	r3, r1
 80058c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	431a      	orrs	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2220      	movs	r2, #32
 80058da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80058ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3728      	adds	r7, #40	@ 0x28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	fe00e800 	.word	0xfe00e800

08005900 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005900:	b480      	push	{r7}
 8005902:	b087      	sub	sp, #28
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	607b      	str	r3, [r7, #4]
 800590a:	460b      	mov	r3, r1
 800590c:	817b      	strh	r3, [r7, #10]
 800590e:	4613      	mov	r3, r2
 8005910:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005912:	897b      	ldrh	r3, [r7, #10]
 8005914:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005918:	7a7b      	ldrb	r3, [r7, #9]
 800591a:	041b      	lsls	r3, r3, #16
 800591c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005920:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	4313      	orrs	r3, r2
 800592a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800592e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	6a3b      	ldr	r3, [r7, #32]
 8005938:	0d5b      	lsrs	r3, r3, #21
 800593a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800593e:	4b08      	ldr	r3, [pc, #32]	@ (8005960 <I2C_TransferConfig+0x60>)
 8005940:	430b      	orrs	r3, r1
 8005942:	43db      	mvns	r3, r3
 8005944:	ea02 0103 	and.w	r1, r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	430a      	orrs	r2, r1
 8005950:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005952:	bf00      	nop
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	03ff63ff 	.word	0x03ff63ff

08005964 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b20      	cmp	r3, #32
 8005978:	d138      	bne.n	80059ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005984:	2302      	movs	r3, #2
 8005986:	e032      	b.n	80059ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2224      	movs	r2, #36	@ 0x24
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0201 	bic.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	683a      	ldr	r2, [r7, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2220      	movs	r2, #32
 80059dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	e000      	b.n	80059ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059ec:	2302      	movs	r3, #2
  }
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b085      	sub	sp, #20
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
 8005a02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d139      	bne.n	8005a84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d101      	bne.n	8005a1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a1a:	2302      	movs	r3, #2
 8005a1c:	e033      	b.n	8005a86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2224      	movs	r2, #36	@ 0x24
 8005a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0201 	bic.w	r2, r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	021b      	lsls	r3, r3, #8
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0201 	orr.w	r2, r2, #1
 8005a6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2220      	movs	r2, #32
 8005a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a80:	2300      	movs	r3, #0
 8005a82:	e000      	b.n	8005a86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a84:	2302      	movs	r3, #2
  }
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
	...

08005a94 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a98:	4b05      	ldr	r3, [pc, #20]	@ (8005ab0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a04      	ldr	r2, [pc, #16]	@ (8005ab0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa2:	6013      	str	r3, [r2, #0]
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	58000400 	.word	0x58000400

08005ab4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005ab8:	4b04      	ldr	r3, [pc, #16]	@ (8005acc <HAL_PWREx_GetVoltageRange+0x18>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	58000400 	.word	0x58000400

08005ad0 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005ada:	4b11      	ldr	r3, [pc, #68]	@ (8005b20 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f023 0307 	bic.w	r3, r3, #7
 8005ae2:	4a0f      	ldr	r2, [pc, #60]	@ (8005b20 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005ae4:	f043 0302 	orr.w	r3, r3, #2
 8005ae8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005aea:	4b0e      	ldr	r3, [pc, #56]	@ (8005b24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	4a0d      	ldr	r2, [pc, #52]	@ (8005b24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005af0:	f043 0304 	orr.w	r3, r3, #4
 8005af4:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005afc:	bf30      	wfi
 8005afe:	e002      	b.n	8005b06 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005b00:	bf40      	sev
    __WFE();
 8005b02:	bf20      	wfe
    __WFE();
 8005b04:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005b06:	4b07      	ldr	r3, [pc, #28]	@ (8005b24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	4a06      	ldr	r2, [pc, #24]	@ (8005b24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b0c:	f023 0304 	bic.w	r3, r3, #4
 8005b10:	6113      	str	r3, [r2, #16]
}
 8005b12:	bf00      	nop
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	58000400 	.word	0x58000400
 8005b24:	e000ed00 	.word	0xe000ed00

08005b28 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005b28:	b480      	push	{r7}
 8005b2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005b2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b3a:	d101      	bne.n	8005b40 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e000      	b.n	8005b42 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <LL_RCC_HSE_Enable>:
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b5e:	6013      	str	r3, [r2, #0]
}
 8005b60:	bf00      	nop
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <LL_RCC_HSE_Disable>:
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005b6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b7c:	6013      	str	r3, [r2, #0]
}
 8005b7e:	bf00      	nop
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <LL_RCC_HSE_IsReady>:
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b9a:	d101      	bne.n	8005ba0 <LL_RCC_HSE_IsReady+0x18>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e000      	b.n	8005ba2 <LL_RCC_HSE_IsReady+0x1a>
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <LL_RCC_HSI_Enable>:
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bbe:	6013      	str	r3, [r2, #0]
}
 8005bc0:	bf00      	nop
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <LL_RCC_HSI_Disable>:
{
 8005bca:	b480      	push	{r7}
 8005bcc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005bce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bdc:	6013      	str	r3, [r2, #0]
}
 8005bde:	bf00      	nop
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <LL_RCC_HSI_IsReady>:
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005bec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bfa:	d101      	bne.n	8005c00 <LL_RCC_HSI_IsReady+0x18>
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e000      	b.n	8005c02 <LL_RCC_HSI_IsReady+0x1a>
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <LL_RCC_HSI_SetCalibTrimming>:
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	061b      	lsls	r3, r3, #24
 8005c22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c26:	4313      	orrs	r3, r2
 8005c28:	604b      	str	r3, [r1, #4]
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr

08005c36 <LL_RCC_HSI48_Enable>:
{
 8005c36:	b480      	push	{r7}
 8005c38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c46:	f043 0301 	orr.w	r3, r3, #1
 8005c4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005c4e:	bf00      	nop
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <LL_RCC_HSI48_Disable>:
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c68:	f023 0301 	bic.w	r3, r3, #1
 8005c6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005c70:	bf00      	nop
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <LL_RCC_HSI48_IsReady>:
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005c7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d101      	bne.n	8005c92 <LL_RCC_HSI48_IsReady+0x18>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <LL_RCC_HSI48_IsReady+0x1a>
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <LL_RCC_LSE_Enable>:
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005ca2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005caa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cae:	f043 0301 	orr.w	r3, r3, #1
 8005cb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005cb6:	bf00      	nop
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <LL_RCC_LSE_Disable>:
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ccc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cd0:	f023 0301 	bic.w	r3, r3, #1
 8005cd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005cd8:	bf00      	nop
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr

08005ce2 <LL_RCC_LSE_EnableBypass>:
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cf2:	f043 0304 	orr.w	r3, r3, #4
 8005cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005cfa:	bf00      	nop
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <LL_RCC_LSE_DisableBypass>:
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005d08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d14:	f023 0304 	bic.w	r3, r3, #4
 8005d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005d1c:	bf00      	nop
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <LL_RCC_LSE_IsReady>:
{
 8005d26:	b480      	push	{r7}
 8005d28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d101      	bne.n	8005d3e <LL_RCC_LSE_IsReady+0x18>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <LL_RCC_LSE_IsReady+0x1a>
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <LL_RCC_LSI1_Enable>:
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d5a:	f043 0301 	orr.w	r3, r3, #1
 8005d5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005d62:	bf00      	nop
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <LL_RCC_LSI1_Disable>:
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d7c:	f023 0301 	bic.w	r3, r3, #1
 8005d80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005d84:	bf00      	nop
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <LL_RCC_LSI1_IsReady>:
{
 8005d8e:	b480      	push	{r7}
 8005d90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005d92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d101      	bne.n	8005da6 <LL_RCC_LSI1_IsReady+0x18>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <LL_RCC_LSI1_IsReady+0x1a>
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <LL_RCC_LSI2_Enable>:
{
 8005db2:	b480      	push	{r7}
 8005db4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dc2:	f043 0304 	orr.w	r3, r3, #4
 8005dc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005dca:	bf00      	nop
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <LL_RCC_LSI2_Disable>:
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005dd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005de0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005de4:	f023 0304 	bic.w	r3, r3, #4
 8005de8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005dec:	bf00      	nop
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <LL_RCC_LSI2_IsReady>:
{
 8005df6:	b480      	push	{r7}
 8005df8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005dfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e02:	f003 0308 	and.w	r3, r3, #8
 8005e06:	2b08      	cmp	r3, #8
 8005e08:	d101      	bne.n	8005e0e <LL_RCC_LSI2_IsReady+0x18>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e000      	b.n	8005e10 <LL_RCC_LSI2_IsReady+0x1a>
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <LL_RCC_LSI2_SetTrimming>:
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	021b      	lsls	r3, r3, #8
 8005e32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <LL_RCC_MSI_Enable>:
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	6013      	str	r3, [r2, #0]
}
 8005e5c:	bf00      	nop
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <LL_RCC_MSI_Disable>:
{
 8005e66:	b480      	push	{r7}
 8005e68:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e74:	f023 0301 	bic.w	r3, r3, #1
 8005e78:	6013      	str	r3, [r2, #0]
}
 8005e7a:	bf00      	nop
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <LL_RCC_MSI_IsReady>:
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d101      	bne.n	8005e9a <LL_RCC_MSI_IsReady+0x16>
 8005e96:	2301      	movs	r3, #1
 8005e98:	e000      	b.n	8005e9c <LL_RCC_MSI_IsReady+0x18>
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <LL_RCC_MSI_SetRange>:
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005eb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	600b      	str	r3, [r1, #0]
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <LL_RCC_MSI_GetRange>:
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005ed4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ede:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2bb0      	cmp	r3, #176	@ 0xb0
 8005ee4:	d901      	bls.n	8005eea <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005ee6:	23b0      	movs	r3, #176	@ 0xb0
 8005ee8:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005eea:	687b      	ldr	r3, [r7, #4]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	021b      	lsls	r3, r3, #8
 8005f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f12:	4313      	orrs	r3, r2
 8005f14:	604b      	str	r3, [r1, #4]
}
 8005f16:	bf00      	nop
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <LL_RCC_SetSysClkSource>:
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f023 0203 	bic.w	r2, r3, #3
 8005f34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	608b      	str	r3, [r1, #8]
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <LL_RCC_GetSysClkSource>:
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 030c 	and.w	r3, r3, #12
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <LL_RCC_SetAHBPrescaler>:
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005f6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	608b      	str	r3, [r1, #8]
}
 8005f7e:	bf00      	nop
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <LL_C2_RCC_SetAHBPrescaler>:
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005f92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f96:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005f9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005faa:	bf00      	nop
 8005fac:	370c      	adds	r7, #12
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <LL_RCC_SetAHB4Prescaler>:
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fc2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005fc6:	f023 020f 	bic.w	r2, r3, #15
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	091b      	lsrs	r3, r3, #4
 8005fce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <LL_RCC_SetAPB1Prescaler>:
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	608b      	str	r3, [r1, #8]
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <LL_RCC_SetAPB2Prescaler>:
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800601e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4313      	orrs	r3, r2
 8006026:	608b      	str	r3, [r1, #8]
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <LL_RCC_GetAHBPrescaler>:
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006042:	4618      	mov	r0, r3
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <LL_RCC_GetAHB4Prescaler>:
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006054:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006058:	011b      	lsls	r3, r3, #4
 800605a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800605e:	4618      	mov	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <LL_RCC_GetAPB1Prescaler>:
{
 8006068:	b480      	push	{r7}
 800606a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800606c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8006076:	4618      	mov	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <LL_RCC_GetAPB2Prescaler>:
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006084:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800608e:	4618      	mov	r0, r3
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006098:	b480      	push	{r7}
 800609a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800609c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060aa:	6013      	str	r3, [r2, #0]
}
 80060ac:	bf00      	nop
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr

080060b6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80060b6:	b480      	push	{r7}
 80060b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80060ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060c8:	6013      	str	r3, [r2, #0]
}
 80060ca:	bf00      	nop
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80060d4:	b480      	push	{r7}
 80060d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80060d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060e6:	d101      	bne.n	80060ec <LL_RCC_PLL_IsReady+0x18>
 80060e8:	2301      	movs	r3, #1
 80060ea:	e000      	b.n	80060ee <LL_RCC_PLL_IsReady+0x1a>
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80060fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	0a1b      	lsrs	r3, r3, #8
 8006104:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006108:	4618      	mov	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr

08006112 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006112:	b480      	push	{r7}
 8006114:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006120:	4618      	mov	r0, r3
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr

0800612a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800612a:	b480      	push	{r7}
 800612c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800612e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006138:	4618      	mov	r0, r3
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006142:	b480      	push	{r7}
 8006144:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f003 0303 	and.w	r3, r3, #3
}
 8006150:	4618      	mov	r0, r3
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr

0800615a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800615a:	b480      	push	{r7}
 800615c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800615e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800616c:	d101      	bne.n	8006172 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800617e:	b480      	push	{r7}
 8006180:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006182:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006186:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800618a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800618e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006192:	d101      	bne.n	8006198 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006194:	2301      	movs	r3, #1
 8006196:	e000      	b.n	800619a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80061a4:	b480      	push	{r7}
 80061a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80061a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ac:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061b8:	d101      	bne.n	80061be <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80061ba:	2301      	movs	r3, #1
 80061bc:	e000      	b.n	80061c0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80061ca:	b480      	push	{r7}
 80061cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80061ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061dc:	d101      	bne.n	80061e2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80061de:	2301      	movs	r3, #1
 80061e0:	e000      	b.n	80061e4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80061ee:	b480      	push	{r7}
 80061f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80061f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006200:	d101      	bne.n	8006206 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006202:	2301      	movs	r3, #1
 8006204:	e000      	b.n	8006208 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
	...

08006214 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006214:	b590      	push	{r4, r7, lr}
 8006216:	b08d      	sub	sp, #52	@ 0x34
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e363      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0320 	and.w	r3, r3, #32
 800622e:	2b00      	cmp	r3, #0
 8006230:	f000 808d 	beq.w	800634e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006234:	f7ff fe89 	bl	8005f4a <LL_RCC_GetSysClkSource>
 8006238:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800623a:	f7ff ff82 	bl	8006142 <LL_RCC_PLL_GetMainSource>
 800623e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	2b00      	cmp	r3, #0
 8006244:	d005      	beq.n	8006252 <HAL_RCC_OscConfig+0x3e>
 8006246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006248:	2b0c      	cmp	r3, #12
 800624a:	d147      	bne.n	80062dc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800624c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624e:	2b01      	cmp	r3, #1
 8006250:	d144      	bne.n	80062dc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e347      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8006262:	f7ff fe34 	bl	8005ece <LL_RCC_MSI_GetRange>
 8006266:	4603      	mov	r3, r0
 8006268:	429c      	cmp	r4, r3
 800626a:	d914      	bls.n	8006296 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006270:	4618      	mov	r0, r3
 8006272:	f000 fd2f 	bl	8006cd4 <RCC_SetFlashLatencyFromMSIRange>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e336      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006284:	4618      	mov	r0, r3
 8006286:	f7ff fe0e 	bl	8005ea6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	4618      	mov	r0, r3
 8006290:	f7ff fe32 	bl	8005ef8 <LL_RCC_MSI_SetCalibTrimming>
 8006294:	e013      	b.n	80062be <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff fe03 	bl	8005ea6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a1b      	ldr	r3, [r3, #32]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff fe27 	bl	8005ef8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fd10 	bl	8006cd4 <RCC_SetFlashLatencyFromMSIRange>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e317      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80062be:	f000 fcc9 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 80062c2:	4603      	mov	r3, r0
 80062c4:	4aa4      	ldr	r2, [pc, #656]	@ (8006558 <HAL_RCC_OscConfig+0x344>)
 80062c6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80062c8:	4ba4      	ldr	r3, [pc, #656]	@ (800655c <HAL_RCC_OscConfig+0x348>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7fc fb03 	bl	80028d8 <HAL_InitTick>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d039      	beq.n	800634c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e308      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01e      	beq.n	8006322 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80062e4:	f7ff fdb0 	bl	8005e48 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062e8:	f7fc fb44 	bl	8002974 <HAL_GetTick>
 80062ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062f0:	f7fc fb40 	bl	8002974 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e2f5      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006302:	f7ff fdbf 	bl	8005e84 <LL_RCC_MSI_IsReady>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d0f1      	beq.n	80062f0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff fdc8 	bl	8005ea6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	4618      	mov	r0, r3
 800631c:	f7ff fdec 	bl	8005ef8 <LL_RCC_MSI_SetCalibTrimming>
 8006320:	e015      	b.n	800634e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006322:	f7ff fda0 	bl	8005e66 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006326:	f7fc fb25 	bl	8002974 <HAL_GetTick>
 800632a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800632c:	e008      	b.n	8006340 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800632e:	f7fc fb21 	bl	8002974 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b02      	cmp	r3, #2
 800633a:	d901      	bls.n	8006340 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e2d6      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006340:	f7ff fda0 	bl	8005e84 <LL_RCC_MSI_IsReady>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1f1      	bne.n	800632e <HAL_RCC_OscConfig+0x11a>
 800634a:	e000      	b.n	800634e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800634c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d047      	beq.n	80063ea <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800635a:	f7ff fdf6 	bl	8005f4a <LL_RCC_GetSysClkSource>
 800635e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006360:	f7ff feef 	bl	8006142 <LL_RCC_PLL_GetMainSource>
 8006364:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	2b08      	cmp	r3, #8
 800636a:	d005      	beq.n	8006378 <HAL_RCC_OscConfig+0x164>
 800636c:	6a3b      	ldr	r3, [r7, #32]
 800636e:	2b0c      	cmp	r3, #12
 8006370:	d108      	bne.n	8006384 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	2b03      	cmp	r3, #3
 8006376:	d105      	bne.n	8006384 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d134      	bne.n	80063ea <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e2b4      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800638c:	d102      	bne.n	8006394 <HAL_RCC_OscConfig+0x180>
 800638e:	f7ff fbdd 	bl	8005b4c <LL_RCC_HSE_Enable>
 8006392:	e001      	b.n	8006398 <HAL_RCC_OscConfig+0x184>
 8006394:	f7ff fbe9 	bl	8005b6a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d012      	beq.n	80063c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a0:	f7fc fae8 	bl	8002974 <HAL_GetTick>
 80063a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063a8:	f7fc fae4 	bl	8002974 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b64      	cmp	r3, #100	@ 0x64
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e299      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80063ba:	f7ff fbe5 	bl	8005b88 <LL_RCC_HSE_IsReady>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0f1      	beq.n	80063a8 <HAL_RCC_OscConfig+0x194>
 80063c4:	e011      	b.n	80063ea <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c6:	f7fc fad5 	bl	8002974 <HAL_GetTick>
 80063ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80063cc:	e008      	b.n	80063e0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063ce:	f7fc fad1 	bl	8002974 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b64      	cmp	r3, #100	@ 0x64
 80063da:	d901      	bls.n	80063e0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e286      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80063e0:	f7ff fbd2 	bl	8005b88 <LL_RCC_HSE_IsReady>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1f1      	bne.n	80063ce <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d04c      	beq.n	8006490 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063f6:	f7ff fda8 	bl	8005f4a <LL_RCC_GetSysClkSource>
 80063fa:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063fc:	f7ff fea1 	bl	8006142 <LL_RCC_PLL_GetMainSource>
 8006400:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	2b04      	cmp	r3, #4
 8006406:	d005      	beq.n	8006414 <HAL_RCC_OscConfig+0x200>
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	2b0c      	cmp	r3, #12
 800640c:	d10e      	bne.n	800642c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d10b      	bne.n	800642c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e266      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fbf1 	bl	8005c0c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800642a:	e031      	b.n	8006490 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d019      	beq.n	8006468 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006434:	f7ff fbba 	bl	8005bac <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006438:	f7fc fa9c 	bl	8002974 <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006440:	f7fc fa98 	bl	8002974 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e24d      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006452:	f7ff fbc9 	bl	8005be8 <LL_RCC_HSI_IsReady>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d0f1      	beq.n	8006440 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	4618      	mov	r0, r3
 8006462:	f7ff fbd3 	bl	8005c0c <LL_RCC_HSI_SetCalibTrimming>
 8006466:	e013      	b.n	8006490 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006468:	f7ff fbaf 	bl	8005bca <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646c:	f7fc fa82 	bl	8002974 <HAL_GetTick>
 8006470:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006472:	e008      	b.n	8006486 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006474:	f7fc fa7e 	bl	8002974 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b02      	cmp	r3, #2
 8006480:	d901      	bls.n	8006486 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e233      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006486:	f7ff fbaf 	bl	8005be8 <LL_RCC_HSI_IsReady>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1f1      	bne.n	8006474 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0308 	and.w	r3, r3, #8
 8006498:	2b00      	cmp	r3, #0
 800649a:	d106      	bne.n	80064aa <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 80a3 	beq.w	80065f0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d076      	beq.n	80065a0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0310 	and.w	r3, r3, #16
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d046      	beq.n	800654c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80064be:	f7ff fc66 	bl	8005d8e <LL_RCC_LSI1_IsReady>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d113      	bne.n	80064f0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80064c8:	f7ff fc3f 	bl	8005d4a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80064cc:	f7fc fa52 	bl	8002974 <HAL_GetTick>
 80064d0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80064d4:	f7fc fa4e 	bl	8002974 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e203      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80064e6:	f7ff fc52 	bl	8005d8e <LL_RCC_LSI1_IsReady>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d0f1      	beq.n	80064d4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80064f0:	f7ff fc5f 	bl	8005db2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064f4:	f7fc fa3e 	bl	8002974 <HAL_GetTick>
 80064f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80064fa:	e008      	b.n	800650e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80064fc:	f7fc fa3a 	bl	8002974 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	2b03      	cmp	r3, #3
 8006508:	d901      	bls.n	800650e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e1ef      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800650e:	f7ff fc72 	bl	8005df6 <LL_RCC_LSI2_IsReady>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0f1      	beq.n	80064fc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	4618      	mov	r0, r3
 800651e:	f7ff fc7c 	bl	8005e1a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8006522:	f7ff fc23 	bl	8005d6c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006526:	f7fc fa25 	bl	8002974 <HAL_GetTick>
 800652a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800652c:	e008      	b.n	8006540 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800652e:	f7fc fa21 	bl	8002974 <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	2b02      	cmp	r3, #2
 800653a:	d901      	bls.n	8006540 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e1d6      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006540:	f7ff fc25 	bl	8005d8e <LL_RCC_LSI1_IsReady>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1f1      	bne.n	800652e <HAL_RCC_OscConfig+0x31a>
 800654a:	e051      	b.n	80065f0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800654c:	f7ff fbfd 	bl	8005d4a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006550:	f7fc fa10 	bl	8002974 <HAL_GetTick>
 8006554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006556:	e00c      	b.n	8006572 <HAL_RCC_OscConfig+0x35e>
 8006558:	2000000c 	.word	0x2000000c
 800655c:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006560:	f7fc fa08 	bl	8002974 <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	2b02      	cmp	r3, #2
 800656c:	d901      	bls.n	8006572 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e1bd      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006572:	f7ff fc0c 	bl	8005d8e <LL_RCC_LSI1_IsReady>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d0f1      	beq.n	8006560 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800657c:	f7ff fc2a 	bl	8005dd4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006580:	e008      	b.n	8006594 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006582:	f7fc f9f7 	bl	8002974 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	2b03      	cmp	r3, #3
 800658e:	d901      	bls.n	8006594 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e1ac      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006594:	f7ff fc2f 	bl	8005df6 <LL_RCC_LSI2_IsReady>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1f1      	bne.n	8006582 <HAL_RCC_OscConfig+0x36e>
 800659e:	e027      	b.n	80065f0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80065a0:	f7ff fc18 	bl	8005dd4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065a4:	f7fc f9e6 	bl	8002974 <HAL_GetTick>
 80065a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80065aa:	e008      	b.n	80065be <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80065ac:	f7fc f9e2 	bl	8002974 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	2b03      	cmp	r3, #3
 80065b8:	d901      	bls.n	80065be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e197      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80065be:	f7ff fc1a 	bl	8005df6 <LL_RCC_LSI2_IsReady>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1f1      	bne.n	80065ac <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80065c8:	f7ff fbd0 	bl	8005d6c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065cc:	f7fc f9d2 	bl	8002974 <HAL_GetTick>
 80065d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80065d2:	e008      	b.n	80065e6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80065d4:	f7fc f9ce 	bl	8002974 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e183      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80065e6:	f7ff fbd2 	bl	8005d8e <LL_RCC_LSI1_IsReady>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1f1      	bne.n	80065d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d05b      	beq.n	80066b4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065fc:	4ba7      	ldr	r3, [pc, #668]	@ (800689c <HAL_RCC_OscConfig+0x688>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006604:	2b00      	cmp	r3, #0
 8006606:	d114      	bne.n	8006632 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006608:	f7ff fa44 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800660c:	f7fc f9b2 	bl	8002974 <HAL_GetTick>
 8006610:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006612:	e008      	b.n	8006626 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006614:	f7fc f9ae 	bl	8002974 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	2b02      	cmp	r3, #2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e163      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006626:	4b9d      	ldr	r3, [pc, #628]	@ (800689c <HAL_RCC_OscConfig+0x688>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662e:	2b00      	cmp	r3, #0
 8006630:	d0f0      	beq.n	8006614 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d102      	bne.n	8006640 <HAL_RCC_OscConfig+0x42c>
 800663a:	f7ff fb30 	bl	8005c9e <LL_RCC_LSE_Enable>
 800663e:	e00c      	b.n	800665a <HAL_RCC_OscConfig+0x446>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	2b05      	cmp	r3, #5
 8006646:	d104      	bne.n	8006652 <HAL_RCC_OscConfig+0x43e>
 8006648:	f7ff fb4b 	bl	8005ce2 <LL_RCC_LSE_EnableBypass>
 800664c:	f7ff fb27 	bl	8005c9e <LL_RCC_LSE_Enable>
 8006650:	e003      	b.n	800665a <HAL_RCC_OscConfig+0x446>
 8006652:	f7ff fb35 	bl	8005cc0 <LL_RCC_LSE_Disable>
 8006656:	f7ff fb55 	bl	8005d04 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d014      	beq.n	800668c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006662:	f7fc f987 	bl	8002974 <HAL_GetTick>
 8006666:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006668:	e00a      	b.n	8006680 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800666a:	f7fc f983 	bl	8002974 <HAL_GetTick>
 800666e:	4602      	mov	r2, r0
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006678:	4293      	cmp	r3, r2
 800667a:	d901      	bls.n	8006680 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e136      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006680:	f7ff fb51 	bl	8005d26 <LL_RCC_LSE_IsReady>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0ef      	beq.n	800666a <HAL_RCC_OscConfig+0x456>
 800668a:	e013      	b.n	80066b4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800668c:	f7fc f972 	bl	8002974 <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006692:	e00a      	b.n	80066aa <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006694:	f7fc f96e 	bl	8002974 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e121      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80066aa:	f7ff fb3c 	bl	8005d26 <LL_RCC_LSE_IsReady>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1ef      	bne.n	8006694 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d02c      	beq.n	800671a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d014      	beq.n	80066f2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066c8:	f7ff fab5 	bl	8005c36 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066cc:	f7fc f952 	bl	8002974 <HAL_GetTick>
 80066d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066d4:	f7fc f94e 	bl	8002974 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e103      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80066e6:	f7ff fac8 	bl	8005c7a <LL_RCC_HSI48_IsReady>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0f1      	beq.n	80066d4 <HAL_RCC_OscConfig+0x4c0>
 80066f0:	e013      	b.n	800671a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066f2:	f7ff fab1 	bl	8005c58 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f6:	f7fc f93d 	bl	8002974 <HAL_GetTick>
 80066fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80066fc:	e008      	b.n	8006710 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066fe:	f7fc f939 	bl	8002974 <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b02      	cmp	r3, #2
 800670a:	d901      	bls.n	8006710 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e0ee      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006710:	f7ff fab3 	bl	8005c7a <LL_RCC_HSI48_IsReady>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1f1      	bne.n	80066fe <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80e4 	beq.w	80068ec <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006724:	f7ff fc11 	bl	8005f4a <LL_RCC_GetSysClkSource>
 8006728:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800672a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006736:	2b02      	cmp	r3, #2
 8006738:	f040 80b4 	bne.w	80068a4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f003 0203 	and.w	r2, r3, #3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006746:	429a      	cmp	r2, r3
 8006748:	d123      	bne.n	8006792 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006754:	429a      	cmp	r2, r3
 8006756:	d11c      	bne.n	8006792 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	0a1b      	lsrs	r3, r3, #8
 800675c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006764:	429a      	cmp	r2, r3
 8006766:	d114      	bne.n	8006792 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006772:	429a      	cmp	r2, r3
 8006774:	d10d      	bne.n	8006792 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006780:	429a      	cmp	r2, r3
 8006782:	d106      	bne.n	8006792 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800678e:	429a      	cmp	r2, r3
 8006790:	d05d      	beq.n	800684e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	2b0c      	cmp	r3, #12
 8006796:	d058      	beq.n	800684a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006798:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0a1      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80067aa:	f7ff fc84 	bl	80060b6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80067ae:	f7fc f8e1 	bl	8002974 <HAL_GetTick>
 80067b2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067b4:	e008      	b.n	80067c8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067b6:	f7fc f8dd 	bl	8002974 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d901      	bls.n	80067c8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e092      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1ef      	bne.n	80067b6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	4b30      	ldr	r3, [pc, #192]	@ (80068a0 <HAL_RCC_OscConfig+0x68c>)
 80067de:	4013      	ands	r3, r2
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80067e8:	4311      	orrs	r1, r2
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80067ee:	0212      	lsls	r2, r2, #8
 80067f0:	4311      	orrs	r1, r2
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067f6:	4311      	orrs	r1, r2
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80067fc:	4311      	orrs	r1, r2
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006802:	430a      	orrs	r2, r1
 8006804:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006808:	4313      	orrs	r3, r2
 800680a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800680c:	f7ff fc44 	bl	8006098 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006810:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800681a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800681e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006820:	f7fc f8a8 	bl	8002974 <HAL_GetTick>
 8006824:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006828:	f7fc f8a4 	bl	8002974 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b02      	cmp	r3, #2
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e059      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800683a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0ef      	beq.n	8006828 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006848:	e050      	b.n	80068ec <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e04f      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800684e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d147      	bne.n	80068ec <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800685c:	f7ff fc1c 	bl	8006098 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006860:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800686a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800686e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006870:	f7fc f880 	bl	8002974 <HAL_GetTick>
 8006874:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006876:	e008      	b.n	800688a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006878:	f7fc f87c 	bl	8002974 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b02      	cmp	r3, #2
 8006884:	d901      	bls.n	800688a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e031      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800688a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d0ef      	beq.n	8006878 <HAL_RCC_OscConfig+0x664>
 8006898:	e028      	b.n	80068ec <HAL_RCC_OscConfig+0x6d8>
 800689a:	bf00      	nop
 800689c:	58000400 	.word	0x58000400
 80068a0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	2b0c      	cmp	r3, #12
 80068a8:	d01e      	beq.n	80068e8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068aa:	f7ff fc04 	bl	80060b6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ae:	f7fc f861 	bl	8002974 <HAL_GetTick>
 80068b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068b4:	e008      	b.n	80068c8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b6:	f7fc f85d 	bl	8002974 <HAL_GetTick>
 80068ba:	4602      	mov	r2, r0
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d901      	bls.n	80068c8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e012      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1ef      	bne.n	80068b6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80068d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068e0:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <HAL_RCC_OscConfig+0x6e4>)
 80068e2:	4013      	ands	r3, r2
 80068e4:	60cb      	str	r3, [r1, #12]
 80068e6:	e001      	b.n	80068ec <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e000      	b.n	80068ee <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3734      	adds	r7, #52	@ 0x34
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd90      	pop	{r4, r7, pc}
 80068f6:	bf00      	nop
 80068f8:	eefefffc 	.word	0xeefefffc

080068fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d101      	bne.n	8006910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e12d      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006910:	4b98      	ldr	r3, [pc, #608]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0307 	and.w	r3, r3, #7
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	429a      	cmp	r2, r3
 800691c:	d91b      	bls.n	8006956 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800691e:	4b95      	ldr	r3, [pc, #596]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f023 0207 	bic.w	r2, r3, #7
 8006926:	4993      	ldr	r1, [pc, #588]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	4313      	orrs	r3, r2
 800692c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800692e:	f7fc f821 	bl	8002974 <HAL_GetTick>
 8006932:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006934:	e008      	b.n	8006948 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006936:	f7fc f81d 	bl	8002974 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d901      	bls.n	8006948 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e111      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006948:	4b8a      	ldr	r3, [pc, #552]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0307 	and.w	r3, r3, #7
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	429a      	cmp	r2, r3
 8006954:	d1ef      	bne.n	8006936 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d016      	beq.n	8006990 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	4618      	mov	r0, r3
 8006968:	f7ff fafb 	bl	8005f62 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800696c:	f7fc f802 	bl	8002974 <HAL_GetTick>
 8006970:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006972:	e008      	b.n	8006986 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006974:	f7fb fffe 	bl	8002974 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b02      	cmp	r3, #2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e0f2      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006986:	f7ff fbe8 	bl	800615a <LL_RCC_IsActiveFlag_HPRE>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d0f1      	beq.n	8006974 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0320 	and.w	r3, r3, #32
 8006998:	2b00      	cmp	r3, #0
 800699a:	d016      	beq.n	80069ca <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7ff faf2 	bl	8005f8a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069a6:	f7fb ffe5 	bl	8002974 <HAL_GetTick>
 80069aa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80069ac:	e008      	b.n	80069c0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069ae:	f7fb ffe1 	bl	8002974 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d901      	bls.n	80069c0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e0d5      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80069c0:	f7ff fbdd 	bl	800617e <LL_RCC_IsActiveFlag_C2HPRE>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0f1      	beq.n	80069ae <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d016      	beq.n	8006a04 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	4618      	mov	r0, r3
 80069dc:	f7ff faeb 	bl	8005fb6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069e0:	f7fb ffc8 	bl	8002974 <HAL_GetTick>
 80069e4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80069e6:	e008      	b.n	80069fa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069e8:	f7fb ffc4 	bl	8002974 <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e0b8      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80069fa:	f7ff fbd3 	bl	80061a4 <LL_RCC_IsActiveFlag_SHDHPRE>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d0f1      	beq.n	80069e8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0304 	and.w	r3, r3, #4
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d016      	beq.n	8006a3e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7ff fae5 	bl	8005fe4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a1a:	f7fb ffab 	bl	8002974 <HAL_GetTick>
 8006a1e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a20:	e008      	b.n	8006a34 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a22:	f7fb ffa7 	bl	8002974 <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d901      	bls.n	8006a34 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	e09b      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a34:	f7ff fbc9 	bl	80061ca <LL_RCC_IsActiveFlag_PPRE1>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0f1      	beq.n	8006a22 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0308 	and.w	r3, r3, #8
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d017      	beq.n	8006a7a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7ff fadb 	bl	800600c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a56:	f7fb ff8d 	bl	8002974 <HAL_GetTick>
 8006a5a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a5e:	f7fb ff89 	bl	8002974 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e07d      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a70:	f7ff fbbd 	bl	80061ee <LL_RCC_IsActiveFlag_PPRE2>
 8006a74:	4603      	mov	r3, r0
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d0f1      	beq.n	8006a5e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0301 	and.w	r3, r3, #1
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d043      	beq.n	8006b0e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d106      	bne.n	8006a9c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006a8e:	f7ff f87b 	bl	8005b88 <LL_RCC_HSE_IsReady>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d11e      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e067      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	2b03      	cmp	r3, #3
 8006aa2:	d106      	bne.n	8006ab2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006aa4:	f7ff fb16 	bl	80060d4 <LL_RCC_PLL_IsReady>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d113      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e05c      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d106      	bne.n	8006ac8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006aba:	f7ff f9e3 	bl	8005e84 <LL_RCC_MSI_IsReady>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d108      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e051      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006ac8:	f7ff f88e 	bl	8005be8 <LL_RCC_HSI_IsReady>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d101      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e04a      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	4618      	mov	r0, r3
 8006adc:	f7ff fa21 	bl	8005f22 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ae0:	f7fb ff48 	bl	8002974 <HAL_GetTick>
 8006ae4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ae6:	e00a      	b.n	8006afe <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ae8:	f7fb ff44 	bl	8002974 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e036      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006afe:	f7ff fa24 	bl	8005f4a <LL_RCC_GetSysClkSource>
 8006b02:	4602      	mov	r2, r0
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d1ec      	bne.n	8006ae8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b0e:	4b19      	ldr	r3, [pc, #100]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0307 	and.w	r3, r3, #7
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d21b      	bcs.n	8006b54 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b1c:	4b15      	ldr	r3, [pc, #84]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f023 0207 	bic.w	r2, r3, #7
 8006b24:	4913      	ldr	r1, [pc, #76]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b2c:	f7fb ff22 	bl	8002974 <HAL_GetTick>
 8006b30:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b32:	e008      	b.n	8006b46 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b34:	f7fb ff1e 	bl	8002974 <HAL_GetTick>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	1ad3      	subs	r3, r2, r3
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d901      	bls.n	8006b46 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e012      	b.n	8006b6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b46:	4b0b      	ldr	r3, [pc, #44]	@ (8006b74 <HAL_RCC_ClockConfig+0x278>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0307 	and.w	r3, r3, #7
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d1ef      	bne.n	8006b34 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006b54:	f000 f87e 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	4a07      	ldr	r2, [pc, #28]	@ (8006b78 <HAL_RCC_ClockConfig+0x27c>)
 8006b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006b5e:	f7fb ff15 	bl	800298c <HAL_GetTickPrio>
 8006b62:	4603      	mov	r3, r0
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7fb feb7 	bl	80028d8 <HAL_InitTick>
 8006b6a:	4603      	mov	r3, r0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3710      	adds	r7, #16
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	58004000 	.word	0x58004000
 8006b78:	2000000c 	.word	0x2000000c

08006b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b7c:	b590      	push	{r4, r7, lr}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b82:	f7ff f9e2 	bl	8005f4a <LL_RCC_GetSysClkSource>
 8006b86:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10a      	bne.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006b8e:	f7ff f99e 	bl	8005ece <LL_RCC_MSI_GetRange>
 8006b92:	4603      	mov	r3, r0
 8006b94:	091b      	lsrs	r3, r3, #4
 8006b96:	f003 030f 	and.w	r3, r3, #15
 8006b9a:	4a2b      	ldr	r2, [pc, #172]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	e04b      	b.n	8006c3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d102      	bne.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006baa:	4b28      	ldr	r3, [pc, #160]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bac:	60fb      	str	r3, [r7, #12]
 8006bae:	e045      	b.n	8006c3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b08      	cmp	r3, #8
 8006bb4:	d10a      	bne.n	8006bcc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006bb6:	f7fe ffb7 	bl	8005b28 <LL_RCC_HSE_IsEnabledDiv2>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d102      	bne.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006bc0:	4b22      	ldr	r3, [pc, #136]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	e03a      	b.n	8006c3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006bc6:	4b22      	ldr	r3, [pc, #136]	@ (8006c50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006bc8:	60fb      	str	r3, [r7, #12]
 8006bca:	e037      	b.n	8006c3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006bcc:	f7ff fab9 	bl	8006142 <LL_RCC_PLL_GetMainSource>
 8006bd0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d003      	beq.n	8006be0 <HAL_RCC_GetSysClockFreq+0x64>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b03      	cmp	r3, #3
 8006bdc:	d003      	beq.n	8006be6 <HAL_RCC_GetSysClockFreq+0x6a>
 8006bde:	e00d      	b.n	8006bfc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006be0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006be2:	60bb      	str	r3, [r7, #8]
        break;
 8006be4:	e015      	b.n	8006c12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006be6:	f7fe ff9f 	bl	8005b28 <LL_RCC_HSE_IsEnabledDiv2>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d102      	bne.n	8006bf6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006bf0:	4b16      	ldr	r3, [pc, #88]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bf2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006bf4:	e00d      	b.n	8006c12 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006bf6:	4b16      	ldr	r3, [pc, #88]	@ (8006c50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006bf8:	60bb      	str	r3, [r7, #8]
        break;
 8006bfa:	e00a      	b.n	8006c12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006bfc:	f7ff f967 	bl	8005ece <LL_RCC_MSI_GetRange>
 8006c00:	4603      	mov	r3, r0
 8006c02:	091b      	lsrs	r3, r3, #4
 8006c04:	f003 030f 	and.w	r3, r3, #15
 8006c08:	4a0f      	ldr	r2, [pc, #60]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c0e:	60bb      	str	r3, [r7, #8]
        break;
 8006c10:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006c12:	f7ff fa71 	bl	80060f8 <LL_RCC_PLL_GetN>
 8006c16:	4602      	mov	r2, r0
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	fb03 f402 	mul.w	r4, r3, r2
 8006c1e:	f7ff fa84 	bl	800612a <LL_RCC_PLL_GetDivider>
 8006c22:	4603      	mov	r3, r0
 8006c24:	091b      	lsrs	r3, r3, #4
 8006c26:	3301      	adds	r3, #1
 8006c28:	fbb4 f4f3 	udiv	r4, r4, r3
 8006c2c:	f7ff fa71 	bl	8006112 <LL_RCC_PLL_GetR>
 8006c30:	4603      	mov	r3, r0
 8006c32:	0f5b      	lsrs	r3, r3, #29
 8006c34:	3301      	adds	r3, #1
 8006c36:	fbb4 f3f3 	udiv	r3, r4, r3
 8006c3a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd90      	pop	{r4, r7, pc}
 8006c46:	bf00      	nop
 8006c48:	0800e70c 	.word	0x0800e70c
 8006c4c:	00f42400 	.word	0x00f42400
 8006c50:	01e84800 	.word	0x01e84800

08006c54 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c54:	b598      	push	{r3, r4, r7, lr}
 8006c56:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006c58:	f7ff ff90 	bl	8006b7c <HAL_RCC_GetSysClockFreq>
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	f7ff f9e9 	bl	8006034 <LL_RCC_GetAHBPrescaler>
 8006c62:	4603      	mov	r3, r0
 8006c64:	091b      	lsrs	r3, r3, #4
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	4a03      	ldr	r2, [pc, #12]	@ (8006c78 <HAL_RCC_GetHCLKFreq+0x24>)
 8006c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c70:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	bd98      	pop	{r3, r4, r7, pc}
 8006c78:	0800e6ac 	.word	0x0800e6ac

08006c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c7c:	b598      	push	{r3, r4, r7, lr}
 8006c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006c80:	f7ff ffe8 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8006c84:	4604      	mov	r4, r0
 8006c86:	f7ff f9ef 	bl	8006068 <LL_RCC_GetAPB1Prescaler>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	0a1b      	lsrs	r3, r3, #8
 8006c8e:	f003 0307 	and.w	r3, r3, #7
 8006c92:	4a04      	ldr	r2, [pc, #16]	@ (8006ca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c98:	f003 031f 	and.w	r3, r3, #31
 8006c9c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	bd98      	pop	{r3, r4, r7, pc}
 8006ca4:	0800e6ec 	.word	0x0800e6ec

08006ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ca8:	b598      	push	{r3, r4, r7, lr}
 8006caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006cac:	f7ff ffd2 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	f7ff f9e5 	bl	8006080 <LL_RCC_GetAPB2Prescaler>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	0adb      	lsrs	r3, r3, #11
 8006cba:	f003 0307 	and.w	r3, r3, #7
 8006cbe:	4a04      	ldr	r2, [pc, #16]	@ (8006cd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cc4:	f003 031f 	and.w	r3, r3, #31
 8006cc8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	bd98      	pop	{r3, r4, r7, pc}
 8006cd0:	0800e6ec 	.word	0x0800e6ec

08006cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006cd4:	b590      	push	{r4, r7, lr}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2bb0      	cmp	r3, #176	@ 0xb0
 8006ce0:	d903      	bls.n	8006cea <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006ce2:	4b15      	ldr	r3, [pc, #84]	@ (8006d38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	e007      	b.n	8006cfa <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	091b      	lsrs	r3, r3, #4
 8006cee:	f003 030f 	and.w	r3, r3, #15
 8006cf2:	4a11      	ldr	r2, [pc, #68]	@ (8006d38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006cfa:	f7ff f9a7 	bl	800604c <LL_RCC_GetAHB4Prescaler>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	091b      	lsrs	r3, r3, #4
 8006d02:	f003 030f 	and.w	r3, r3, #15
 8006d06:	4a0d      	ldr	r2, [pc, #52]	@ (8006d3c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d12:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	4a0a      	ldr	r2, [pc, #40]	@ (8006d40 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006d18:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1c:	0c9c      	lsrs	r4, r3, #18
 8006d1e:	f7fe fec9 	bl	8005ab4 <HAL_PWREx_GetVoltageRange>
 8006d22:	4603      	mov	r3, r0
 8006d24:	4619      	mov	r1, r3
 8006d26:	4620      	mov	r0, r4
 8006d28:	f000 f80c 	bl	8006d44 <RCC_SetFlashLatency>
 8006d2c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3714      	adds	r7, #20
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd90      	pop	{r4, r7, pc}
 8006d36:	bf00      	nop
 8006d38:	0800e70c 	.word	0x0800e70c
 8006d3c:	0800e6ac 	.word	0x0800e6ac
 8006d40:	431bde83 	.word	0x431bde83

08006d44 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006d44:	b590      	push	{r4, r7, lr}
 8006d46:	b093      	sub	sp, #76	@ 0x4c
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006d4e:	4b37      	ldr	r3, [pc, #220]	@ (8006e2c <RCC_SetFlashLatency+0xe8>)
 8006d50:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8006d54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006d5a:	4a35      	ldr	r2, [pc, #212]	@ (8006e30 <RCC_SetFlashLatency+0xec>)
 8006d5c:	f107 031c 	add.w	r3, r7, #28
 8006d60:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006d66:	4b33      	ldr	r3, [pc, #204]	@ (8006e34 <RCC_SetFlashLatency+0xf0>)
 8006d68:	f107 040c 	add.w	r4, r7, #12
 8006d6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006d72:	2300      	movs	r3, #0
 8006d74:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d7c:	d11a      	bne.n	8006db4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d7e:	2300      	movs	r3, #0
 8006d80:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d82:	e013      	b.n	8006dac <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	3348      	adds	r3, #72	@ 0x48
 8006d8a:	443b      	add	r3, r7
 8006d8c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d807      	bhi.n	8006da6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	3348      	adds	r3, #72	@ 0x48
 8006d9c:	443b      	add	r3, r7
 8006d9e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006da2:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006da4:	e020      	b.n	8006de8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006da8:	3301      	adds	r3, #1
 8006daa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d9e8      	bls.n	8006d84 <RCC_SetFlashLatency+0x40>
 8006db2:	e019      	b.n	8006de8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006db4:	2300      	movs	r3, #0
 8006db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006db8:	e013      	b.n	8006de2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	3348      	adds	r3, #72	@ 0x48
 8006dc0:	443b      	add	r3, r7
 8006dc2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d807      	bhi.n	8006ddc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	3348      	adds	r3, #72	@ 0x48
 8006dd2:	443b      	add	r3, r7
 8006dd4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006dd8:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006dda:	e005      	b.n	8006de8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dde:	3301      	adds	r3, #1
 8006de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d9e8      	bls.n	8006dba <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006de8:	4b13      	ldr	r3, [pc, #76]	@ (8006e38 <RCC_SetFlashLatency+0xf4>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f023 0207 	bic.w	r2, r3, #7
 8006df0:	4911      	ldr	r1, [pc, #68]	@ (8006e38 <RCC_SetFlashLatency+0xf4>)
 8006df2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006df4:	4313      	orrs	r3, r2
 8006df6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006df8:	f7fb fdbc 	bl	8002974 <HAL_GetTick>
 8006dfc:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006dfe:	e008      	b.n	8006e12 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006e00:	f7fb fdb8 	bl	8002974 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d901      	bls.n	8006e12 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e007      	b.n	8006e22 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e12:	4b09      	ldr	r3, [pc, #36]	@ (8006e38 <RCC_SetFlashLatency+0xf4>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0307 	and.w	r3, r3, #7
 8006e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d1ef      	bne.n	8006e00 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	374c      	adds	r7, #76	@ 0x4c
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd90      	pop	{r4, r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	0800e678 	.word	0x0800e678
 8006e30:	0800e688 	.word	0x0800e688
 8006e34:	0800e694 	.word	0x0800e694
 8006e38:	58004000 	.word	0x58004000

08006e3c <LL_RCC_LSE_IsEnabled>:
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <LL_RCC_LSE_IsEnabled+0x18>
 8006e50:	2301      	movs	r3, #1
 8006e52:	e000      	b.n	8006e56 <LL_RCC_LSE_IsEnabled+0x1a>
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <LL_RCC_LSE_IsReady>:
{
 8006e60:	b480      	push	{r7}
 8006e62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e6c:	f003 0302 	and.w	r3, r3, #2
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d101      	bne.n	8006e78 <LL_RCC_LSE_IsReady+0x18>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e000      	b.n	8006e7a <LL_RCC_LSE_IsReady+0x1a>
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <LL_RCC_SetRFWKPClockSource>:
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <LL_RCC_SetSMPSClockSource>:
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006eb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ebe:	f023 0203 	bic.w	r2, r3, #3
 8006ec2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <LL_RCC_SetSMPSPrescaler>:
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006eea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <LL_RCC_SetUSARTClockSource>:
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f10:	f023 0203 	bic.w	r2, r3, #3
 8006f14:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <LL_RCC_SetLPUARTClockSource>:
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f4c:	bf00      	nop
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <LL_RCC_SetI2CClockSource>:
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f64:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	091b      	lsrs	r3, r3, #4
 8006f6c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006f70:	43db      	mvns	r3, r3
 8006f72:	401a      	ands	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	011b      	lsls	r3, r3, #4
 8006f78:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006f7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f80:	4313      	orrs	r3, r2
 8006f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <LL_RCC_SetLPTIMClockSource>:
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f9e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	0c1b      	lsrs	r3, r3, #16
 8006fa6:	041b      	lsls	r3, r3, #16
 8006fa8:	43db      	mvns	r3, r3
 8006faa:	401a      	ands	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	041b      	lsls	r3, r3, #16
 8006fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <LL_RCC_SetSAIClockSource>:
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b083      	sub	sp, #12
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006fda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <LL_RCC_SetRNGClockSource>:
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007002:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007006:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4313      	orrs	r3, r2
 800700e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <LL_RCC_SetCLK48ClockSource>:
{
 800701e:	b480      	push	{r7}
 8007020:	b083      	sub	sp, #12
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8007026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800702a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800702e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007032:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4313      	orrs	r3, r2
 800703a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800703e:	bf00      	nop
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr

0800704a <LL_RCC_SetUSBClockSource>:
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b082      	sub	sp, #8
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7ff ffe3 	bl	800701e <LL_RCC_SetCLK48ClockSource>
}
 8007058:	bf00      	nop
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <LL_RCC_SetADCClockSource>:
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800706c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007070:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007074:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4313      	orrs	r3, r2
 800707c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <LL_RCC_SetRTCClockSource>:
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800709c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80070a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <LL_RCC_GetRTCClockSource>:
{
 80070b8:	b480      	push	{r7}
 80070ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80070bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr

080070d2 <LL_RCC_ForceBackupDomainReset>:
{
 80070d2:	b480      	push	{r7}
 80070d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80070ea:	bf00      	nop
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <LL_RCC_ReleaseBackupDomainReset>:
{
 80070f4:	b480      	push	{r7}
 80070f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007100:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800710c:	bf00      	nop
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr

08007116 <LL_RCC_PLLSAI1_Enable>:
{
 8007116:	b480      	push	{r7}
 8007118:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800711a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007124:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007128:	6013      	str	r3, [r2, #0]
}
 800712a:	bf00      	nop
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <LL_RCC_PLLSAI1_Disable>:
{
 8007134:	b480      	push	{r7}
 8007136:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007142:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007146:	6013      	str	r3, [r2, #0]
}
 8007148:	bf00      	nop
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <LL_RCC_PLLSAI1_IsReady>:
{
 8007152:	b480      	push	{r7}
 8007154:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007160:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007164:	d101      	bne.n	800716a <LL_RCC_PLLSAI1_IsReady+0x18>
 8007166:	2301      	movs	r3, #1
 8007168:	e000      	b.n	800716c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b088      	sub	sp, #32
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800717e:	2300      	movs	r3, #0
 8007180:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007182:	2300      	movs	r3, #0
 8007184:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800718e:	2b00      	cmp	r3, #0
 8007190:	d034      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007196:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800719a:	d021      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800719c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80071a0:	d81b      	bhi.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071a6:	d01d      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80071a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071ac:	d815      	bhi.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00b      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x54>
 80071b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071b6:	d110      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80071b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80071c8:	e00d      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	3304      	adds	r3, #4
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 f947 	bl	8007462 <RCCEx_PLLSAI1_ConfigNP>
 80071d4:	4603      	mov	r3, r0
 80071d6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80071d8:	e005      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	77fb      	strb	r3, [r7, #31]
        break;
 80071de:	e002      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80071e0:	bf00      	nop
 80071e2:	e000      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80071e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e6:	7ffb      	ldrb	r3, [r7, #31]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d105      	bne.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7ff fee8 	bl	8006fc6 <LL_RCC_SetSAIClockSource>
 80071f6:	e001      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f8:	7ffb      	ldrb	r3, [r7, #31]
 80071fa:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007204:	2b00      	cmp	r3, #0
 8007206:	d046      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007208:	f7ff ff56 	bl	80070b8 <LL_RCC_GetRTCClockSource>
 800720c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	429a      	cmp	r2, r3
 8007216:	d03c      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007218:	f7fe fc3c 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d105      	bne.n	800722e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007226:	4618      	mov	r0, r3
 8007228:	f7ff ff30 	bl	800708c <LL_RCC_SetRTCClockSource>
 800722c:	e02e      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800722e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007236:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007238:	f7ff ff4b 	bl	80070d2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800723c:	f7ff ff5a 	bl	80070f4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	4313      	orrs	r3, r2
 800724c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800724e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007258:	f7ff fdf0 	bl	8006e3c <LL_RCC_LSE_IsEnabled>
 800725c:	4603      	mov	r3, r0
 800725e:	2b01      	cmp	r3, #1
 8007260:	d114      	bne.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007262:	f7fb fb87 	bl	8002974 <HAL_GetTick>
 8007266:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007268:	e00b      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800726a:	f7fb fb83 	bl	8002974 <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007278:	4293      	cmp	r3, r2
 800727a:	d902      	bls.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	77fb      	strb	r3, [r7, #31]
              break;
 8007280:	e004      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007282:	f7ff fded 	bl	8006e60 <LL_RCC_LSE_IsReady>
 8007286:	4603      	mov	r3, r0
 8007288:	2b01      	cmp	r3, #1
 800728a:	d1ee      	bne.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800728c:	7ffb      	ldrb	r3, [r7, #31]
 800728e:	77bb      	strb	r3, [r7, #30]
 8007290:	e001      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007292:	7ffb      	ldrb	r3, [r7, #31]
 8007294:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d004      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff fe2a 	bl	8006f00 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d004      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff fe35 	bl	8006f2c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0310 	and.w	r3, r3, #16
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d004      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7ff fe5d 	bl	8006f92 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0320 	and.w	r3, r3, #32
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d004      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7ff fe52 	bl	8006f92 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d004      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff fe2a 	bl	8006f58 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0308 	and.w	r3, r3, #8
 800730c:	2b00      	cmp	r3, #0
 800730e:	d004      	beq.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007314:	4618      	mov	r0, r3
 8007316:	f7ff fe1f 	bl	8006f58 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d022      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff fe8d 	bl	800704a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007338:	d107      	bne.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800733a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007344:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007348:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800734e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007352:	d10b      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3304      	adds	r3, #4
 8007358:	4618      	mov	r0, r3
 800735a:	f000 f8dd 	bl	8007518 <RCCEx_PLLSAI1_ConfigNQ>
 800735e:	4603      	mov	r3, r0
 8007360:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007362:	7ffb      	ldrb	r3, [r7, #31]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8007368:	7ffb      	ldrb	r3, [r7, #31]
 800736a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007374:	2b00      	cmp	r3, #0
 8007376:	d02b      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007380:	d008      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800738a:	d003      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007390:	2b00      	cmp	r3, #0
 8007392:	d105      	bne.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007398:	4618      	mov	r0, r3
 800739a:	f7ff fe2a 	bl	8006ff2 <LL_RCC_SetRNGClockSource>
 800739e:	e00a      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073a8:	60fb      	str	r3, [r7, #12]
 80073aa:	2000      	movs	r0, #0
 80073ac:	f7ff fe21 	bl	8006ff2 <LL_RCC_SetRNGClockSource>
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff fe34 	bl	800701e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ba:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80073be:	d107      	bne.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80073c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d022      	beq.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7ff fe3d 	bl	8007060 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073ee:	d107      	bne.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073fe:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007408:	d10b      	bne.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	3304      	adds	r3, #4
 800740e:	4618      	mov	r0, r3
 8007410:	f000 f8dd 	bl	80075ce <RCCEx_PLLSAI1_ConfigNR>
 8007414:	4603      	mov	r3, r0
 8007416:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007418:	7ffb      	ldrb	r3, [r7, #31]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800741e:	7ffb      	ldrb	r3, [r7, #31]
 8007420:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d004      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff fd26 	bl	8006e84 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007440:	2b00      	cmp	r3, #0
 8007442:	d009      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff fd45 	bl	8006ed8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff fd2c 	bl	8006eb0 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007458:	7fbb      	ldrb	r3, [r7, #30]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3720      	adds	r7, #32
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b084      	sub	sp, #16
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800746a:	2300      	movs	r3, #0
 800746c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800746e:	f7ff fe61 	bl	8007134 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007472:	f7fb fa7f 	bl	8002974 <HAL_GetTick>
 8007476:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007478:	e009      	b.n	800748e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800747a:	f7fb fa7b 	bl	8002974 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	2b02      	cmp	r3, #2
 8007486:	d902      	bls.n	800748e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	73fb      	strb	r3, [r7, #15]
      break;
 800748c:	e004      	b.n	8007498 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800748e:	f7ff fe60 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d1f0      	bne.n	800747a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8007498:	7bfb      	ldrb	r3, [r7, #15]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d137      	bne.n	800750e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800749e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	021b      	lsls	r3, r3, #8
 80074ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80074b2:	4313      	orrs	r3, r2
 80074b4:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80074b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80074c8:	4313      	orrs	r3, r2
 80074ca:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80074cc:	f7ff fe23 	bl	8007116 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d0:	f7fb fa50 	bl	8002974 <HAL_GetTick>
 80074d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074d6:	e009      	b.n	80074ec <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074d8:	f7fb fa4c 	bl	8002974 <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d902      	bls.n	80074ec <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	73fb      	strb	r3, [r7, #15]
        break;
 80074ea:	e004      	b.n	80074f6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074ec:	f7ff fe31 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d1f0      	bne.n	80074d8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d108      	bne.n	800750e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80074fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007500:	691a      	ldr	r2, [r3, #16]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800750a:	4313      	orrs	r3, r2
 800750c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800750e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007524:	f7ff fe06 	bl	8007134 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007528:	f7fb fa24 	bl	8002974 <HAL_GetTick>
 800752c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800752e:	e009      	b.n	8007544 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007530:	f7fb fa20 	bl	8002974 <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	2b02      	cmp	r3, #2
 800753c:	d902      	bls.n	8007544 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	73fb      	strb	r3, [r7, #15]
      break;
 8007542:	e004      	b.n	800754e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007544:	f7ff fe05 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1f0      	bne.n	8007530 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d137      	bne.n	80075c4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	021b      	lsls	r3, r3, #8
 8007564:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007568:	4313      	orrs	r3, r2
 800756a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800756c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800757e:	4313      	orrs	r3, r2
 8007580:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007582:	f7ff fdc8 	bl	8007116 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007586:	f7fb f9f5 	bl	8002974 <HAL_GetTick>
 800758a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800758c:	e009      	b.n	80075a2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800758e:	f7fb f9f1 	bl	8002974 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	2b02      	cmp	r3, #2
 800759a:	d902      	bls.n	80075a2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	73fb      	strb	r3, [r7, #15]
        break;
 80075a0:	e004      	b.n	80075ac <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80075a2:	f7ff fdd6 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d1f0      	bne.n	800758e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d108      	bne.n	80075c4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80075b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075b6:	691a      	ldr	r2, [r3, #16]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075c0:	4313      	orrs	r3, r2
 80075c2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80075c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b084      	sub	sp, #16
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80075da:	f7ff fdab 	bl	8007134 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80075de:	f7fb f9c9 	bl	8002974 <HAL_GetTick>
 80075e2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075e4:	e009      	b.n	80075fa <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075e6:	f7fb f9c5 	bl	8002974 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d902      	bls.n	80075fa <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	73fb      	strb	r3, [r7, #15]
      break;
 80075f8:	e004      	b.n	8007604 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075fa:	f7ff fdaa 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1f0      	bne.n	80075e6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8007604:	7bfb      	ldrb	r3, [r7, #15]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d137      	bne.n	800767a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800760a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	021b      	lsls	r3, r3, #8
 800761a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800761e:	4313      	orrs	r3, r2
 8007620:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8007622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007634:	4313      	orrs	r3, r2
 8007636:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007638:	f7ff fd6d 	bl	8007116 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800763c:	f7fb f99a 	bl	8002974 <HAL_GetTick>
 8007640:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007642:	e009      	b.n	8007658 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007644:	f7fb f996 	bl	8002974 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	2b02      	cmp	r3, #2
 8007650:	d902      	bls.n	8007658 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	73fb      	strb	r3, [r7, #15]
        break;
 8007656:	e004      	b.n	8007662 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007658:	f7ff fd7b 	bl	8007152 <LL_RCC_PLLSAI1_IsReady>
 800765c:	4603      	mov	r3, r0
 800765e:	2b01      	cmp	r3, #1
 8007660:	d1f0      	bne.n	8007644 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8007662:	7bfb      	ldrb	r3, [r7, #15]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d108      	bne.n	800767a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800766c:	691a      	ldr	r2, [r3, #16]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007676:	4313      	orrs	r3, r2
 8007678:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d101      	bne.n	8007696 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e07a      	b.n	800778c <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d106      	bne.n	80076b0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7fa fc0a 	bl	8001ec4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	f003 0310 	and.w	r3, r3, #16
 80076c2:	2b10      	cmp	r3, #16
 80076c4:	d058      	beq.n	8007778 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	22ca      	movs	r2, #202	@ 0xca
 80076cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2253      	movs	r2, #83	@ 0x53
 80076d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fa58 	bl	8007b8c <RTC_EnterInitMode>
 80076dc:	4603      	mov	r3, r0
 80076de:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d12c      	bne.n	8007740 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6812      	ldr	r2, [r2, #0]
 80076f0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80076f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	6899      	ldr	r1, [r3, #8]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685a      	ldr	r2, [r3, #4]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	431a      	orrs	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	431a      	orrs	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	68d2      	ldr	r2, [r2, #12]
 8007720:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6919      	ldr	r1, [r3, #16]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	041a      	lsls	r2, r3, #16
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 fa60 	bl	8007bfc <RTC_ExitInitMode>
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007740:	7bfb      	ldrb	r3, [r7, #15]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d113      	bne.n	800776e <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f022 0203 	bic.w	r2, r2, #3
 8007754:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	695b      	ldr	r3, [r3, #20]
 8007764:	431a      	orrs	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	22ff      	movs	r2, #255	@ 0xff
 8007774:	625a      	str	r2, [r3, #36]	@ 0x24
 8007776:	e001      	b.n	800777c <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800777c:	7bfb      	ldrb	r3, [r7, #15]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d103      	bne.n	800778a <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800778a:	7bfb      	ldrb	r3, [r7, #15]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007794:	b590      	push	{r4, r7, lr}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80077a0:	2300      	movs	r3, #0
 80077a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d101      	bne.n	80077b2 <HAL_RTC_SetTime+0x1e>
 80077ae:	2302      	movs	r3, #2
 80077b0:	e08b      	b.n	80078ca <HAL_RTC_SetTime+0x136>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2201      	movs	r2, #1
 80077b6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2202      	movs	r2, #2
 80077be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d126      	bne.n	8007816 <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d102      	bne.n	80077dc <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	2200      	movs	r2, #0
 80077da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	4618      	mov	r0, r3
 80077e2:	f000 fa31 	bl	8007c48 <RTC_ByteToBcd2>
 80077e6:	4603      	mov	r3, r0
 80077e8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	785b      	ldrb	r3, [r3, #1]
 80077ee:	4618      	mov	r0, r3
 80077f0:	f000 fa2a 	bl	8007c48 <RTC_ByteToBcd2>
 80077f4:	4603      	mov	r3, r0
 80077f6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077f8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	789b      	ldrb	r3, [r3, #2]
 80077fe:	4618      	mov	r0, r3
 8007800:	f000 fa22 	bl	8007c48 <RTC_ByteToBcd2>
 8007804:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007806:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	78db      	ldrb	r3, [r3, #3]
 800780e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007810:	4313      	orrs	r3, r2
 8007812:	617b      	str	r3, [r7, #20]
 8007814:	e018      	b.n	8007848 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007820:	2b00      	cmp	r3, #0
 8007822:	d102      	bne.n	800782a <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	2200      	movs	r2, #0
 8007828:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	785b      	ldrb	r3, [r3, #1]
 8007834:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007836:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800783c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	78db      	ldrb	r3, [r3, #3]
 8007842:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007844:	4313      	orrs	r3, r2
 8007846:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	22ca      	movs	r2, #202	@ 0xca
 800784e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2253      	movs	r2, #83	@ 0x53
 8007856:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 f997 	bl	8007b8c <RTC_EnterInitMode>
 800785e:	4603      	mov	r3, r0
 8007860:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007862:	7cfb      	ldrb	r3, [r7, #19]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d120      	bne.n	80078aa <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007872:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007876:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	689a      	ldr	r2, [r3, #8]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007886:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6899      	ldr	r1, [r3, #8]
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	431a      	orrs	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	430a      	orrs	r2, r1
 800789e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f000 f9ab 	bl	8007bfc <RTC_ExitInitMode>
 80078a6:	4603      	mov	r3, r0
 80078a8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80078aa:	7cfb      	ldrb	r3, [r7, #19]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d103      	bne.n	80078b8 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	22ff      	movs	r2, #255	@ 0xff
 80078be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80078c8:	7cfb      	ldrb	r3, [r7, #19]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	371c      	adds	r7, #28
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd90      	pop	{r4, r7, pc}

080078d2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b086      	sub	sp, #24
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	60f8      	str	r0, [r7, #12]
 80078da:	60b9      	str	r1, [r7, #8]
 80078dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80078de:	2300      	movs	r3, #0
 80078e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007904:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007908:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	0c1b      	lsrs	r3, r3, #16
 800790e:	b2db      	uxtb	r3, r3
 8007910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007914:	b2da      	uxtb	r2, r3
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	0a1b      	lsrs	r3, r3, #8
 800791e:	b2db      	uxtb	r3, r3
 8007920:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007924:	b2da      	uxtb	r2, r3
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007932:	b2da      	uxtb	r2, r3
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	0d9b      	lsrs	r3, r3, #22
 800793c:	b2db      	uxtb	r3, r3
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	b2da      	uxtb	r2, r3
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d11a      	bne.n	8007984 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	4618      	mov	r0, r3
 8007954:	f000 f996 	bl	8007c84 <RTC_Bcd2ToByte>
 8007958:	4603      	mov	r3, r0
 800795a:	461a      	mov	r2, r3
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	785b      	ldrb	r3, [r3, #1]
 8007964:	4618      	mov	r0, r3
 8007966:	f000 f98d 	bl	8007c84 <RTC_Bcd2ToByte>
 800796a:	4603      	mov	r3, r0
 800796c:	461a      	mov	r2, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	789b      	ldrb	r3, [r3, #2]
 8007976:	4618      	mov	r0, r3
 8007978:	f000 f984 	bl	8007c84 <RTC_Bcd2ToByte>
 800797c:	4603      	mov	r3, r0
 800797e:	461a      	mov	r2, r3
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3718      	adds	r7, #24
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800798e:	b590      	push	{r4, r7, lr}
 8007990:	b087      	sub	sp, #28
 8007992:	af00      	add	r7, sp, #0
 8007994:	60f8      	str	r0, [r7, #12]
 8007996:	60b9      	str	r1, [r7, #8]
 8007998:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800799a:	2300      	movs	r3, #0
 800799c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <HAL_RTC_SetDate+0x1e>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e075      	b.n	8007a98 <HAL_RTC_SetDate+0x10a>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2202      	movs	r2, #2
 80079b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10e      	bne.n	80079e0 <HAL_RTC_SetDate+0x52>
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	785b      	ldrb	r3, [r3, #1]
 80079c6:	f003 0310 	and.w	r3, r3, #16
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d008      	beq.n	80079e0 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	785b      	ldrb	r3, [r3, #1]
 80079d2:	f023 0310 	bic.w	r3, r3, #16
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	330a      	adds	r3, #10
 80079da:	b2da      	uxtb	r2, r3
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d11c      	bne.n	8007a20 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	78db      	ldrb	r3, [r3, #3]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f000 f92c 	bl	8007c48 <RTC_ByteToBcd2>
 80079f0:	4603      	mov	r3, r0
 80079f2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	785b      	ldrb	r3, [r3, #1]
 80079f8:	4618      	mov	r0, r3
 80079fa:	f000 f925 	bl	8007c48 <RTC_ByteToBcd2>
 80079fe:	4603      	mov	r3, r0
 8007a00:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a02:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	789b      	ldrb	r3, [r3, #2]
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f000 f91d 	bl	8007c48 <RTC_ByteToBcd2>
 8007a0e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a10:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]
 8007a1e:	e00e      	b.n	8007a3e <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	78db      	ldrb	r3, [r3, #3]
 8007a24:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	785b      	ldrb	r3, [r3, #1]
 8007a2a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a2c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a32:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	22ca      	movs	r2, #202	@ 0xca
 8007a44:	625a      	str	r2, [r3, #36]	@ 0x24
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2253      	movs	r2, #83	@ 0x53
 8007a4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f000 f89c 	bl	8007b8c <RTC_EnterInitMode>
 8007a54:	4603      	mov	r3, r0
 8007a56:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007a58:	7cfb      	ldrb	r3, [r7, #19]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d10c      	bne.n	8007a78 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007a68:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007a6c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f000 f8c4 	bl	8007bfc <RTC_ExitInitMode>
 8007a74:	4603      	mov	r3, r0
 8007a76:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007a78:	7cfb      	ldrb	r3, [r7, #19]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d103      	bne.n	8007a86 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	22ff      	movs	r2, #255	@ 0xff
 8007a8c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007a96:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd90      	pop	{r4, r7, pc}

08007aa0 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007aac:	2300      	movs	r3, #0
 8007aae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007aba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007abe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	0c1b      	lsrs	r3, r3, #16
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	0a1b      	lsrs	r3, r3, #8
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	f003 031f 	and.w	r3, r3, #31
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	0b5b      	lsrs	r3, r3, #13
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	f003 0307 	and.w	r3, r3, #7
 8007af2:	b2da      	uxtb	r2, r3
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d11a      	bne.n	8007b34 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	78db      	ldrb	r3, [r3, #3]
 8007b02:	4618      	mov	r0, r3
 8007b04:	f000 f8be 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	785b      	ldrb	r3, [r3, #1]
 8007b14:	4618      	mov	r0, r3
 8007b16:	f000 f8b5 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	789b      	ldrb	r3, [r3, #2]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f000 f8ac 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	461a      	mov	r2, r3
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
	...

08007b40 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a0d      	ldr	r2, [pc, #52]	@ (8007b88 <HAL_RTC_WaitForSynchro+0x48>)
 8007b52:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b54:	f7fa ff0e 	bl	8002974 <HAL_GetTick>
 8007b58:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b5a:	e009      	b.n	8007b70 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b5c:	f7fa ff0a 	bl	8002974 <HAL_GetTick>
 8007b60:	4602      	mov	r2, r0
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	1ad3      	subs	r3, r2, r3
 8007b66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b6a:	d901      	bls.n	8007b70 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	e007      	b.n	8007b80 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	f003 0320 	and.w	r3, r3, #32
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d0ee      	beq.n	8007b5c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	0001ff5f 	.word	0x0001ff5f

08007b8c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d123      	bne.n	8007bf2 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68da      	ldr	r2, [r3, #12]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007bb8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bba:	f7fa fedb 	bl	8002974 <HAL_GetTick>
 8007bbe:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007bc0:	e00d      	b.n	8007bde <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007bc2:	f7fa fed7 	bl	8002974 <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007bd0:	d905      	bls.n	8007bde <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2204      	movs	r2, #4
 8007bd6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d102      	bne.n	8007bf2 <RTC_EnterInitMode+0x66>
 8007bec:	7bfb      	ldrb	r3, [r7, #15]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d1e7      	bne.n	8007bc2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c04:	2300      	movs	r3, #0
 8007c06:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68da      	ldr	r2, [r3, #12]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c16:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f003 0320 	and.w	r3, r3, #32
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10b      	bne.n	8007c3e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7ff ff8a 	bl	8007b40 <HAL_RTC_WaitForSynchro>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d005      	beq.n	8007c3e <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2204      	movs	r2, #4
 8007c36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	4603      	mov	r3, r0
 8007c50:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007c52:	2300      	movs	r3, #0
 8007c54:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007c56:	e005      	b.n	8007c64 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007c5e:	79fb      	ldrb	r3, [r7, #7]
 8007c60:	3b0a      	subs	r3, #10
 8007c62:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007c64:	79fb      	ldrb	r3, [r7, #7]
 8007c66:	2b09      	cmp	r3, #9
 8007c68:	d8f6      	bhi.n	8007c58 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	011b      	lsls	r3, r3, #4
 8007c70:	b2da      	uxtb	r2, r3
 8007c72:	79fb      	ldrb	r3, [r7, #7]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	b2db      	uxtb	r3, r3
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	091b      	lsrs	r3, r3, #4
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	461a      	mov	r2, r3
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4413      	add	r3, r2
 8007ca0:	005b      	lsls	r3, r3, #1
 8007ca2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	79fb      	ldrb	r3, [r7, #7]
 8007caa:	f003 030f 	and.w	r3, r3, #15
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	4413      	add	r3, r2
 8007cb2:	b2db      	uxtb	r3, r3
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3714      	adds	r7, #20
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007ccc:	4b5f      	ldr	r3, [pc, #380]	@ (8007e4c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a5f      	ldr	r2, [pc, #380]	@ (8007e50 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd6:	0adb      	lsrs	r3, r3, #11
 8007cd8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007cdc:	fb02 f303 	mul.w	r3, r2, r3
 8007ce0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d101      	bne.n	8007cf0 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8007cec:	2302      	movs	r3, #2
 8007cee:	e0a7      	b.n	8007e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	22ca      	movs	r2, #202	@ 0xca
 8007d06:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2253      	movs	r2, #83	@ 0x53
 8007d0e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d01a      	beq.n	8007d54 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	3b01      	subs	r3, #1
 8007d22:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10d      	bne.n	8007d46 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	22ff      	movs	r2, #255	@ 0xff
 8007d30:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2203      	movs	r2, #3
 8007d36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e07c      	b.n	8007e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	f003 0304 	and.w	r3, r3, #4
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1e4      	bne.n	8007d1e <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	689a      	ldr	r2, [r3, #8]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d62:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	b2da      	uxtb	r2, r3
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8007d74:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007d76:	4b35      	ldr	r3, [pc, #212]	@ (8007e4c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a35      	ldr	r2, [pc, #212]	@ (8007e50 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d80:	0adb      	lsrs	r3, r3, #11
 8007d82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d86:	fb02 f303 	mul.w	r3, r2, r3
 8007d8a:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10d      	bne.n	8007db4 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	22ff      	movs	r2, #255	@ 0xff
 8007d9e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2203      	movs	r2, #3
 8007da4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007db0:	2303      	movs	r3, #3
 8007db2:	e045      	b.n	8007e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	f003 0304 	and.w	r3, r3, #4
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d0e4      	beq.n	8007d8c <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689a      	ldr	r2, [r3, #8]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f022 0207 	bic.w	r2, r2, #7
 8007dd0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6899      	ldr	r1, [r3, #8]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	68ba      	ldr	r2, [r7, #8]
 8007de8:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007dea:	4b1a      	ldr	r3, [pc, #104]	@ (8007e54 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007df0:	4a18      	ldr	r2, [pc, #96]	@ (8007e54 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007df2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007df6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007dfa:	4b16      	ldr	r3, [pc, #88]	@ (8007e54 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a15      	ldr	r2, [pc, #84]	@ (8007e54 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007e00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e04:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689a      	ldr	r2, [r3, #8]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e14:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	689a      	ldr	r2, [r3, #8]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e24:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	22ff      	movs	r2, #255	@ 0xff
 8007e2c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	371c      	adds	r7, #28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr
 8007e4c:	2000000c 	.word	0x2000000c
 8007e50:	10624dd3 	.word	0x10624dd3
 8007e54:	58000800 	.word	0x58000800

08007e58 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e60:	2300      	movs	r3, #0
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d101      	bne.n	8007e72 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 8007e6e:	2302      	movs	r3, #2
 8007e70:	e04d      	b.n	8007f0e <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2201      	movs	r2, #1
 8007e76:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2202      	movs	r2, #2
 8007e7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	22ca      	movs	r2, #202	@ 0xca
 8007e88:	625a      	str	r2, [r3, #36]	@ 0x24
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2253      	movs	r2, #83	@ 0x53
 8007e90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689a      	ldr	r2, [r3, #8]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ea0:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689a      	ldr	r2, [r3, #8]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007eb0:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007eb2:	f7fa fd5f 	bl	8002974 <HAL_GetTick>
 8007eb6:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007eb8:	e015      	b.n	8007ee6 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007eba:	f7fa fd5b 	bl	8002974 <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ec8:	d90d      	bls.n	8007ee6 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	22ff      	movs	r2, #255	@ 0xff
 8007ed0:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2203      	movs	r2, #3
 8007ed6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e013      	b.n	8007f0e <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	f003 0304 	and.w	r3, r3, #4
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d0e2      	beq.n	8007eba <HAL_RTCEx_DeactivateWakeUpTimer+0x62>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	22ff      	movs	r2, #255	@ 0xff
 8007efa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
	...

08007f18 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8007f20:	4b0f      	ldr	r3, [pc, #60]	@ (8007f60 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8007f22:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007f26:	60da      	str	r2, [r3, #12]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00b      	beq.n	8007f4e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8007f46:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f7f8 ff9b 	bl	8000e84 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007f56:	bf00      	nop
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	58000800 	.word	0x58000800

08007f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e095      	b.n	80080a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d108      	bne.n	8007f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f86:	d009      	beq.n	8007f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	61da      	str	r2, [r3, #28]
 8007f8e:	e005      	b.n	8007f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d106      	bne.n	8007fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7f9 ffb8 	bl	8001f2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fd2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fdc:	d902      	bls.n	8007fe4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60fb      	str	r3, [r7, #12]
 8007fe2:	e002      	b.n	8007fea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fe8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007ff2:	d007      	beq.n	8008004 <HAL_SPI_Init+0xa0>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007ffc:	d002      	beq.n	8008004 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008014:	431a      	orrs	r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	f003 0302 	and.w	r3, r3, #2
 800801e:	431a      	orrs	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	f003 0301 	and.w	r3, r3, #1
 8008028:	431a      	orrs	r2, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008032:	431a      	orrs	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	69db      	ldr	r3, [r3, #28]
 8008038:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800803c:	431a      	orrs	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008046:	ea42 0103 	orr.w	r1, r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	430a      	orrs	r2, r1
 8008058:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	0c1b      	lsrs	r3, r3, #16
 8008060:	f003 0204 	and.w	r2, r3, #4
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008068:	f003 0310 	and.w	r3, r3, #16
 800806c:	431a      	orrs	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008072:	f003 0308 	and.w	r3, r3, #8
 8008076:	431a      	orrs	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008080:	ea42 0103 	orr.w	r1, r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b088      	sub	sp, #32
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	60f8      	str	r0, [r7, #12]
 80080b2:	60b9      	str	r1, [r7, #8]
 80080b4:	603b      	str	r3, [r7, #0]
 80080b6:	4613      	mov	r3, r2
 80080b8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080ba:	f7fa fc5b 	bl	8002974 <HAL_GetTick>
 80080be:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80080c0:	88fb      	ldrh	r3, [r7, #6]
 80080c2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d001      	beq.n	80080d4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80080d0:	2302      	movs	r3, #2
 80080d2:	e15c      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d002      	beq.n	80080e0 <HAL_SPI_Transmit+0x36>
 80080da:	88fb      	ldrh	r3, [r7, #6]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d101      	bne.n	80080e4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e154      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d101      	bne.n	80080f2 <HAL_SPI_Transmit+0x48>
 80080ee:	2302      	movs	r3, #2
 80080f0:	e14d      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2203      	movs	r2, #3
 80080fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	68ba      	ldr	r2, [r7, #8]
 800810c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	88fa      	ldrh	r2, [r7, #6]
 8008112:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	88fa      	ldrh	r2, [r7, #6]
 8008118:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2200      	movs	r2, #0
 8008124:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2200      	movs	r2, #0
 800812c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008144:	d10f      	bne.n	8008166 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008154:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008164:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008170:	2b40      	cmp	r3, #64	@ 0x40
 8008172:	d007      	beq.n	8008184 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008182:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800818c:	d952      	bls.n	8008234 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d002      	beq.n	800819c <HAL_SPI_Transmit+0xf2>
 8008196:	8b7b      	ldrh	r3, [r7, #26]
 8008198:	2b01      	cmp	r3, #1
 800819a:	d145      	bne.n	8008228 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a0:	881a      	ldrh	r2, [r3, #0]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ac:	1c9a      	adds	r2, r3, #2
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	3b01      	subs	r3, #1
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80081c0:	e032      	b.n	8008228 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f003 0302 	and.w	r3, r3, #2
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d112      	bne.n	80081f6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d4:	881a      	ldrh	r2, [r3, #0]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081e0:	1c9a      	adds	r2, r3, #2
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	3b01      	subs	r3, #1
 80081ee:	b29a      	uxth	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081f4:	e018      	b.n	8008228 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081f6:	f7fa fbbd 	bl	8002974 <HAL_GetTick>
 80081fa:	4602      	mov	r2, r0
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	683a      	ldr	r2, [r7, #0]
 8008202:	429a      	cmp	r2, r3
 8008204:	d803      	bhi.n	800820e <HAL_SPI_Transmit+0x164>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820c:	d102      	bne.n	8008214 <HAL_SPI_Transmit+0x16a>
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d109      	bne.n	8008228 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e0b2      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1c7      	bne.n	80081c2 <HAL_SPI_Transmit+0x118>
 8008232:	e083      	b.n	800833c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d002      	beq.n	8008242 <HAL_SPI_Transmit+0x198>
 800823c:	8b7b      	ldrh	r3, [r7, #26]
 800823e:	2b01      	cmp	r3, #1
 8008240:	d177      	bne.n	8008332 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b01      	cmp	r3, #1
 800824a:	d912      	bls.n	8008272 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008250:	881a      	ldrh	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825c:	1c9a      	adds	r2, r3, #2
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008266:	b29b      	uxth	r3, r3
 8008268:	3b02      	subs	r3, #2
 800826a:	b29a      	uxth	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008270:	e05f      	b.n	8008332 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	330c      	adds	r3, #12
 800827c:	7812      	ldrb	r2, [r2, #0]
 800827e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800828e:	b29b      	uxth	r3, r3
 8008290:	3b01      	subs	r3, #1
 8008292:	b29a      	uxth	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008298:	e04b      	b.n	8008332 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b02      	cmp	r3, #2
 80082a6:	d12b      	bne.n	8008300 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d912      	bls.n	80082d8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b6:	881a      	ldrh	r2, [r3, #0]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	1c9a      	adds	r2, r3, #2
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b02      	subs	r3, #2
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082d6:	e02c      	b.n	8008332 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	330c      	adds	r3, #12
 80082e2:	7812      	ldrb	r2, [r2, #0]
 80082e4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ea:	1c5a      	adds	r2, r3, #1
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	3b01      	subs	r3, #1
 80082f8:	b29a      	uxth	r2, r3
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082fe:	e018      	b.n	8008332 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008300:	f7fa fb38 	bl	8002974 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	69fb      	ldr	r3, [r7, #28]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	429a      	cmp	r2, r3
 800830e:	d803      	bhi.n	8008318 <HAL_SPI_Transmit+0x26e>
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008316:	d102      	bne.n	800831e <HAL_SPI_Transmit+0x274>
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d109      	bne.n	8008332 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2201      	movs	r2, #1
 8008322:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e02d      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008336:	b29b      	uxth	r3, r3
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1ae      	bne.n	800829a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800833c:	69fa      	ldr	r2, [r7, #28]
 800833e:	6839      	ldr	r1, [r7, #0]
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f000 fcf5 	bl	8008d30 <SPI_EndRxTxTransaction>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d002      	beq.n	8008352 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2220      	movs	r2, #32
 8008350:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10a      	bne.n	8008370 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800835a:	2300      	movs	r3, #0
 800835c:	617b      	str	r3, [r7, #20]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	617b      	str	r3, [r7, #20]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	617b      	str	r3, [r7, #20]
 800836e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008384:	2b00      	cmp	r3, #0
 8008386:	d001      	beq.n	800838c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	e000      	b.n	800838e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800838c:	2300      	movs	r3, #0
  }
}
 800838e:	4618      	mov	r0, r3
 8008390:	3720      	adds	r7, #32
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b088      	sub	sp, #32
 800839a:	af02      	add	r7, sp, #8
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	603b      	str	r3, [r7, #0]
 80083a2:	4613      	mov	r3, r2
 80083a4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d001      	beq.n	80083b6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80083b2:	2302      	movs	r3, #2
 80083b4:	e123      	b.n	80085fe <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <HAL_SPI_Receive+0x2c>
 80083bc:	88fb      	ldrh	r3, [r7, #6]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d101      	bne.n	80083c6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e11b      	b.n	80085fe <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083ce:	d112      	bne.n	80083f6 <HAL_SPI_Receive+0x60>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10e      	bne.n	80083f6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2204      	movs	r2, #4
 80083dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80083e0:	88fa      	ldrh	r2, [r7, #6]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	4613      	mov	r3, r2
 80083e8:	68ba      	ldr	r2, [r7, #8]
 80083ea:	68b9      	ldr	r1, [r7, #8]
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f000 f90a 	bl	8008606 <HAL_SPI_TransmitReceive>
 80083f2:	4603      	mov	r3, r0
 80083f4:	e103      	b.n	80085fe <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083f6:	f7fa fabd 	bl	8002974 <HAL_GetTick>
 80083fa:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008402:	2b01      	cmp	r3, #1
 8008404:	d101      	bne.n	800840a <HAL_SPI_Receive+0x74>
 8008406:	2302      	movs	r3, #2
 8008408:	e0f9      	b.n	80085fe <HAL_SPI_Receive+0x268>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2204      	movs	r2, #4
 8008416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	68ba      	ldr	r2, [r7, #8]
 8008424:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	88fa      	ldrh	r2, [r7, #6]
 800842a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	88fa      	ldrh	r2, [r7, #6]
 8008432:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800845c:	d908      	bls.n	8008470 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800846c:	605a      	str	r2, [r3, #4]
 800846e:	e007      	b.n	8008480 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800847e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008488:	d10f      	bne.n	80084aa <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008498:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80084a8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b4:	2b40      	cmp	r3, #64	@ 0x40
 80084b6:	d007      	beq.n	80084c8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80084c6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084d0:	d875      	bhi.n	80085be <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80084d2:	e037      	b.n	8008544 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	f003 0301 	and.w	r3, r3, #1
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d117      	bne.n	8008512 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f103 020c 	add.w	r2, r3, #12
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ee:	7812      	ldrb	r2, [r2, #0]
 80084f0:	b2d2      	uxtb	r2, r2
 80084f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008504:	b29b      	uxth	r3, r3
 8008506:	3b01      	subs	r3, #1
 8008508:	b29a      	uxth	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008510:	e018      	b.n	8008544 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008512:	f7fa fa2f 	bl	8002974 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	683a      	ldr	r2, [r7, #0]
 800851e:	429a      	cmp	r2, r3
 8008520:	d803      	bhi.n	800852a <HAL_SPI_Receive+0x194>
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008528:	d102      	bne.n	8008530 <HAL_SPI_Receive+0x19a>
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d109      	bne.n	8008544 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e05c      	b.n	80085fe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800854a:	b29b      	uxth	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1c1      	bne.n	80084d4 <HAL_SPI_Receive+0x13e>
 8008550:	e03b      	b.n	80085ca <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b01      	cmp	r3, #1
 800855e:	d115      	bne.n	800858c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68da      	ldr	r2, [r3, #12]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856a:	b292      	uxth	r2, r2
 800856c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008572:	1c9a      	adds	r2, r3, #2
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800857e:	b29b      	uxth	r3, r3
 8008580:	3b01      	subs	r3, #1
 8008582:	b29a      	uxth	r2, r3
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800858a:	e018      	b.n	80085be <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800858c:	f7fa f9f2 	bl	8002974 <HAL_GetTick>
 8008590:	4602      	mov	r2, r0
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	429a      	cmp	r2, r3
 800859a:	d803      	bhi.n	80085a4 <HAL_SPI_Receive+0x20e>
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a2:	d102      	bne.n	80085aa <HAL_SPI_Receive+0x214>
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d109      	bne.n	80085be <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e01f      	b.n	80085fe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1c3      	bne.n	8008552 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	6839      	ldr	r1, [r7, #0]
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 fb56 	bl	8008c80 <SPI_EndRxTransaction>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d002      	beq.n	80085e0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2220      	movs	r2, #32
 80085de:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d001      	beq.n	80085fc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	e000      	b.n	80085fe <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80085fc:	2300      	movs	r3, #0
  }
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3718      	adds	r7, #24
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b08a      	sub	sp, #40	@ 0x28
 800860a:	af00      	add	r7, sp, #0
 800860c:	60f8      	str	r0, [r7, #12]
 800860e:	60b9      	str	r1, [r7, #8]
 8008610:	607a      	str	r2, [r7, #4]
 8008612:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008614:	2301      	movs	r3, #1
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008618:	f7fa f9ac 	bl	8002974 <HAL_GetTick>
 800861c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008624:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800862c:	887b      	ldrh	r3, [r7, #2]
 800862e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008630:	887b      	ldrh	r3, [r7, #2]
 8008632:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008634:	7ffb      	ldrb	r3, [r7, #31]
 8008636:	2b01      	cmp	r3, #1
 8008638:	d00c      	beq.n	8008654 <HAL_SPI_TransmitReceive+0x4e>
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008640:	d106      	bne.n	8008650 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <HAL_SPI_TransmitReceive+0x4a>
 800864a:	7ffb      	ldrb	r3, [r7, #31]
 800864c:	2b04      	cmp	r3, #4
 800864e:	d001      	beq.n	8008654 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008650:	2302      	movs	r3, #2
 8008652:	e1f3      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d005      	beq.n	8008666 <HAL_SPI_TransmitReceive+0x60>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d002      	beq.n	8008666 <HAL_SPI_TransmitReceive+0x60>
 8008660:	887b      	ldrh	r3, [r7, #2]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d101      	bne.n	800866a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	e1e8      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008670:	2b01      	cmp	r3, #1
 8008672:	d101      	bne.n	8008678 <HAL_SPI_TransmitReceive+0x72>
 8008674:	2302      	movs	r3, #2
 8008676:	e1e1      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008686:	b2db      	uxtb	r3, r3
 8008688:	2b04      	cmp	r3, #4
 800868a:	d003      	beq.n	8008694 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2205      	movs	r2, #5
 8008690:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	887a      	ldrh	r2, [r7, #2]
 80086a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	887a      	ldrh	r2, [r7, #2]
 80086ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	887a      	ldrh	r2, [r7, #2]
 80086ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	887a      	ldrh	r2, [r7, #2]
 80086c0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086d6:	d802      	bhi.n	80086de <HAL_SPI_TransmitReceive+0xd8>
 80086d8:	8abb      	ldrh	r3, [r7, #20]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d908      	bls.n	80086f0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	685a      	ldr	r2, [r3, #4]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80086ec:	605a      	str	r2, [r3, #4]
 80086ee:	e007      	b.n	8008700 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	685a      	ldr	r2, [r3, #4]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80086fe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800870a:	2b40      	cmp	r3, #64	@ 0x40
 800870c:	d007      	beq.n	800871e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800871c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008726:	f240 8083 	bls.w	8008830 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d002      	beq.n	8008738 <HAL_SPI_TransmitReceive+0x132>
 8008732:	8afb      	ldrh	r3, [r7, #22]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d16f      	bne.n	8008818 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873c:	881a      	ldrh	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008748:	1c9a      	adds	r2, r3, #2
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008752:	b29b      	uxth	r3, r3
 8008754:	3b01      	subs	r3, #1
 8008756:	b29a      	uxth	r2, r3
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800875c:	e05c      	b.n	8008818 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f003 0302 	and.w	r3, r3, #2
 8008768:	2b02      	cmp	r3, #2
 800876a:	d11b      	bne.n	80087a4 <HAL_SPI_TransmitReceive+0x19e>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008770:	b29b      	uxth	r3, r3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d016      	beq.n	80087a4 <HAL_SPI_TransmitReceive+0x19e>
 8008776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008778:	2b01      	cmp	r3, #1
 800877a:	d113      	bne.n	80087a4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008780:	881a      	ldrh	r2, [r3, #0]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878c:	1c9a      	adds	r2, r3, #2
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008796:	b29b      	uxth	r3, r3
 8008798:	3b01      	subs	r3, #1
 800879a:	b29a      	uxth	r2, r3
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087a0:	2300      	movs	r3, #0
 80087a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b01      	cmp	r3, #1
 80087b0:	d11c      	bne.n	80087ec <HAL_SPI_TransmitReceive+0x1e6>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d016      	beq.n	80087ec <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68da      	ldr	r2, [r3, #12]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c8:	b292      	uxth	r2, r2
 80087ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087d0:	1c9a      	adds	r2, r3, #2
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087dc:	b29b      	uxth	r3, r3
 80087de:	3b01      	subs	r3, #1
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80087e8:	2301      	movs	r3, #1
 80087ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80087ec:	f7fa f8c2 	bl	8002974 <HAL_GetTick>
 80087f0:	4602      	mov	r2, r0
 80087f2:	6a3b      	ldr	r3, [r7, #32]
 80087f4:	1ad3      	subs	r3, r2, r3
 80087f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d80d      	bhi.n	8008818 <HAL_SPI_TransmitReceive+0x212>
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008802:	d009      	beq.n	8008818 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2200      	movs	r2, #0
 8008810:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e111      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800881c:	b29b      	uxth	r3, r3
 800881e:	2b00      	cmp	r3, #0
 8008820:	d19d      	bne.n	800875e <HAL_SPI_TransmitReceive+0x158>
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d197      	bne.n	800875e <HAL_SPI_TransmitReceive+0x158>
 800882e:	e0e5      	b.n	80089fc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d003      	beq.n	8008840 <HAL_SPI_TransmitReceive+0x23a>
 8008838:	8afb      	ldrh	r3, [r7, #22]
 800883a:	2b01      	cmp	r3, #1
 800883c:	f040 80d1 	bne.w	80089e2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008844:	b29b      	uxth	r3, r3
 8008846:	2b01      	cmp	r3, #1
 8008848:	d912      	bls.n	8008870 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884e:	881a      	ldrh	r2, [r3, #0]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885a:	1c9a      	adds	r2, r3, #2
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008864:	b29b      	uxth	r3, r3
 8008866:	3b02      	subs	r3, #2
 8008868:	b29a      	uxth	r2, r3
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800886e:	e0b8      	b.n	80089e2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	330c      	adds	r3, #12
 800887a:	7812      	ldrb	r2, [r2, #0]
 800887c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800888c:	b29b      	uxth	r3, r3
 800888e:	3b01      	subs	r3, #1
 8008890:	b29a      	uxth	r2, r3
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008896:	e0a4      	b.n	80089e2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d134      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x30a>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d02f      	beq.n	8008910 <HAL_SPI_TransmitReceive+0x30a>
 80088b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d12c      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d912      	bls.n	80088e6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088c4:	881a      	ldrh	r2, [r3, #0]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d0:	1c9a      	adds	r2, r3, #2
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088da:	b29b      	uxth	r3, r3
 80088dc:	3b02      	subs	r3, #2
 80088de:	b29a      	uxth	r2, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088e4:	e012      	b.n	800890c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	330c      	adds	r3, #12
 80088f0:	7812      	ldrb	r2, [r2, #0]
 80088f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008902:	b29b      	uxth	r3, r3
 8008904:	3b01      	subs	r3, #1
 8008906:	b29a      	uxth	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800890c:	2300      	movs	r3, #0
 800890e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b01      	cmp	r3, #1
 800891c:	d148      	bne.n	80089b0 <HAL_SPI_TransmitReceive+0x3aa>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008924:	b29b      	uxth	r3, r3
 8008926:	2b00      	cmp	r3, #0
 8008928:	d042      	beq.n	80089b0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008930:	b29b      	uxth	r3, r3
 8008932:	2b01      	cmp	r3, #1
 8008934:	d923      	bls.n	800897e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68da      	ldr	r2, [r3, #12]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	b292      	uxth	r2, r2
 8008942:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008948:	1c9a      	adds	r2, r3, #2
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008954:	b29b      	uxth	r3, r3
 8008956:	3b02      	subs	r3, #2
 8008958:	b29a      	uxth	r2, r3
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008966:	b29b      	uxth	r3, r3
 8008968:	2b01      	cmp	r3, #1
 800896a:	d81f      	bhi.n	80089ac <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800897a:	605a      	str	r2, [r3, #4]
 800897c:	e016      	b.n	80089ac <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f103 020c 	add.w	r2, r3, #12
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800898a:	7812      	ldrb	r2, [r2, #0]
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	3b01      	subs	r3, #1
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089ac:	2301      	movs	r3, #1
 80089ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80089b0:	f7f9 ffe0 	bl	8002974 <HAL_GetTick>
 80089b4:	4602      	mov	r2, r0
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089bc:	429a      	cmp	r2, r3
 80089be:	d803      	bhi.n	80089c8 <HAL_SPI_TransmitReceive+0x3c2>
 80089c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c6:	d102      	bne.n	80089ce <HAL_SPI_TransmitReceive+0x3c8>
 80089c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d109      	bne.n	80089e2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2201      	movs	r2, #1
 80089d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80089de:	2303      	movs	r3, #3
 80089e0:	e02c      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f47f af55 	bne.w	8008898 <HAL_SPI_TransmitReceive+0x292>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f47f af4e 	bne.w	8008898 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089fc:	6a3a      	ldr	r2, [r7, #32]
 80089fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 f995 	bl	8008d30 <SPI_EndRxTxTransaction>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d008      	beq.n	8008a1e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2220      	movs	r2, #32
 8008a10:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e00e      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d001      	beq.n	8008a3a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e000      	b.n	8008a3c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
  }
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3728      	adds	r7, #40	@ 0x28
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b088      	sub	sp, #32
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	603b      	str	r3, [r7, #0]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a54:	f7f9 ff8e 	bl	8002974 <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5c:	1a9b      	subs	r3, r3, r2
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	4413      	add	r3, r2
 8008a62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a64:	f7f9 ff86 	bl	8002974 <HAL_GetTick>
 8008a68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a6a:	4b39      	ldr	r3, [pc, #228]	@ (8008b50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	015b      	lsls	r3, r3, #5
 8008a70:	0d1b      	lsrs	r3, r3, #20
 8008a72:	69fa      	ldr	r2, [r7, #28]
 8008a74:	fb02 f303 	mul.w	r3, r2, r3
 8008a78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a7a:	e055      	b.n	8008b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a82:	d051      	beq.n	8008b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a84:	f7f9 ff76 	bl	8002974 <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	69fa      	ldr	r2, [r7, #28]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d902      	bls.n	8008a9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d13d      	bne.n	8008b16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008aa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ab2:	d111      	bne.n	8008ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008abc:	d004      	beq.n	8008ac8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ac6:	d107      	bne.n	8008ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ad6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ae0:	d10f      	bne.n	8008b02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008af0:	601a      	str	r2, [r3, #0]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e018      	b.n	8008b48 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d102      	bne.n	8008b22 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	61fb      	str	r3, [r7, #28]
 8008b20:	e002      	b.n	8008b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	3b01      	subs	r3, #1
 8008b26:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	689a      	ldr	r2, [r3, #8]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	4013      	ands	r3, r2
 8008b32:	68ba      	ldr	r2, [r7, #8]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	bf0c      	ite	eq
 8008b38:	2301      	moveq	r3, #1
 8008b3a:	2300      	movne	r3, #0
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	461a      	mov	r2, r3
 8008b40:	79fb      	ldrb	r3, [r7, #7]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d19a      	bne.n	8008a7c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3720      	adds	r7, #32
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}
 8008b50:	2000000c 	.word	0x2000000c

08008b54 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b08a      	sub	sp, #40	@ 0x28
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	60b9      	str	r1, [r7, #8]
 8008b5e:	607a      	str	r2, [r7, #4]
 8008b60:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008b62:	2300      	movs	r3, #0
 8008b64:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008b66:	f7f9 ff05 	bl	8002974 <HAL_GetTick>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	1a9b      	subs	r3, r3, r2
 8008b70:	683a      	ldr	r2, [r7, #0]
 8008b72:	4413      	add	r3, r2
 8008b74:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008b76:	f7f9 fefd 	bl	8002974 <HAL_GetTick>
 8008b7a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	330c      	adds	r3, #12
 8008b82:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008b84:	4b3d      	ldr	r3, [pc, #244]	@ (8008c7c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4413      	add	r3, r2
 8008b8e:	00da      	lsls	r2, r3, #3
 8008b90:	1ad3      	subs	r3, r2, r3
 8008b92:	0d1b      	lsrs	r3, r3, #20
 8008b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b96:	fb02 f303 	mul.w	r3, r2, r3
 8008b9a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008b9c:	e061      	b.n	8008c62 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008ba4:	d107      	bne.n	8008bb6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d104      	bne.n	8008bb6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008bb4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbc:	d051      	beq.n	8008c62 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bbe:	f7f9 fed9 	bl	8002974 <HAL_GetTick>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d902      	bls.n	8008bd4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d13d      	bne.n	8008c50 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	685a      	ldr	r2, [r3, #4]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008be2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bec:	d111      	bne.n	8008c12 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bf6:	d004      	beq.n	8008c02 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c00:	d107      	bne.n	8008c12 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c10:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c1a:	d10f      	bne.n	8008c3c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c2a:	601a      	str	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681a      	ldr	r2, [r3, #0]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c3a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e011      	b.n	8008c74 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008c56:	2300      	movs	r3, #0
 8008c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c5a:	e002      	b.n	8008c62 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	689a      	ldr	r2, [r3, #8]
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	4013      	ands	r3, r2
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d195      	bne.n	8008b9e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3728      	adds	r7, #40	@ 0x28
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	2000000c 	.word	0x2000000c

08008c80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af02      	add	r7, sp, #8
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c94:	d111      	bne.n	8008cba <SPI_EndRxTransaction+0x3a>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	689b      	ldr	r3, [r3, #8]
 8008c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c9e:	d004      	beq.n	8008caa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca8:	d107      	bne.n	8008cba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cb8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	2180      	movs	r1, #128	@ 0x80
 8008cc4:	68f8      	ldr	r0, [r7, #12]
 8008cc6:	f7ff febd 	bl	8008a44 <SPI_WaitFlagStateUntilTimeout>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cd4:	f043 0220 	orr.w	r2, r3, #32
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e023      	b.n	8008d28 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ce8:	d11d      	bne.n	8008d26 <SPI_EndRxTransaction+0xa6>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cf2:	d004      	beq.n	8008cfe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cfc:	d113      	bne.n	8008d26 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f7ff ff22 	bl	8008b54 <SPI_WaitFifoStateUntilTimeout>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d007      	beq.n	8008d26 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d1a:	f043 0220 	orr.w	r2, r3, #32
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008d22:	2303      	movs	r3, #3
 8008d24:	e000      	b.n	8008d28 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3710      	adds	r7, #16
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af02      	add	r7, sp, #8
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f7ff ff03 	bl	8008b54 <SPI_WaitFifoStateUntilTimeout>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d007      	beq.n	8008d64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d58:	f043 0220 	orr.w	r2, r3, #32
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d60:	2303      	movs	r3, #3
 8008d62:	e027      	b.n	8008db4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	9300      	str	r3, [sp, #0]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	2180      	movs	r1, #128	@ 0x80
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	f7ff fe68 	bl	8008a44 <SPI_WaitFlagStateUntilTimeout>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d007      	beq.n	8008d8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d7e:	f043 0220 	orr.w	r2, r3, #32
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e014      	b.n	8008db4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	9300      	str	r3, [sp, #0]
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f7ff fedc 	bl	8008b54 <SPI_WaitFifoStateUntilTimeout>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d007      	beq.n	8008db2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008da6:	f043 0220 	orr.w	r2, r3, #32
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e000      	b.n	8008db4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <LL_RCC_GetUSARTClockSource>:
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8008dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008dc8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4013      	ands	r3, r2
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <LL_RCC_GetLPUARTClockSource>:
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008de4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008de8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4013      	ands	r3, r2
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d101      	bne.n	8008e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e042      	b.n	8008e94 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d106      	bne.n	8008e26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f7f9 f8b5 	bl	8001f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2224      	movs	r2, #36	@ 0x24
 8008e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f022 0201 	bic.w	r2, r2, #1
 8008e3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fe40 	bl	8009acc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 fc15 	bl	800967c <UART_SetConfig>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d101      	bne.n	8008e5c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e01b      	b.n	8008e94 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685a      	ldr	r2, [r3, #4]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f042 0201 	orr.w	r2, r2, #1
 8008e8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 febf 	bl	8009c10 <UART_CheckIdleState>
 8008e92:	4603      	mov	r3, r0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b08a      	sub	sp, #40	@ 0x28
 8008ea0:	af02      	add	r7, sp, #8
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	603b      	str	r3, [r7, #0]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eb2:	2b20      	cmp	r3, #32
 8008eb4:	d17b      	bne.n	8008fae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d002      	beq.n	8008ec2 <HAL_UART_Transmit+0x26>
 8008ebc:	88fb      	ldrh	r3, [r7, #6]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d101      	bne.n	8008ec6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	e074      	b.n	8008fb0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2221      	movs	r2, #33	@ 0x21
 8008ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ed6:	f7f9 fd4d 	bl	8002974 <HAL_GetTick>
 8008eda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	88fa      	ldrh	r2, [r7, #6]
 8008ee0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	88fa      	ldrh	r2, [r7, #6]
 8008ee8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ef4:	d108      	bne.n	8008f08 <HAL_UART_Transmit+0x6c>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d104      	bne.n	8008f08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008efe:	2300      	movs	r3, #0
 8008f00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	61bb      	str	r3, [r7, #24]
 8008f06:	e003      	b.n	8008f10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f10:	e030      	b.n	8008f74 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	2180      	movs	r1, #128	@ 0x80
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	f000 ff21 	bl	8009d64 <UART_WaitOnFlagUntilTimeout>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d005      	beq.n	8008f34 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2220      	movs	r2, #32
 8008f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e03d      	b.n	8008fb0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d10b      	bne.n	8008f52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	461a      	mov	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	3302      	adds	r3, #2
 8008f4e:	61bb      	str	r3, [r7, #24]
 8008f50:	e007      	b.n	8008f62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	781a      	ldrb	r2, [r3, #0]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d1c8      	bne.n	8008f12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	9300      	str	r3, [sp, #0]
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	2200      	movs	r2, #0
 8008f88:	2140      	movs	r1, #64	@ 0x40
 8008f8a:	68f8      	ldr	r0, [r7, #12]
 8008f8c:	f000 feea 	bl	8009d64 <UART_WaitOnFlagUntilTimeout>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d005      	beq.n	8008fa2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008f9e:	2303      	movs	r3, #3
 8008fa0:	e006      	b.n	8008fb0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2220      	movs	r2, #32
 8008fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	e000      	b.n	8008fb0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008fae:	2302      	movs	r3, #2
  }
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3720      	adds	r7, #32
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b0ba      	sub	sp, #232	@ 0xe8
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008fde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008fe2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008fec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d11b      	bne.n	800902c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff8:	f003 0320 	and.w	r3, r3, #32
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d015      	beq.n	800902c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009004:	f003 0320 	and.w	r3, r3, #32
 8009008:	2b00      	cmp	r3, #0
 800900a:	d105      	bne.n	8009018 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800900c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009014:	2b00      	cmp	r3, #0
 8009016:	d009      	beq.n	800902c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800901c:	2b00      	cmp	r3, #0
 800901e:	f000 8300 	beq.w	8009622 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	4798      	blx	r3
      }
      return;
 800902a:	e2fa      	b.n	8009622 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800902c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 8123 	beq.w	800927c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009036:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800903a:	4b8d      	ldr	r3, [pc, #564]	@ (8009270 <HAL_UART_IRQHandler+0x2b8>)
 800903c:	4013      	ands	r3, r2
 800903e:	2b00      	cmp	r3, #0
 8009040:	d106      	bne.n	8009050 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009042:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009046:	4b8b      	ldr	r3, [pc, #556]	@ (8009274 <HAL_UART_IRQHandler+0x2bc>)
 8009048:	4013      	ands	r3, r2
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 8116 	beq.w	800927c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009054:	f003 0301 	and.w	r3, r3, #1
 8009058:	2b00      	cmp	r3, #0
 800905a:	d011      	beq.n	8009080 <HAL_UART_IRQHandler+0xc8>
 800905c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00b      	beq.n	8009080 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2201      	movs	r2, #1
 800906e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009076:	f043 0201 	orr.w	r2, r3, #1
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009084:	f003 0302 	and.w	r3, r3, #2
 8009088:	2b00      	cmp	r3, #0
 800908a:	d011      	beq.n	80090b0 <HAL_UART_IRQHandler+0xf8>
 800908c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009090:	f003 0301 	and.w	r3, r3, #1
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00b      	beq.n	80090b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2202      	movs	r2, #2
 800909e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a6:	f043 0204 	orr.w	r2, r3, #4
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090b4:	f003 0304 	and.w	r3, r3, #4
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d011      	beq.n	80090e0 <HAL_UART_IRQHandler+0x128>
 80090bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090c0:	f003 0301 	and.w	r3, r3, #1
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00b      	beq.n	80090e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2204      	movs	r2, #4
 80090ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090d6:	f043 0202 	orr.w	r2, r3, #2
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80090e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090e4:	f003 0308 	and.w	r3, r3, #8
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d017      	beq.n	800911c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80090ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090f0:	f003 0320 	and.w	r3, r3, #32
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d105      	bne.n	8009104 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80090f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80090fc:	4b5c      	ldr	r3, [pc, #368]	@ (8009270 <HAL_UART_IRQHandler+0x2b8>)
 80090fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2208      	movs	r2, #8
 800910a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009112:	f043 0208 	orr.w	r2, r3, #8
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800911c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009124:	2b00      	cmp	r3, #0
 8009126:	d012      	beq.n	800914e <HAL_UART_IRQHandler+0x196>
 8009128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800912c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00c      	beq.n	800914e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800913c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009144:	f043 0220 	orr.w	r2, r3, #32
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009154:	2b00      	cmp	r3, #0
 8009156:	f000 8266 	beq.w	8009626 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800915a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800915e:	f003 0320 	and.w	r3, r3, #32
 8009162:	2b00      	cmp	r3, #0
 8009164:	d013      	beq.n	800918e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800916a:	f003 0320 	and.w	r3, r3, #32
 800916e:	2b00      	cmp	r3, #0
 8009170:	d105      	bne.n	800917e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800917a:	2b00      	cmp	r3, #0
 800917c:	d007      	beq.n	800918e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009182:	2b00      	cmp	r3, #0
 8009184:	d003      	beq.n	800918e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009194:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091a2:	2b40      	cmp	r3, #64	@ 0x40
 80091a4:	d005      	beq.n	80091b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80091a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d054      	beq.n	800925c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fe43 	bl	8009e3e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091c2:	2b40      	cmp	r3, #64	@ 0x40
 80091c4:	d146      	bne.n	8009254 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3308      	adds	r3, #8
 80091cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091d4:	e853 3f00 	ldrex	r3, [r3]
 80091d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80091dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3308      	adds	r3, #8
 80091ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80091f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80091f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80091fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009202:	e841 2300 	strex	r3, r2, [r1]
 8009206:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800920a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1d9      	bne.n	80091c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009218:	2b00      	cmp	r3, #0
 800921a:	d017      	beq.n	800924c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009222:	4a15      	ldr	r2, [pc, #84]	@ (8009278 <HAL_UART_IRQHandler+0x2c0>)
 8009224:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800922c:	4618      	mov	r0, r3
 800922e:	f7fb f87d 	bl	800432c <HAL_DMA_Abort_IT>
 8009232:	4603      	mov	r3, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d019      	beq.n	800926c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800923e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009246:	4610      	mov	r0, r2
 8009248:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800924a:	e00f      	b.n	800926c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f9ff 	bl	8009650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009252:	e00b      	b.n	800926c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 f9fb 	bl	8009650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800925a:	e007      	b.n	800926c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 f9f7 	bl	8009650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800926a:	e1dc      	b.n	8009626 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800926c:	bf00      	nop
    return;
 800926e:	e1da      	b.n	8009626 <HAL_UART_IRQHandler+0x66e>
 8009270:	10000001 	.word	0x10000001
 8009274:	04000120 	.word	0x04000120
 8009278:	08009f0b 	.word	0x08009f0b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009280:	2b01      	cmp	r3, #1
 8009282:	f040 8170 	bne.w	8009566 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800928a:	f003 0310 	and.w	r3, r3, #16
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 8169 	beq.w	8009566 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009298:	f003 0310 	and.w	r3, r3, #16
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 8162 	beq.w	8009566 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2210      	movs	r2, #16
 80092a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092b4:	2b40      	cmp	r3, #64	@ 0x40
 80092b6:	f040 80d8 	bne.w	800946a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 80af 	beq.w	8009430 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092dc:	429a      	cmp	r2, r3
 80092de:	f080 80a7 	bcs.w	8009430 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f003 0320 	and.w	r3, r3, #32
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	f040 8087 	bne.w	800940e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009308:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800930c:	e853 3f00 	ldrex	r3, [r3]
 8009310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009314:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800931c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	461a      	mov	r2, r3
 8009326:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800932a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800932e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009332:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009336:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800933a:	e841 2300 	strex	r3, r2, [r1]
 800933e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1da      	bne.n	8009300 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3308      	adds	r3, #8
 8009350:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800935a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800935c:	f023 0301 	bic.w	r3, r3, #1
 8009360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	3308      	adds	r3, #8
 800936a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800936e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009372:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009374:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009376:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800937a:	e841 2300 	strex	r3, r2, [r1]
 800937e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1e1      	bne.n	800934a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3308      	adds	r3, #8
 800938c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009390:	e853 3f00 	ldrex	r3, [r3]
 8009394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800939c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3308      	adds	r3, #8
 80093a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093b2:	e841 2300 	strex	r3, r2, [r1]
 80093b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1e3      	bne.n	8009386 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2220      	movs	r2, #32
 80093c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093dc:	f023 0310 	bic.w	r3, r3, #16
 80093e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	461a      	mov	r2, r3
 80093ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80093fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e4      	bne.n	80093cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009408:	4618      	mov	r0, r3
 800940a:	f7fa ff30 	bl	800426e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2202      	movs	r2, #2
 8009412:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009420:	b29b      	uxth	r3, r3
 8009422:	1ad3      	subs	r3, r2, r3
 8009424:	b29b      	uxth	r3, r3
 8009426:	4619      	mov	r1, r3
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f91b 	bl	8009664 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800942e:	e0fc      	b.n	800962a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800943a:	429a      	cmp	r2, r3
 800943c:	f040 80f5 	bne.w	800962a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f003 0320 	and.w	r3, r3, #32
 800944e:	2b20      	cmp	r3, #32
 8009450:	f040 80eb 	bne.w	800962a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2202      	movs	r2, #2
 8009458:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009460:	4619      	mov	r1, r3
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 f8fe 	bl	8009664 <HAL_UARTEx_RxEventCallback>
      return;
 8009468:	e0df      	b.n	800962a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009476:	b29b      	uxth	r3, r3
 8009478:	1ad3      	subs	r3, r2, r3
 800947a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009484:	b29b      	uxth	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	f000 80d1 	beq.w	800962e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800948c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 80cc 	beq.w	800962e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949e:	e853 3f00 	ldrex	r3, [r3]
 80094a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80094b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80094ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094c0:	e841 2300 	strex	r3, r2, [r1]
 80094c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1e4      	bne.n	8009496 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	3308      	adds	r3, #8
 80094d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	623b      	str	r3, [r7, #32]
   return(result);
 80094dc:	6a3b      	ldr	r3, [r7, #32]
 80094de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094e2:	f023 0301 	bic.w	r3, r3, #1
 80094e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	3308      	adds	r3, #8
 80094f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80094f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80094f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094fc:	e841 2300 	strex	r3, r2, [r1]
 8009500:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1e1      	bne.n	80094cc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2220      	movs	r2, #32
 800950c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2200      	movs	r2, #0
 8009514:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	e853 3f00 	ldrex	r3, [r3]
 8009528:	60fb      	str	r3, [r7, #12]
   return(result);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f023 0310 	bic.w	r3, r3, #16
 8009530:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	461a      	mov	r2, r3
 800953a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800953e:	61fb      	str	r3, [r7, #28]
 8009540:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009542:	69b9      	ldr	r1, [r7, #24]
 8009544:	69fa      	ldr	r2, [r7, #28]
 8009546:	e841 2300 	strex	r3, r2, [r1]
 800954a:	617b      	str	r3, [r7, #20]
   return(result);
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d1e4      	bne.n	800951c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2202      	movs	r2, #2
 8009556:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800955c:	4619      	mov	r1, r3
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f880 	bl	8009664 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009564:	e063      	b.n	800962e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800956a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00e      	beq.n	8009590 <HAL_UART_IRQHandler+0x5d8>
 8009572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800957a:	2b00      	cmp	r3, #0
 800957c:	d008      	beq.n	8009590 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009586:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f000 fcfb 	bl	8009f84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800958e:	e051      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009598:	2b00      	cmp	r3, #0
 800959a:	d014      	beq.n	80095c6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800959c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d105      	bne.n	80095b4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80095a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d008      	beq.n	80095c6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d03a      	beq.n	8009632 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	4798      	blx	r3
    }
    return;
 80095c4:	e035      	b.n	8009632 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80095c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d009      	beq.n	80095e6 <HAL_UART_IRQHandler+0x62e>
 80095d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d003      	beq.n	80095e6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 fca5 	bl	8009f2e <UART_EndTransmit_IT>
    return;
 80095e4:	e026      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80095e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d009      	beq.n	8009606 <HAL_UART_IRQHandler+0x64e>
 80095f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fcd4 	bl	8009fac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009604:	e016      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800960a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800960e:	2b00      	cmp	r3, #0
 8009610:	d010      	beq.n	8009634 <HAL_UART_IRQHandler+0x67c>
 8009612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009616:	2b00      	cmp	r3, #0
 8009618:	da0c      	bge.n	8009634 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f000 fcbc 	bl	8009f98 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009620:	e008      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
      return;
 8009622:	bf00      	nop
 8009624:	e006      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
    return;
 8009626:	bf00      	nop
 8009628:	e004      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
      return;
 800962a:	bf00      	nop
 800962c:	e002      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
      return;
 800962e:	bf00      	nop
 8009630:	e000      	b.n	8009634 <HAL_UART_IRQHandler+0x67c>
    return;
 8009632:	bf00      	nop
  }
}
 8009634:	37e8      	adds	r7, #232	@ 0xe8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop

0800963c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009644:	bf00      	nop
 8009646:	370c      	adds	r7, #12
 8009648:	46bd      	mov	sp, r7
 800964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964e:	4770      	bx	lr

08009650 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	460b      	mov	r3, r1
 800966e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009670:	bf00      	nop
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800967c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009680:	b08c      	sub	sp, #48	@ 0x30
 8009682:	af00      	add	r7, sp, #0
 8009684:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	689a      	ldr	r2, [r3, #8]
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	691b      	ldr	r3, [r3, #16]
 8009694:	431a      	orrs	r2, r3
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	431a      	orrs	r2, r3
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	69db      	ldr	r3, [r3, #28]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	4baf      	ldr	r3, [pc, #700]	@ (8009968 <UART_SetConfig+0x2ec>)
 80096ac:	4013      	ands	r3, r2
 80096ae:	697a      	ldr	r2, [r7, #20]
 80096b0:	6812      	ldr	r2, [r2, #0]
 80096b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096b4:	430b      	orrs	r3, r1
 80096b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	68da      	ldr	r2, [r3, #12]
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	430a      	orrs	r2, r1
 80096cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	699b      	ldr	r3, [r3, #24]
 80096d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4aa4      	ldr	r2, [pc, #656]	@ (800996c <UART_SetConfig+0x2f0>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d004      	beq.n	80096e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	6a1b      	ldr	r3, [r3, #32]
 80096e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096e4:	4313      	orrs	r3, r2
 80096e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80096f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	6812      	ldr	r2, [r2, #0]
 80096fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096fc:	430b      	orrs	r3, r1
 80096fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009706:	f023 010f 	bic.w	r1, r3, #15
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	430a      	orrs	r2, r1
 8009714:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a95      	ldr	r2, [pc, #596]	@ (8009970 <UART_SetConfig+0x2f4>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d125      	bne.n	800976c <UART_SetConfig+0xf0>
 8009720:	2003      	movs	r0, #3
 8009722:	f7ff fb4b 	bl	8008dbc <LL_RCC_GetUSARTClockSource>
 8009726:	4603      	mov	r3, r0
 8009728:	2b03      	cmp	r3, #3
 800972a:	d81b      	bhi.n	8009764 <UART_SetConfig+0xe8>
 800972c:	a201      	add	r2, pc, #4	@ (adr r2, 8009734 <UART_SetConfig+0xb8>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009745 	.word	0x08009745
 8009738:	08009755 	.word	0x08009755
 800973c:	0800974d 	.word	0x0800974d
 8009740:	0800975d 	.word	0x0800975d
 8009744:	2301      	movs	r3, #1
 8009746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800974a:	e042      	b.n	80097d2 <UART_SetConfig+0x156>
 800974c:	2302      	movs	r3, #2
 800974e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009752:	e03e      	b.n	80097d2 <UART_SetConfig+0x156>
 8009754:	2304      	movs	r3, #4
 8009756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800975a:	e03a      	b.n	80097d2 <UART_SetConfig+0x156>
 800975c:	2308      	movs	r3, #8
 800975e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009762:	e036      	b.n	80097d2 <UART_SetConfig+0x156>
 8009764:	2310      	movs	r3, #16
 8009766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800976a:	e032      	b.n	80097d2 <UART_SetConfig+0x156>
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a7e      	ldr	r2, [pc, #504]	@ (800996c <UART_SetConfig+0x2f0>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d12a      	bne.n	80097cc <UART_SetConfig+0x150>
 8009776:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800977a:	f7ff fb2f 	bl	8008ddc <LL_RCC_GetLPUARTClockSource>
 800977e:	4603      	mov	r3, r0
 8009780:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009784:	d01a      	beq.n	80097bc <UART_SetConfig+0x140>
 8009786:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800978a:	d81b      	bhi.n	80097c4 <UART_SetConfig+0x148>
 800978c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009790:	d00c      	beq.n	80097ac <UART_SetConfig+0x130>
 8009792:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009796:	d815      	bhi.n	80097c4 <UART_SetConfig+0x148>
 8009798:	2b00      	cmp	r3, #0
 800979a:	d003      	beq.n	80097a4 <UART_SetConfig+0x128>
 800979c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097a0:	d008      	beq.n	80097b4 <UART_SetConfig+0x138>
 80097a2:	e00f      	b.n	80097c4 <UART_SetConfig+0x148>
 80097a4:	2300      	movs	r3, #0
 80097a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097aa:	e012      	b.n	80097d2 <UART_SetConfig+0x156>
 80097ac:	2302      	movs	r3, #2
 80097ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097b2:	e00e      	b.n	80097d2 <UART_SetConfig+0x156>
 80097b4:	2304      	movs	r3, #4
 80097b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ba:	e00a      	b.n	80097d2 <UART_SetConfig+0x156>
 80097bc:	2308      	movs	r3, #8
 80097be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097c2:	e006      	b.n	80097d2 <UART_SetConfig+0x156>
 80097c4:	2310      	movs	r3, #16
 80097c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ca:	e002      	b.n	80097d2 <UART_SetConfig+0x156>
 80097cc:	2310      	movs	r3, #16
 80097ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a65      	ldr	r2, [pc, #404]	@ (800996c <UART_SetConfig+0x2f0>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	f040 8097 	bne.w	800990c <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80097de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80097e2:	2b08      	cmp	r3, #8
 80097e4:	d823      	bhi.n	800982e <UART_SetConfig+0x1b2>
 80097e6:	a201      	add	r2, pc, #4	@ (adr r2, 80097ec <UART_SetConfig+0x170>)
 80097e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ec:	08009811 	.word	0x08009811
 80097f0:	0800982f 	.word	0x0800982f
 80097f4:	08009819 	.word	0x08009819
 80097f8:	0800982f 	.word	0x0800982f
 80097fc:	0800981f 	.word	0x0800981f
 8009800:	0800982f 	.word	0x0800982f
 8009804:	0800982f 	.word	0x0800982f
 8009808:	0800982f 	.word	0x0800982f
 800980c:	08009827 	.word	0x08009827
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009810:	f7fd fa34 	bl	8006c7c <HAL_RCC_GetPCLK1Freq>
 8009814:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009816:	e010      	b.n	800983a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009818:	4b56      	ldr	r3, [pc, #344]	@ (8009974 <UART_SetConfig+0x2f8>)
 800981a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800981c:	e00d      	b.n	800983a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800981e:	f7fd f9ad 	bl	8006b7c <HAL_RCC_GetSysClockFreq>
 8009822:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009824:	e009      	b.n	800983a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800982a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800982c:	e005      	b.n	800983a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800982e:	2300      	movs	r3, #0
 8009830:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009838:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800983a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 812b 	beq.w	8009a98 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009846:	4a4c      	ldr	r2, [pc, #304]	@ (8009978 <UART_SetConfig+0x2fc>)
 8009848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800984c:	461a      	mov	r2, r3
 800984e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009850:	fbb3 f3f2 	udiv	r3, r3, r2
 8009854:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	685a      	ldr	r2, [r3, #4]
 800985a:	4613      	mov	r3, r2
 800985c:	005b      	lsls	r3, r3, #1
 800985e:	4413      	add	r3, r2
 8009860:	69ba      	ldr	r2, [r7, #24]
 8009862:	429a      	cmp	r2, r3
 8009864:	d305      	bcc.n	8009872 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800986c:	69ba      	ldr	r2, [r7, #24]
 800986e:	429a      	cmp	r2, r3
 8009870:	d903      	bls.n	800987a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8009872:	2301      	movs	r3, #1
 8009874:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009878:	e10e      	b.n	8009a98 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987c:	2200      	movs	r2, #0
 800987e:	60bb      	str	r3, [r7, #8]
 8009880:	60fa      	str	r2, [r7, #12]
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009886:	4a3c      	ldr	r2, [pc, #240]	@ (8009978 <UART_SetConfig+0x2fc>)
 8009888:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800988c:	b29b      	uxth	r3, r3
 800988e:	2200      	movs	r2, #0
 8009890:	603b      	str	r3, [r7, #0]
 8009892:	607a      	str	r2, [r7, #4]
 8009894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009898:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800989c:	f7f7 f95c 	bl	8000b58 <__aeabi_uldivmod>
 80098a0:	4602      	mov	r2, r0
 80098a2:	460b      	mov	r3, r1
 80098a4:	4610      	mov	r0, r2
 80098a6:	4619      	mov	r1, r3
 80098a8:	f04f 0200 	mov.w	r2, #0
 80098ac:	f04f 0300 	mov.w	r3, #0
 80098b0:	020b      	lsls	r3, r1, #8
 80098b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098b6:	0202      	lsls	r2, r0, #8
 80098b8:	6979      	ldr	r1, [r7, #20]
 80098ba:	6849      	ldr	r1, [r1, #4]
 80098bc:	0849      	lsrs	r1, r1, #1
 80098be:	2000      	movs	r0, #0
 80098c0:	460c      	mov	r4, r1
 80098c2:	4605      	mov	r5, r0
 80098c4:	eb12 0804 	adds.w	r8, r2, r4
 80098c8:	eb43 0905 	adc.w	r9, r3, r5
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	469a      	mov	sl, r3
 80098d4:	4693      	mov	fp, r2
 80098d6:	4652      	mov	r2, sl
 80098d8:	465b      	mov	r3, fp
 80098da:	4640      	mov	r0, r8
 80098dc:	4649      	mov	r1, r9
 80098de:	f7f7 f93b 	bl	8000b58 <__aeabi_uldivmod>
 80098e2:	4602      	mov	r2, r0
 80098e4:	460b      	mov	r3, r1
 80098e6:	4613      	mov	r3, r2
 80098e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098ea:	6a3b      	ldr	r3, [r7, #32]
 80098ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098f0:	d308      	bcc.n	8009904 <UART_SetConfig+0x288>
 80098f2:	6a3b      	ldr	r3, [r7, #32]
 80098f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098f8:	d204      	bcs.n	8009904 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	6a3a      	ldr	r2, [r7, #32]
 8009900:	60da      	str	r2, [r3, #12]
 8009902:	e0c9      	b.n	8009a98 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800990a:	e0c5      	b.n	8009a98 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	69db      	ldr	r3, [r3, #28]
 8009910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009914:	d16d      	bne.n	80099f2 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8009916:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800991a:	3b01      	subs	r3, #1
 800991c:	2b07      	cmp	r3, #7
 800991e:	d82d      	bhi.n	800997c <UART_SetConfig+0x300>
 8009920:	a201      	add	r2, pc, #4	@ (adr r2, 8009928 <UART_SetConfig+0x2ac>)
 8009922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009926:	bf00      	nop
 8009928:	08009949 	.word	0x08009949
 800992c:	08009951 	.word	0x08009951
 8009930:	0800997d 	.word	0x0800997d
 8009934:	08009957 	.word	0x08009957
 8009938:	0800997d 	.word	0x0800997d
 800993c:	0800997d 	.word	0x0800997d
 8009940:	0800997d 	.word	0x0800997d
 8009944:	0800995f 	.word	0x0800995f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009948:	f7fd f9ae 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 800994c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800994e:	e01b      	b.n	8009988 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009950:	4b08      	ldr	r3, [pc, #32]	@ (8009974 <UART_SetConfig+0x2f8>)
 8009952:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009954:	e018      	b.n	8009988 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009956:	f7fd f911 	bl	8006b7c <HAL_RCC_GetSysClockFreq>
 800995a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800995c:	e014      	b.n	8009988 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800995e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009962:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009964:	e010      	b.n	8009988 <UART_SetConfig+0x30c>
 8009966:	bf00      	nop
 8009968:	cfff69f3 	.word	0xcfff69f3
 800996c:	40008000 	.word	0x40008000
 8009970:	40013800 	.word	0x40013800
 8009974:	00f42400 	.word	0x00f42400
 8009978:	0800e74c 	.word	0x0800e74c
      default:
        pclk = 0U;
 800997c:	2300      	movs	r3, #0
 800997e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009986:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 8084 	beq.w	8009a98 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009994:	4a4b      	ldr	r2, [pc, #300]	@ (8009ac4 <UART_SetConfig+0x448>)
 8009996:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800999a:	461a      	mov	r2, r3
 800999c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999e:	fbb3 f3f2 	udiv	r3, r3, r2
 80099a2:	005a      	lsls	r2, r3, #1
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	085b      	lsrs	r3, r3, #1
 80099aa:	441a      	add	r2, r3
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099b4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	2b0f      	cmp	r3, #15
 80099ba:	d916      	bls.n	80099ea <UART_SetConfig+0x36e>
 80099bc:	6a3b      	ldr	r3, [r7, #32]
 80099be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099c2:	d212      	bcs.n	80099ea <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099c4:	6a3b      	ldr	r3, [r7, #32]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	f023 030f 	bic.w	r3, r3, #15
 80099cc:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	085b      	lsrs	r3, r3, #1
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	f003 0307 	and.w	r3, r3, #7
 80099d8:	b29a      	uxth	r2, r3
 80099da:	8bfb      	ldrh	r3, [r7, #30]
 80099dc:	4313      	orrs	r3, r2
 80099de:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	8bfa      	ldrh	r2, [r7, #30]
 80099e6:	60da      	str	r2, [r3, #12]
 80099e8:	e056      	b.n	8009a98 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80099f0:	e052      	b.n	8009a98 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80099f6:	3b01      	subs	r3, #1
 80099f8:	2b07      	cmp	r3, #7
 80099fa:	d822      	bhi.n	8009a42 <UART_SetConfig+0x3c6>
 80099fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009a04 <UART_SetConfig+0x388>)
 80099fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a02:	bf00      	nop
 8009a04:	08009a25 	.word	0x08009a25
 8009a08:	08009a2d 	.word	0x08009a2d
 8009a0c:	08009a43 	.word	0x08009a43
 8009a10:	08009a33 	.word	0x08009a33
 8009a14:	08009a43 	.word	0x08009a43
 8009a18:	08009a43 	.word	0x08009a43
 8009a1c:	08009a43 	.word	0x08009a43
 8009a20:	08009a3b 	.word	0x08009a3b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a24:	f7fd f940 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 8009a28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a2a:	e010      	b.n	8009a4e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a2c:	4b26      	ldr	r3, [pc, #152]	@ (8009ac8 <UART_SetConfig+0x44c>)
 8009a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a30:	e00d      	b.n	8009a4e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a32:	f7fd f8a3 	bl	8006b7c <HAL_RCC_GetSysClockFreq>
 8009a36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a38:	e009      	b.n	8009a4e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a40:	e005      	b.n	8009a4e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8009a42:	2300      	movs	r3, #0
 8009a44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a4c:	bf00      	nop
    }

    if (pclk != 0U)
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d021      	beq.n	8009a98 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a58:	4a1a      	ldr	r2, [pc, #104]	@ (8009ac4 <UART_SetConfig+0x448>)
 8009a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	085b      	lsrs	r3, r3, #1
 8009a6c:	441a      	add	r2, r3
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	2b0f      	cmp	r3, #15
 8009a7c:	d909      	bls.n	8009a92 <UART_SetConfig+0x416>
 8009a7e:	6a3b      	ldr	r3, [r7, #32]
 8009a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a84:	d205      	bcs.n	8009a92 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	60da      	str	r2, [r3, #12]
 8009a90:	e002      	b.n	8009a98 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009ab4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3730      	adds	r7, #48	@ 0x30
 8009abc:	46bd      	mov	sp, r7
 8009abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ac2:	bf00      	nop
 8009ac4:	0800e74c 	.word	0x0800e74c
 8009ac8:	00f42400 	.word	0x00f42400

08009acc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad8:	f003 0308 	and.w	r3, r3, #8
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d00a      	beq.n	8009af6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	430a      	orrs	r2, r1
 8009af4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009afa:	f003 0301 	and.w	r3, r3, #1
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d00a      	beq.n	8009b18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	430a      	orrs	r2, r1
 8009b16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b1c:	f003 0302 	and.w	r3, r3, #2
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00a      	beq.n	8009b3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b3e:	f003 0304 	and.w	r3, r3, #4
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00a      	beq.n	8009b5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	430a      	orrs	r2, r1
 8009b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b60:	f003 0310 	and.w	r3, r3, #16
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00a      	beq.n	8009b7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	430a      	orrs	r2, r1
 8009b7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b82:	f003 0320 	and.w	r3, r3, #32
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d00a      	beq.n	8009ba0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	430a      	orrs	r2, r1
 8009b9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d01a      	beq.n	8009be2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bca:	d10a      	bne.n	8009be2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	430a      	orrs	r2, r1
 8009be0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00a      	beq.n	8009c04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	430a      	orrs	r2, r1
 8009c02:	605a      	str	r2, [r3, #4]
  }
}
 8009c04:	bf00      	nop
 8009c06:	370c      	adds	r7, #12
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr

08009c10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b098      	sub	sp, #96	@ 0x60
 8009c14:	af02      	add	r7, sp, #8
 8009c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c20:	f7f8 fea8 	bl	8002974 <HAL_GetTick>
 8009c24:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f003 0308 	and.w	r3, r3, #8
 8009c30:	2b08      	cmp	r3, #8
 8009c32:	d12f      	bne.n	8009c94 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 f88e 	bl	8009d64 <UART_WaitOnFlagUntilTimeout>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d022      	beq.n	8009c94 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c56:	e853 3f00 	ldrex	r3, [r3]
 8009c5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c62:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	461a      	mov	r2, r3
 8009c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c74:	e841 2300 	strex	r3, r2, [r1]
 8009c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e6      	bne.n	8009c4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2220      	movs	r2, #32
 8009c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c90:	2303      	movs	r3, #3
 8009c92:	e063      	b.n	8009d5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 0304 	and.w	r3, r3, #4
 8009c9e:	2b04      	cmp	r3, #4
 8009ca0:	d149      	bne.n	8009d36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ca2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ca6:	9300      	str	r3, [sp, #0]
 8009ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009caa:	2200      	movs	r2, #0
 8009cac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f857 	bl	8009d64 <UART_WaitOnFlagUntilTimeout>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d03c      	beq.n	8009d36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc4:	e853 3f00 	ldrex	r3, [r3]
 8009cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cda:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ce2:	e841 2300 	strex	r3, r2, [r1]
 8009ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d1e6      	bne.n	8009cbc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	e853 3f00 	ldrex	r3, [r3]
 8009cfc:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f023 0301 	bic.w	r3, r3, #1
 8009d04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	3308      	adds	r3, #8
 8009d0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d0e:	61fa      	str	r2, [r7, #28]
 8009d10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	69b9      	ldr	r1, [r7, #24]
 8009d14:	69fa      	ldr	r2, [r7, #28]
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	617b      	str	r3, [r7, #20]
   return(result);
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e5      	bne.n	8009cee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2220      	movs	r2, #32
 8009d26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e012      	b.n	8009d5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2220      	movs	r2, #32
 8009d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2220      	movs	r2, #32
 8009d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d5a:	2300      	movs	r3, #0
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3758      	adds	r7, #88	@ 0x58
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	603b      	str	r3, [r7, #0]
 8009d70:	4613      	mov	r3, r2
 8009d72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d74:	e04f      	b.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d7c:	d04b      	beq.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d7e:	f7f8 fdf9 	bl	8002974 <HAL_GetTick>
 8009d82:	4602      	mov	r2, r0
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	1ad3      	subs	r3, r2, r3
 8009d88:	69ba      	ldr	r2, [r7, #24]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d302      	bcc.n	8009d94 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d101      	bne.n	8009d98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d94:	2303      	movs	r3, #3
 8009d96:	e04e      	b.n	8009e36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 0304 	and.w	r3, r3, #4
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d037      	beq.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	2b80      	cmp	r3, #128	@ 0x80
 8009daa:	d034      	beq.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	2b40      	cmp	r3, #64	@ 0x40
 8009db0:	d031      	beq.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	69db      	ldr	r3, [r3, #28]
 8009db8:	f003 0308 	and.w	r3, r3, #8
 8009dbc:	2b08      	cmp	r3, #8
 8009dbe:	d110      	bne.n	8009de2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2208      	movs	r2, #8
 8009dc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 f838 	bl	8009e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2208      	movs	r2, #8
 8009dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	e029      	b.n	8009e36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009df0:	d111      	bne.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009dfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dfc:	68f8      	ldr	r0, [r7, #12]
 8009dfe:	f000 f81e 	bl	8009e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2220      	movs	r2, #32
 8009e06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009e12:	2303      	movs	r3, #3
 8009e14:	e00f      	b.n	8009e36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	69da      	ldr	r2, [r3, #28]
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	4013      	ands	r3, r2
 8009e20:	68ba      	ldr	r2, [r7, #8]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	bf0c      	ite	eq
 8009e26:	2301      	moveq	r3, #1
 8009e28:	2300      	movne	r3, #0
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	79fb      	ldrb	r3, [r7, #7]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d0a0      	beq.n	8009d76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e34:	2300      	movs	r3, #0
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}

08009e3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e3e:	b480      	push	{r7}
 8009e40:	b095      	sub	sp, #84	@ 0x54
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e4e:	e853 3f00 	ldrex	r3, [r3]
 8009e52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	461a      	mov	r2, r3
 8009e62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e6c:	e841 2300 	strex	r3, r2, [r1]
 8009e70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d1e6      	bne.n	8009e46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	3308      	adds	r3, #8
 8009e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e80:	6a3b      	ldr	r3, [r7, #32]
 8009e82:	e853 3f00 	ldrex	r3, [r3]
 8009e86:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e8e:	f023 0301 	bic.w	r3, r3, #1
 8009e92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3308      	adds	r3, #8
 8009e9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ea4:	e841 2300 	strex	r3, r2, [r1]
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1e3      	bne.n	8009e78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d118      	bne.n	8009eea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	e853 3f00 	ldrex	r3, [r3]
 8009ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f023 0310 	bic.w	r3, r3, #16
 8009ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ed6:	61bb      	str	r3, [r7, #24]
 8009ed8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eda:	6979      	ldr	r1, [r7, #20]
 8009edc:	69ba      	ldr	r2, [r7, #24]
 8009ede:	e841 2300 	strex	r3, r2, [r1]
 8009ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d1e6      	bne.n	8009eb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009efe:	bf00      	nop
 8009f00:	3754      	adds	r7, #84	@ 0x54
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f0a:	b580      	push	{r7, lr}
 8009f0c:	b084      	sub	sp, #16
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f7ff fb95 	bl	8009650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f26:	bf00      	nop
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b088      	sub	sp, #32
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	e853 3f00 	ldrex	r3, [r3]
 8009f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f4a:	61fb      	str	r3, [r7, #28]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	461a      	mov	r2, r3
 8009f52:	69fb      	ldr	r3, [r7, #28]
 8009f54:	61bb      	str	r3, [r7, #24]
 8009f56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f58:	6979      	ldr	r1, [r7, #20]
 8009f5a:	69ba      	ldr	r2, [r7, #24]
 8009f5c:	e841 2300 	strex	r3, r2, [r1]
 8009f60:	613b      	str	r3, [r7, #16]
   return(result);
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d1e6      	bne.n	8009f36 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2220      	movs	r2, #32
 8009f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f7ff fb60 	bl	800963c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f7c:	bf00      	nop
 8009f7e:	3720      	adds	r7, #32
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}

08009f84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fb4:	bf00      	nop
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d101      	bne.n	8009fd6 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fd2:	2302      	movs	r3, #2
 8009fd4:	e027      	b.n	800a026 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2224      	movs	r2, #36	@ 0x24
 8009fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0201 	bic.w	r2, r2, #1
 8009ffc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a004:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2220      	movs	r2, #32
 800a018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b084      	sub	sp, #16
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a042:	2b01      	cmp	r3, #1
 800a044:	d101      	bne.n	800a04a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a046:	2302      	movs	r3, #2
 800a048:	e02d      	b.n	800a0a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2224      	movs	r2, #36	@ 0x24
 800a056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f022 0201 	bic.w	r2, r2, #1
 800a070:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	689b      	ldr	r3, [r3, #8]
 800a078:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	683a      	ldr	r2, [r7, #0]
 800a082:	430a      	orrs	r2, r1
 800a084:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 f850 	bl	800a12c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	68fa      	ldr	r2, [r7, #12]
 800a092:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2220      	movs	r2, #32
 800a098:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b084      	sub	sp, #16
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d101      	bne.n	800a0c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0c2:	2302      	movs	r3, #2
 800a0c4:	e02d      	b.n	800a122 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2224      	movs	r2, #36	@ 0x24
 800a0d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f022 0201 	bic.w	r2, r2, #1
 800a0ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	683a      	ldr	r2, [r7, #0]
 800a0fe:	430a      	orrs	r2, r1
 800a100:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f812 	bl	800a12c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68fa      	ldr	r2, [r7, #12]
 800a10e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2220      	movs	r2, #32
 800a114:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
	...

0800a12c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b085      	sub	sp, #20
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d108      	bne.n	800a14e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2201      	movs	r2, #1
 800a140:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2201      	movs	r2, #1
 800a148:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a14c:	e031      	b.n	800a1b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a14e:	2308      	movs	r3, #8
 800a150:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a152:	2308      	movs	r3, #8
 800a154:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	0e5b      	lsrs	r3, r3, #25
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	f003 0307 	and.w	r3, r3, #7
 800a164:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	689b      	ldr	r3, [r3, #8]
 800a16c:	0f5b      	lsrs	r3, r3, #29
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	f003 0307 	and.w	r3, r3, #7
 800a174:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a176:	7bbb      	ldrb	r3, [r7, #14]
 800a178:	7b3a      	ldrb	r2, [r7, #12]
 800a17a:	4911      	ldr	r1, [pc, #68]	@ (800a1c0 <UARTEx_SetNbDataToProcess+0x94>)
 800a17c:	5c8a      	ldrb	r2, [r1, r2]
 800a17e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a182:	7b3a      	ldrb	r2, [r7, #12]
 800a184:	490f      	ldr	r1, [pc, #60]	@ (800a1c4 <UARTEx_SetNbDataToProcess+0x98>)
 800a186:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a188:	fb93 f3f2 	sdiv	r3, r3, r2
 800a18c:	b29a      	uxth	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a194:	7bfb      	ldrb	r3, [r7, #15]
 800a196:	7b7a      	ldrb	r2, [r7, #13]
 800a198:	4909      	ldr	r1, [pc, #36]	@ (800a1c0 <UARTEx_SetNbDataToProcess+0x94>)
 800a19a:	5c8a      	ldrb	r2, [r1, r2]
 800a19c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1a0:	7b7a      	ldrb	r2, [r7, #13]
 800a1a2:	4908      	ldr	r1, [pc, #32]	@ (800a1c4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1aa:	b29a      	uxth	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1b2:	bf00      	nop
 800a1b4:	3714      	adds	r7, #20
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	0800e764 	.word	0x0800e764
 800a1c4:	0800e76c 	.word	0x0800e76c

0800a1c8 <csLow>:
 *      Author: pzaragoza
 */

#include "MB85RS256B.h"

static inline void csLow(MB85RS256B_t *dev) {
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b082      	sub	sp, #8
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6858      	ldr	r0, [r3, #4]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	891b      	ldrh	r3, [r3, #8]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	4619      	mov	r1, r3
 800a1dc:	f7fa fb6c 	bl	80048b8 <HAL_GPIO_WritePin>
}
 800a1e0:	bf00      	nop
 800a1e2:	3708      	adds	r7, #8
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <csHigh>:

static inline void csHigh(MB85RS256B_t *dev) {
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6858      	ldr	r0, [r3, #4]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	891b      	ldrh	r3, [r3, #8]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	f7fa fb5c 	bl	80048b8 <HAL_GPIO_WritePin>
}
 800a200:	bf00      	nop
 800a202:	3708      	adds	r7, #8
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <spiTransmit>:

static HAL_StatusTypeDef spiTransmit(MB85RS256B_t *dev, const uint8_t *buf, uint16_t len) {
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	4613      	mov	r3, r2
 800a214:	80fb      	strh	r3, [r7, #6]
    return HAL_SPI_Transmit(dev->hspi, (uint8_t*)buf, len, MB85RS256B_TIMEOUT);
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6818      	ldr	r0, [r3, #0]
 800a21a:	88fa      	ldrh	r2, [r7, #6]
 800a21c:	2332      	movs	r3, #50	@ 0x32
 800a21e:	68b9      	ldr	r1, [r7, #8]
 800a220:	f7fd ff43 	bl	80080aa <HAL_SPI_Transmit>
 800a224:	4603      	mov	r3, r0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <spiReceive>:

static HAL_StatusTypeDef spiReceive(MB85RS256B_t *dev, uint8_t *buf, uint16_t len) {
 800a22e:	b580      	push	{r7, lr}
 800a230:	b084      	sub	sp, #16
 800a232:	af00      	add	r7, sp, #0
 800a234:	60f8      	str	r0, [r7, #12]
 800a236:	60b9      	str	r1, [r7, #8]
 800a238:	4613      	mov	r3, r2
 800a23a:	80fb      	strh	r3, [r7, #6]
    return HAL_SPI_Receive(dev->hspi, buf, len, MB85RS256B_TIMEOUT);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	6818      	ldr	r0, [r3, #0]
 800a240:	88fa      	ldrh	r2, [r7, #6]
 800a242:	2332      	movs	r3, #50	@ 0x32
 800a244:	68b9      	ldr	r1, [r7, #8]
 800a246:	f7fe f8a6 	bl	8008396 <HAL_SPI_Receive>
 800a24a:	4603      	mov	r3, r0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3710      	adds	r7, #16
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <writeEnable>:

static HAL_StatusTypeDef writeEnable(MB85RS256B_t *dev) {
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
    uint8_t cmd = MB85RS256B_CMD_WREN;
 800a25c:	2306      	movs	r3, #6
 800a25e:	73bb      	strb	r3, [r7, #14]
    csLow(dev);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f7ff ffb1 	bl	800a1c8 <csLow>
    HAL_StatusTypeDef status = spiTransmit(dev, &cmd, 1);
 800a266:	f107 030e 	add.w	r3, r7, #14
 800a26a:	2201      	movs	r2, #1
 800a26c:	4619      	mov	r1, r3
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f7ff ffca 	bl	800a208 <spiTransmit>
 800a274:	4603      	mov	r3, r0
 800a276:	73fb      	strb	r3, [r7, #15]
    csHigh(dev);
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7ff ffb5 	bl	800a1e8 <csHigh>
    return status;
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a280:	4618      	mov	r0, r3
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <writeDisable>:

static HAL_StatusTypeDef writeDisable(MB85RS256B_t *dev) {
 800a288:	b580      	push	{r7, lr}
 800a28a:	b084      	sub	sp, #16
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
    uint8_t cmd = MB85RS256B_CMD_WRDI;
 800a290:	2304      	movs	r3, #4
 800a292:	73bb      	strb	r3, [r7, #14]
    csLow(dev);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7ff ff97 	bl	800a1c8 <csLow>
    HAL_StatusTypeDef status = spiTransmit(dev, &cmd, 1);
 800a29a:	f107 030e 	add.w	r3, r7, #14
 800a29e:	2201      	movs	r2, #1
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f7ff ffb0 	bl	800a208 <spiTransmit>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	73fb      	strb	r3, [r7, #15]
    csHigh(dev);
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7ff ff9b 	bl	800a1e8 <csHigh>
    return status;
 800a2b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <MB85RS256B_Init>:
    if (status == HAL_OK) status = spiReceive(dev, id, 3);
    csHigh(dev);
    return status;
}

HAL_StatusTypeDef MB85RS256B_Init(MB85RS256B_t *dev) {
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
	if (!dev || !dev->hspi || !dev->cs_port) return HAL_ERROR;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d007      	beq.n	800a2da <MB85RS256B_Init+0x1e>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <MB85RS256B_Init+0x1e>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	685b      	ldr	r3, [r3, #4]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d101      	bne.n	800a2de <MB85RS256B_Init+0x22>
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e009      	b.n	800a2f2 <MB85RS256B_Init+0x36>

	csHigh(dev);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f7ff ff82 	bl	800a1e8 <csHigh>
	HAL_Delay(1);
 800a2e4:	2001      	movs	r0, #1
 800a2e6:	f7f8 fb5d 	bl	80029a4 <HAL_Delay>

	writeDisable(dev);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f7ff ffcc 	bl	800a288 <writeDisable>

	return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <MB85RS256B_Read>:

HAL_StatusTypeDef MB85RS256B_Read(MB85RS256B_t *dev, uint16_t addr, uint8_t *data, size_t len) {
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b086      	sub	sp, #24
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	60f8      	str	r0, [r7, #12]
 800a302:	607a      	str	r2, [r7, #4]
 800a304:	603b      	str	r3, [r7, #0]
 800a306:	460b      	mov	r3, r1
 800a308:	817b      	strh	r3, [r7, #10]
	if (!dev || !data) return HAL_ERROR;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d002      	beq.n	800a316 <MB85RS256B_Read+0x1c>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d101      	bne.n	800a31a <MB85RS256B_Read+0x20>
 800a316:	2301      	movs	r3, #1
 800a318:	e032      	b.n	800a380 <MB85RS256B_Read+0x86>
	if (len == 0) return HAL_OK;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d101      	bne.n	800a324 <MB85RS256B_Read+0x2a>
 800a320:	2300      	movs	r3, #0
 800a322:	e02d      	b.n	800a380 <MB85RS256B_Read+0x86>

	// Rango dentro de la FRAM
	if ((uint32_t)addr + (uint32_t)len > MB85RS256B_SIZE) return HAL_ERROR;
 800a324:	897a      	ldrh	r2, [r7, #10]
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	4413      	add	r3, r2
 800a32a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a32e:	d901      	bls.n	800a334 <MB85RS256B_Read+0x3a>
 800a330:	2301      	movs	r3, #1
 800a332:	e025      	b.n	800a380 <MB85RS256B_Read+0x86>

	uint8_t hdr[3];
	hdr[0] = MB85RS256B_CMD_READ;
 800a334:	2303      	movs	r3, #3
 800a336:	753b      	strb	r3, [r7, #20]
	hdr[1] = (uint8_t)(addr >> 8);
 800a338:	897b      	ldrh	r3, [r7, #10]
 800a33a:	0a1b      	lsrs	r3, r3, #8
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	757b      	strb	r3, [r7, #21]
	hdr[2] = (uint8_t)(addr & 0xFF);
 800a342:	897b      	ldrh	r3, [r7, #10]
 800a344:	b2db      	uxtb	r3, r3
 800a346:	75bb      	strb	r3, [r7, #22]

	csLow(dev);
 800a348:	68f8      	ldr	r0, [r7, #12]
 800a34a:	f7ff ff3d 	bl	800a1c8 <csLow>

	HAL_StatusTypeDef status = spiTransmit(dev, hdr, sizeof(hdr));
 800a34e:	f107 0314 	add.w	r3, r7, #20
 800a352:	2203      	movs	r2, #3
 800a354:	4619      	mov	r1, r3
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7ff ff56 	bl	800a208 <spiTransmit>
 800a35c:	4603      	mov	r3, r0
 800a35e:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800a360:	7dfb      	ldrb	r3, [r7, #23]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d108      	bne.n	800a378 <MB85RS256B_Read+0x7e>
		status = spiReceive(dev, data, (uint16_t)len);
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	b29b      	uxth	r3, r3
 800a36a:	461a      	mov	r2, r3
 800a36c:	6879      	ldr	r1, [r7, #4]
 800a36e:	68f8      	ldr	r0, [r7, #12]
 800a370:	f7ff ff5d 	bl	800a22e <spiReceive>
 800a374:	4603      	mov	r3, r0
 800a376:	75fb      	strb	r3, [r7, #23]
	}

	csHigh(dev);
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f7ff ff35 	bl	800a1e8 <csHigh>
	return status;
 800a37e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a380:	4618      	mov	r0, r3
 800a382:	3718      	adds	r7, #24
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <MB85RS256B_Write>:

HAL_StatusTypeDef MB85RS256B_Write(MB85RS256B_t *dev, uint16_t addr, const uint8_t *data, size_t len) {
 800a388:	b580      	push	{r7, lr}
 800a38a:	b086      	sub	sp, #24
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	607a      	str	r2, [r7, #4]
 800a392:	603b      	str	r3, [r7, #0]
 800a394:	460b      	mov	r3, r1
 800a396:	817b      	strh	r3, [r7, #10]
	if (!dev || !data) return HAL_ERROR;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d002      	beq.n	800a3a4 <MB85RS256B_Write+0x1c>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d101      	bne.n	800a3a8 <MB85RS256B_Write+0x20>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	e03f      	b.n	800a428 <MB85RS256B_Write+0xa0>
	if (len == 0) return HAL_OK;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d101      	bne.n	800a3b2 <MB85RS256B_Write+0x2a>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	e03a      	b.n	800a428 <MB85RS256B_Write+0xa0>

	// Rango dentro de la FRAM
	if ((uint32_t)addr + (uint32_t)len > MB85RS256B_SIZE) return HAL_ERROR;
 800a3b2:	897a      	ldrh	r2, [r7, #10]
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	4413      	add	r3, r2
 800a3b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3bc:	d901      	bls.n	800a3c2 <MB85RS256B_Write+0x3a>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e032      	b.n	800a428 <MB85RS256B_Write+0xa0>

	HAL_StatusTypeDef status = writeEnable(dev);
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f7ff ff46 	bl	800a254 <writeEnable>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 800a3cc:	7dfb      	ldrb	r3, [r7, #23]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d001      	beq.n	800a3d6 <MB85RS256B_Write+0x4e>
 800a3d2:	7dfb      	ldrb	r3, [r7, #23]
 800a3d4:	e028      	b.n	800a428 <MB85RS256B_Write+0xa0>

	uint8_t hdr[3];
	hdr[0] = MB85RS256B_CMD_WRITE;
 800a3d6:	2302      	movs	r3, #2
 800a3d8:	753b      	strb	r3, [r7, #20]
	hdr[1] = (uint8_t)(addr >> 8);
 800a3da:	897b      	ldrh	r3, [r7, #10]
 800a3dc:	0a1b      	lsrs	r3, r3, #8
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	757b      	strb	r3, [r7, #21]
	hdr[2] = (uint8_t)(addr & 0xFF);
 800a3e4:	897b      	ldrh	r3, [r7, #10]
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	75bb      	strb	r3, [r7, #22]

	csLow(dev);
 800a3ea:	68f8      	ldr	r0, [r7, #12]
 800a3ec:	f7ff feec 	bl	800a1c8 <csLow>

	status = spiTransmit(dev, hdr, sizeof(hdr));
 800a3f0:	f107 0314 	add.w	r3, r7, #20
 800a3f4:	2203      	movs	r2, #3
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f7ff ff05 	bl	800a208 <spiTransmit>
 800a3fe:	4603      	mov	r3, r0
 800a400:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800a402:	7dfb      	ldrb	r3, [r7, #23]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d108      	bne.n	800a41a <MB85RS256B_Write+0x92>
		status = spiTransmit(dev, data, (uint16_t)len);
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	461a      	mov	r2, r3
 800a40e:	6879      	ldr	r1, [r7, #4]
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	f7ff fef9 	bl	800a208 <spiTransmit>
 800a416:	4603      	mov	r3, r0
 800a418:	75fb      	strb	r3, [r7, #23]
	}

	csHigh(dev);
 800a41a:	68f8      	ldr	r0, [r7, #12]
 800a41c:	f7ff fee4 	bl	800a1e8 <csHigh>

	writeDisable(dev);
 800a420:	68f8      	ldr	r0, [r7, #12]
 800a422:	f7ff ff31 	bl	800a288 <writeDisable>

	return status;
 800a426:	7dfb      	ldrb	r3, [r7, #23]
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3718      	adds	r7, #24
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <crc16_ccitt_false>:
 *      Author: pzaragoza
 */

#include "fram.h"

static uint16_t crc16_ccitt_false(const uint8_t *data, size_t len) {
 800a430:	b480      	push	{r7}
 800a432:	b087      	sub	sp, #28
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 800a43a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a43e:	82fb      	strh	r3, [r7, #22]
    for (size_t i = 0; i < len; i++) {
 800a440:	2300      	movs	r3, #0
 800a442:	613b      	str	r3, [r7, #16]
 800a444:	e02a      	b.n	800a49c <crc16_ccitt_false+0x6c>
        crc ^= (uint16_t)data[i] << 8;
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	4413      	add	r3, r2
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b21b      	sxth	r3, r3
 800a450:	021b      	lsls	r3, r3, #8
 800a452:	b21a      	sxth	r2, r3
 800a454:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a458:	4053      	eors	r3, r2
 800a45a:	b21b      	sxth	r3, r3
 800a45c:	82fb      	strh	r3, [r7, #22]
        for (int b = 0; b < 8; b++) {
 800a45e:	2300      	movs	r3, #0
 800a460:	60fb      	str	r3, [r7, #12]
 800a462:	e015      	b.n	800a490 <crc16_ccitt_false+0x60>
            crc = (crc & 0x8000) ? (uint16_t)((crc << 1) ^ 0x1021) : (uint16_t)(crc << 1);
 800a464:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	da0a      	bge.n	800a482 <crc16_ccitt_false+0x52>
 800a46c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a470:	005b      	lsls	r3, r3, #1
 800a472:	b21b      	sxth	r3, r3
 800a474:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800a478:	f083 0301 	eor.w	r3, r3, #1
 800a47c:	b21b      	sxth	r3, r3
 800a47e:	b29b      	uxth	r3, r3
 800a480:	e002      	b.n	800a488 <crc16_ccitt_false+0x58>
 800a482:	8afb      	ldrh	r3, [r7, #22]
 800a484:	005b      	lsls	r3, r3, #1
 800a486:	b29b      	uxth	r3, r3
 800a488:	82fb      	strh	r3, [r7, #22]
        for (int b = 0; b < 8; b++) {
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	3301      	adds	r3, #1
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2b07      	cmp	r3, #7
 800a494:	dde6      	ble.n	800a464 <crc16_ccitt_false+0x34>
    for (size_t i = 0; i < len; i++) {
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3301      	adds	r3, #1
 800a49a:	613b      	str	r3, [r7, #16]
 800a49c:	693a      	ldr	r2, [r7, #16]
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d3d0      	bcc.n	800a446 <crc16_ccitt_false+0x16>
        }
    }
    return crc;
 800a4a4:	8afb      	ldrh	r3, [r7, #22]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	371c      	adds	r7, #28
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr

0800a4b2 <metaIsValid>:

static uint8_t metaIsValid(MetaFrame_t *meta) {
 800a4b2:	b590      	push	{r4, r7, lr}
 800a4b4:	b083      	sub	sp, #12
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
    if (meta->commit != FRAM_META_COMMIT_VALUE) return 0;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	79db      	ldrb	r3, [r3, #7]
 800a4be:	2ba5      	cmp	r3, #165	@ 0xa5
 800a4c0:	d001      	beq.n	800a4c6 <metaIsValid+0x14>
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	e01a      	b.n	800a4fc <metaIsValid+0x4a>
    if (meta->write_idx >= FRAM_DATA_SLOTS) return 0;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	881b      	ldrh	r3, [r3, #0]
 800a4ca:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d901      	bls.n	800a4d6 <metaIsValid+0x24>
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	e012      	b.n	800a4fc <metaIsValid+0x4a>
    if (meta->count > FRAM_DATA_SLOTS) return 0;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	885b      	ldrh	r3, [r3, #2]
 800a4da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4de:	d301      	bcc.n	800a4e4 <metaIsValid+0x32>
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e00b      	b.n	800a4fc <metaIsValid+0x4a>

    return (meta->crc == crc16_ccitt_false((const uint8_t *)meta, offsetof(MetaFrame_t, crc)));
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	889c      	ldrh	r4, [r3, #4]
 800a4e8:	2104      	movs	r1, #4
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f7ff ffa0 	bl	800a430 <crc16_ccitt_false>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	429c      	cmp	r4, r3
 800a4f4:	bf0c      	ite	eq
 800a4f6:	2301      	moveq	r3, #1
 800a4f8:	2300      	movne	r3, #0
 800a4fa:	b2db      	uxtb	r3, r3
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	370c      	adds	r7, #12
 800a500:	46bd      	mov	sp, r7
 800a502:	bd90      	pop	{r4, r7, pc}

0800a504 <frameIsValid>:

static uint8_t frameIsValid(const DataFrame_t *frame) {
 800a504:	b590      	push	{r4, r7, lr}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
    if (frame->commit != FRAM_FRAME_COMMIT_VALUE) return 0;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	7e9b      	ldrb	r3, [r3, #26]
 800a510:	2b3c      	cmp	r3, #60	@ 0x3c
 800a512:	d001      	beq.n	800a518 <frameIsValid+0x14>
 800a514:	2300      	movs	r3, #0
 800a516:	e00b      	b.n	800a530 <frameIsValid+0x2c>

    return (frame->crc == crc16_ccitt_false((const uint8_t*)frame, offsetof(DataFrame_t, crc)));
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	8b1c      	ldrh	r4, [r3, #24]
 800a51c:	2118      	movs	r1, #24
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f7ff ff86 	bl	800a430 <crc16_ccitt_false>
 800a524:	4603      	mov	r3, r0
 800a526:	429c      	cmp	r4, r3
 800a528:	bf0c      	ite	eq
 800a52a:	2301      	moveq	r3, #1
 800a52c:	2300      	movne	r3, #0
 800a52e:	b2db      	uxtb	r3, r3
}
 800a530:	4618      	mov	r0, r3
 800a532:	370c      	adds	r7, #12
 800a534:	46bd      	mov	sp, r7
 800a536:	bd90      	pop	{r4, r7, pc}

0800a538 <seqIsNewer>:

static inline uint8_t seqIsNewer(uint8_t a, uint8_t b) {
 800a538:	b480      	push	{r7}
 800a53a:	b083      	sub	sp, #12
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	460a      	mov	r2, r1
 800a542:	71fb      	strb	r3, [r7, #7]
 800a544:	4613      	mov	r3, r2
 800a546:	71bb      	strb	r3, [r7, #6]
	return (uint8_t)((uint8_t)(a - b) < 128);
 800a548:	79fa      	ldrb	r2, [r7, #7]
 800a54a:	79bb      	ldrb	r3, [r7, #6]
 800a54c:	1ad3      	subs	r3, r2, r3
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	b25b      	sxtb	r3, r3
 800a552:	43db      	mvns	r3, r3
 800a554:	b2db      	uxtb	r3, r3
 800a556:	09db      	lsrs	r3, r3, #7
 800a558:	b2db      	uxtb	r3, r3
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	370c      	adds	r7, #12
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr

0800a566 <metaClear>:

static HAL_StatusTypeDef metaClear(MB85RS256B_t *fram, uint16_t addr) {
 800a566:	b580      	push	{r7, lr}
 800a568:	b084      	sub	sp, #16
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	6078      	str	r0, [r7, #4]
 800a56e:	460b      	mov	r3, r1
 800a570:	807b      	strh	r3, [r7, #2]
    MetaFrame_t meta = {0};
 800a572:	f107 0308 	add.w	r3, r7, #8
 800a576:	2200      	movs	r2, #0
 800a578:	601a      	str	r2, [r3, #0]
 800a57a:	605a      	str	r2, [r3, #4]

    return MB85RS256B_Write(fram, addr, (const uint8_t*)&meta, sizeof(meta));
 800a57c:	f107 0208 	add.w	r2, r7, #8
 800a580:	8879      	ldrh	r1, [r7, #2]
 800a582:	2308      	movs	r3, #8
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7ff feff 	bl	800a388 <MB85RS256B_Write>
 800a58a:	4603      	mov	r3, r0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3710      	adds	r7, #16
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <metaWriteSafe>:

static HAL_StatusTypeDef metaWriteSafe(MB85RS256B_t *fram, uint16_t addr, MetaFrame_t *meta) {
 800a594:	b580      	push	{r7, lr}
 800a596:	b086      	sub	sp, #24
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	460b      	mov	r3, r1
 800a59e:	607a      	str	r2, [r7, #4]
 800a5a0:	817b      	strh	r3, [r7, #10]
	meta->commit = 0;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	71da      	strb	r2, [r3, #7]
	meta->crc = crc16_ccitt_false((const uint8_t*)meta, offsetof(MetaFrame_t, crc));
 800a5a8:	2104      	movs	r1, #4
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f7ff ff40 	bl	800a430 <crc16_ccitt_false>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	809a      	strh	r2, [r3, #4]

    HAL_StatusTypeDef status = MB85RS256B_Write(fram, addr, (const uint8_t*)meta, sizeof(*meta));
 800a5b8:	8979      	ldrh	r1, [r7, #10]
 800a5ba:	2308      	movs	r3, #8
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	f7ff fee2 	bl	800a388 <MB85RS256B_Write>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 800a5c8:	7dfb      	ldrb	r3, [r7, #23]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d001      	beq.n	800a5d2 <metaWriteSafe+0x3e>
 800a5ce:	7dfb      	ldrb	r3, [r7, #23]
 800a5d0:	e00b      	b.n	800a5ea <metaWriteSafe+0x56>

    uint8_t c = FRAM_META_COMMIT_VALUE;
 800a5d2:	23a5      	movs	r3, #165	@ 0xa5
 800a5d4:	75bb      	strb	r3, [r7, #22]
    return MB85RS256B_Write(fram, (uint16_t)(addr + offsetof(MetaFrame_t, commit)), &c, 1);
 800a5d6:	897b      	ldrh	r3, [r7, #10]
 800a5d8:	3307      	adds	r3, #7
 800a5da:	b299      	uxth	r1, r3
 800a5dc:	f107 0216 	add.w	r2, r7, #22
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	68f8      	ldr	r0, [r7, #12]
 800a5e4:	f7ff fed0 	bl	800a388 <MB85RS256B_Write>
 800a5e8:	4603      	mov	r3, r0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3718      	adds	r7, #24
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <dataWriteSafe>:

static HAL_StatusTypeDef dataWriteSafe(MB85RS256B_t *fram, uint16_t addr, DataSample_t *data) {
 800a5f2:	b5b0      	push	{r4, r5, r7, lr}
 800a5f4:	b08e      	sub	sp, #56	@ 0x38
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	60f8      	str	r0, [r7, #12]
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	607a      	str	r2, [r7, #4]
 800a5fe:	817b      	strh	r3, [r7, #10]
	DataFrame_t frame = {0};
 800a600:	f107 0314 	add.w	r3, r7, #20
 800a604:	2220      	movs	r2, #32
 800a606:	2100      	movs	r1, #0
 800a608:	4618      	mov	r0, r3
 800a60a:	f001 fe81 	bl	800c310 <memset>
	frame.data = *data;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f107 0414 	add.w	r4, r7, #20
 800a614:	461d      	mov	r5, r3
 800a616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a61a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a61e:	e884 0003 	stmia.w	r4, {r0, r1}
	frame.commit = 0;
 800a622:	2300      	movs	r3, #0
 800a624:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	frame.crc = crc16_ccitt_false((const uint8_t*)&frame, offsetof(DataFrame_t, crc));
 800a628:	f107 0314 	add.w	r3, r7, #20
 800a62c:	2118      	movs	r1, #24
 800a62e:	4618      	mov	r0, r3
 800a630:	f7ff fefe 	bl	800a430 <crc16_ccitt_false>
 800a634:	4603      	mov	r3, r0
 800a636:	85bb      	strh	r3, [r7, #44]	@ 0x2c

	HAL_StatusTypeDef status = MB85RS256B_Write(fram, addr, (const uint8_t*)&frame, sizeof(frame));
 800a638:	f107 0214 	add.w	r2, r7, #20
 800a63c:	8979      	ldrh	r1, [r7, #10]
 800a63e:	2320      	movs	r3, #32
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f7ff fea1 	bl	800a388 <MB85RS256B_Write>
 800a646:	4603      	mov	r3, r0
 800a648:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status != HAL_OK) return status;
 800a64c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a650:	2b00      	cmp	r3, #0
 800a652:	d002      	beq.n	800a65a <dataWriteSafe+0x68>
 800a654:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a658:	e00b      	b.n	800a672 <dataWriteSafe+0x80>

	uint8_t c = FRAM_FRAME_COMMIT_VALUE;
 800a65a:	233c      	movs	r3, #60	@ 0x3c
 800a65c:	74fb      	strb	r3, [r7, #19]
	return MB85RS256B_Write(fram, (uint16_t)(addr + offsetof(DataFrame_t, commit)), &c, 1);
 800a65e:	897b      	ldrh	r3, [r7, #10]
 800a660:	331a      	adds	r3, #26
 800a662:	b299      	uxth	r1, r3
 800a664:	f107 0213 	add.w	r2, r7, #19
 800a668:	2301      	movs	r3, #1
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f7ff fe8c 	bl	800a388 <MB85RS256B_Write>
 800a670:	4603      	mov	r3, r0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3738      	adds	r7, #56	@ 0x38
 800a676:	46bd      	mov	sp, r7
 800a678:	bdb0      	pop	{r4, r5, r7, pc}

0800a67a <dataSlotAddr>:

static inline uint16_t dataSlotAddr(uint16_t slot_idx) {
 800a67a:	b480      	push	{r7}
 800a67c:	b083      	sub	sp, #12
 800a67e:	af00      	add	r7, sp, #0
 800a680:	4603      	mov	r3, r0
 800a682:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(FRAM_DATA_START + slot_idx * FRAM_SLOT_SIZE);
 800a684:	88fb      	ldrh	r3, [r7, #6]
 800a686:	3301      	adds	r3, #1
 800a688:	b29b      	uxth	r3, r3
 800a68a:	015b      	lsls	r3, r3, #5
 800a68c:	b29b      	uxth	r3, r3
}
 800a68e:	4618      	mov	r0, r3
 800a690:	370c      	adds	r7, #12
 800a692:	46bd      	mov	sp, r7
 800a694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a698:	4770      	bx	lr
	...

0800a69c <FRAM_SelfTest>:

HAL_StatusTypeDef FRAM_SelfTest(MB85RS256B_t *fram) {
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b088      	sub	sp, #32
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
    uint8_t w[8] = { 0x5A, 0xA5, 0xC3, 0x3C, 0x00, 0xFF, 0x12, 0x34 };
 800a6a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a710 <FRAM_SelfTest+0x74>)
 800a6a6:	f107 0314 	add.w	r3, r7, #20
 800a6aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a6ae:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t r[8];

    HAL_StatusTypeDef status;

    status = MB85RS256B_Write(fram, FRAM_TEST_START, w, 8);
 800a6b2:	f107 0214 	add.w	r2, r7, #20
 800a6b6:	2308      	movs	r3, #8
 800a6b8:	2108      	movs	r1, #8
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7ff fe64 	bl	800a388 <MB85RS256B_Write>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 800a6c4:	7ffb      	ldrb	r3, [r7, #31]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d001      	beq.n	800a6ce <FRAM_SelfTest+0x32>
 800a6ca:	7ffb      	ldrb	r3, [r7, #31]
 800a6cc:	e01b      	b.n	800a706 <FRAM_SelfTest+0x6a>

    status = MB85RS256B_Read(fram, FRAM_TEST_START, r, 8);
 800a6ce:	f107 020c 	add.w	r2, r7, #12
 800a6d2:	2308      	movs	r3, #8
 800a6d4:	2108      	movs	r1, #8
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f7ff fe0f 	bl	800a2fa <MB85RS256B_Read>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 800a6e0:	7ffb      	ldrb	r3, [r7, #31]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d001      	beq.n	800a6ea <FRAM_SelfTest+0x4e>
 800a6e6:	7ffb      	ldrb	r3, [r7, #31]
 800a6e8:	e00d      	b.n	800a706 <FRAM_SelfTest+0x6a>

    if (memcmp(w, r, 8) != 0) return HAL_ERROR;
 800a6ea:	f107 010c 	add.w	r1, r7, #12
 800a6ee:	f107 0314 	add.w	r3, r7, #20
 800a6f2:	2208      	movs	r2, #8
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f001 fdfb 	bl	800c2f0 <memcmp>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d001      	beq.n	800a704 <FRAM_SelfTest+0x68>
 800a700:	2301      	movs	r3, #1
 800a702:	e000      	b.n	800a706 <FRAM_SelfTest+0x6a>

    return HAL_OK;
 800a704:	2300      	movs	r3, #0
}
 800a706:	4618      	mov	r0, r3
 800a708:	3720      	adds	r7, #32
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	0800e6a4 	.word	0x0800e6a4

0800a714 <FRAM_Init>:


HAL_StatusTypeDef FRAM_Init(FramRing_t *mem) {
 800a714:	b580      	push	{r7, lr}
 800a716:	b08c      	sub	sp, #48	@ 0x30
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	// Inicializar FRAM
	status = MB85RS256B_Init(mem->fram);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4618      	mov	r0, r3
 800a722:	f7ff fdcb 	bl	800a2bc <MB85RS256B_Init>
 800a726:	4603      	mov	r3, r0
 800a728:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a72c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a730:	2b00      	cmp	r3, #0
 800a732:	d002      	beq.n	800a73a <FRAM_Init+0x26>
 800a734:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a738:	e0bc      	b.n	800a8b4 <FRAM_Init+0x1a0>

	status = FRAM_SelfTest(mem->fram);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7ff ffac 	bl	800a69c <FRAM_SelfTest>
 800a744:	4603      	mov	r3, r0
 800a746:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a74a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d002      	beq.n	800a758 <FRAM_Init+0x44>
 800a752:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a756:	e0ad      	b.n	800a8b4 <FRAM_Init+0x1a0>

	MetaFrame_t metaA, metaB, best;

	// Leer ambas cabeceras meta
	status = MB85RS256B_Read(mem->fram, FRAM_META_A_START, (uint8_t *)&metaA, sizeof(metaA));
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6818      	ldr	r0, [r3, #0]
 800a75c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a760:	2308      	movs	r3, #8
 800a762:	2110      	movs	r1, #16
 800a764:	f7ff fdc9 	bl	800a2fa <MB85RS256B_Read>
 800a768:	4603      	mov	r3, r0
 800a76a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a76e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <FRAM_Init+0x68>
 800a776:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a77a:	e09b      	b.n	800a8b4 <FRAM_Init+0x1a0>
	status = MB85RS256B_Read(mem->fram, FRAM_META_B_START, (uint8_t *)&metaB, sizeof(metaB));
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6818      	ldr	r0, [r3, #0]
 800a780:	f107 021c 	add.w	r2, r7, #28
 800a784:	2308      	movs	r3, #8
 800a786:	2118      	movs	r1, #24
 800a788:	f7ff fdb7 	bl	800a2fa <MB85RS256B_Read>
 800a78c:	4603      	mov	r3, r0
 800a78e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a792:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a796:	2b00      	cmp	r3, #0
 800a798:	d002      	beq.n	800a7a0 <FRAM_Init+0x8c>
 800a79a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a79e:	e089      	b.n	800a8b4 <FRAM_Init+0x1a0>

	uint8_t validA = metaIsValid(&metaA);
 800a7a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7ff fe84 	bl	800a4b2 <metaIsValid>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t validB = metaIsValid(&metaB);
 800a7b0:	f107 031c 	add.w	r3, r7, #28
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f7ff fe7c 	bl	800a4b2 <metaIsValid>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

	// Meta A y Meta B validas: se guarda la ms nueva
	if (validA && validB) {
 800a7c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d020      	beq.n	800a80a <FRAM_Init+0xf6>
 800a7c8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d01c      	beq.n	800a80a <FRAM_Init+0xf6>
		best = (seqIsNewer(metaA.seq, metaB.seq)) ? metaA : metaB;
 800a7d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a7d4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800a7d8:	4611      	mov	r1, r2
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f7ff feac 	bl	800a538 <seqIsNewer>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d008      	beq.n	800a7f8 <FRAM_Init+0xe4>
 800a7e6:	f107 0314 	add.w	r3, r7, #20
 800a7ea:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a7ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a7f2:	e883 0003 	stmia.w	r3, {r0, r1}
 800a7f6:	e053      	b.n	800a8a0 <FRAM_Init+0x18c>
 800a7f8:	f107 0314 	add.w	r3, r7, #20
 800a7fc:	f107 021c 	add.w	r2, r7, #28
 800a800:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a804:	e883 0003 	stmia.w	r3, {r0, r1}
 800a808:	e04a      	b.n	800a8a0 <FRAM_Init+0x18c>
		//printf("Both meta valid\r\n");
	}
	// Meta A o Meta B validas: se guarda la valida
	else if (validA || validB) {
 800a80a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d103      	bne.n	800a81a <FRAM_Init+0x106>
 800a812:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800a816:	2b00      	cmp	r3, #0
 800a818:	d015      	beq.n	800a846 <FRAM_Init+0x132>
		best = (validA) ? metaA : metaB;
 800a81a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d008      	beq.n	800a834 <FRAM_Init+0x120>
 800a822:	f107 0314 	add.w	r3, r7, #20
 800a826:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a82a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a82e:	e883 0003 	stmia.w	r3, {r0, r1}
 800a832:	e035      	b.n	800a8a0 <FRAM_Init+0x18c>
 800a834:	f107 0314 	add.w	r3, r7, #20
 800a838:	f107 021c 	add.w	r2, r7, #28
 800a83c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a840:	e883 0003 	stmia.w	r3, {r0, r1}
 800a844:	e02c      	b.n	800a8a0 <FRAM_Init+0x18c>
	}
	// Meta A y Meta B invalidas: se inicializa
	else {
		//printf("None meta valid\r\n");

		best = (MetaFrame_t){0};
 800a846:	f107 0314 	add.w	r3, r7, #20
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
 800a84e:	605a      	str	r2, [r3, #4]
		best.write_idx = 0;
 800a850:	2300      	movs	r3, #0
 800a852:	82bb      	strh	r3, [r7, #20]
		best.count = 0;
 800a854:	2300      	movs	r3, #0
 800a856:	82fb      	strh	r3, [r7, #22]
		best.seq = 0;
 800a858:	2300      	movs	r3, #0
 800a85a:	76bb      	strb	r3, [r7, #26]

		status = metaWriteSafe(mem->fram, FRAM_META_A_START, &best);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f107 0214 	add.w	r2, r7, #20
 800a864:	2110      	movs	r1, #16
 800a866:	4618      	mov	r0, r3
 800a868:	f7ff fe94 	bl	800a594 <metaWriteSafe>
 800a86c:	4603      	mov	r3, r0
 800a86e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (status != HAL_OK) return status;
 800a872:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a876:	2b00      	cmp	r3, #0
 800a878:	d002      	beq.n	800a880 <FRAM_Init+0x16c>
 800a87a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a87e:	e019      	b.n	800a8b4 <FRAM_Init+0x1a0>

		status = metaClear(mem->fram, FRAM_META_B_START);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	2118      	movs	r1, #24
 800a886:	4618      	mov	r0, r3
 800a888:	f7ff fe6d 	bl	800a566 <metaClear>
 800a88c:	4603      	mov	r3, r0
 800a88e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (status != HAL_OK) return status;
 800a892:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a896:	2b00      	cmp	r3, #0
 800a898:	d002      	beq.n	800a8a0 <FRAM_Init+0x18c>
 800a89a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a89e:	e009      	b.n	800a8b4 <FRAM_Init+0x1a0>
	}

	// Guardar contexto
	mem->write_idx = best.write_idx;
 800a8a0:	8aba      	ldrh	r2, [r7, #20]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	809a      	strh	r2, [r3, #4]
	mem->count = best.count;
 800a8a6:	8afa      	ldrh	r2, [r7, #22]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	80da      	strh	r2, [r3, #6]
	mem->seq = best.seq;
 800a8ac:	7eba      	ldrb	r2, [r7, #26]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	721a      	strb	r2, [r3, #8]

	return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3730      	adds	r7, #48	@ 0x30
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <FRAM_SaveData>:

HAL_StatusTypeDef FRAM_SaveData(FramRing_t *mem, DataSample_t *data) {
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b086      	sub	sp, #24
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	uint16_t addr = dataSlotAddr(mem->write_idx);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	889b      	ldrh	r3, [r3, #4]
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f7ff fed5 	bl	800a67a <dataSlotAddr>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	82fb      	strh	r3, [r7, #22]
	//printf("Write Slot: %u (0x%04X)\r\n", mem->write_idx, addr);

	status = dataWriteSafe(mem->fram, addr, data);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	8af9      	ldrh	r1, [r7, #22]
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7ff fe88 	bl	800a5f2 <dataWriteSafe>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	757b      	strb	r3, [r7, #21]
	if (status != HAL_OK) return status;
 800a8e6:	7d7b      	ldrb	r3, [r7, #21]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d001      	beq.n	800a8f0 <FRAM_SaveData+0x34>
 800a8ec:	7d7b      	ldrb	r3, [r7, #21]
 800a8ee:	e042      	b.n	800a976 <FRAM_SaveData+0xba>

	mem->write_idx = (uint16_t)((mem->write_idx + 1) % FRAM_DATA_SLOTS);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	889b      	ldrh	r3, [r3, #4]
 800a8f4:	1c5a      	adds	r2, r3, #1
 800a8f6:	4b22      	ldr	r3, [pc, #136]	@ (800a980 <FRAM_SaveData+0xc4>)
 800a8f8:	fb83 1302 	smull	r1, r3, r3, r2
 800a8fc:	4413      	add	r3, r2
 800a8fe:	1259      	asrs	r1, r3, #9
 800a900:	17d3      	asrs	r3, r2, #31
 800a902:	1ac9      	subs	r1, r1, r3
 800a904:	460b      	mov	r3, r1
 800a906:	029b      	lsls	r3, r3, #10
 800a908:	1a5b      	subs	r3, r3, r1
 800a90a:	1ad1      	subs	r1, r2, r3
 800a90c:	b28a      	uxth	r2, r1
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	809a      	strh	r2, [r3, #4]
	mem->count = (mem->count < FRAM_DATA_SLOTS) ? mem->count + 1 : FRAM_DATA_SLOTS;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	88db      	ldrh	r3, [r3, #6]
 800a916:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800a91a:	4293      	cmp	r3, r2
 800a91c:	bf28      	it	cs
 800a91e:	4613      	movcs	r3, r2
 800a920:	b29b      	uxth	r3, r3
 800a922:	3301      	adds	r3, #1
 800a924:	b29a      	uxth	r2, r3
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	80da      	strh	r2, [r3, #6]

	//printf("Write Count: %u\r\n", mem->count);

	mem->seq++;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	7a1b      	ldrb	r3, [r3, #8]
 800a92e:	3301      	adds	r3, #1
 800a930:	b2da      	uxtb	r2, r3
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	721a      	strb	r2, [r3, #8]

	MetaFrame_t meta = {0};
 800a936:	f107 0308 	add.w	r3, r7, #8
 800a93a:	2200      	movs	r2, #0
 800a93c:	601a      	str	r2, [r3, #0]
 800a93e:	605a      	str	r2, [r3, #4]
	meta.write_idx = mem->write_idx;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	889b      	ldrh	r3, [r3, #4]
 800a944:	813b      	strh	r3, [r7, #8]
	meta.count = mem->count;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	88db      	ldrh	r3, [r3, #6]
 800a94a:	817b      	strh	r3, [r7, #10]
	meta.seq = mem->seq;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	7a1b      	ldrb	r3, [r3, #8]
 800a950:	73bb      	strb	r3, [r7, #14]

	uint16_t meta_addr = (meta.seq & 1) ? FRAM_META_B_START : FRAM_META_A_START;
 800a952:	7bbb      	ldrb	r3, [r7, #14]
 800a954:	f003 0301 	and.w	r3, r3, #1
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d001      	beq.n	800a960 <FRAM_SaveData+0xa4>
 800a95c:	2318      	movs	r3, #24
 800a95e:	e000      	b.n	800a962 <FRAM_SaveData+0xa6>
 800a960:	2310      	movs	r3, #16
 800a962:	827b      	strh	r3, [r7, #18]
	//printf("Write Meta %c\r\n", (meta_addr == FRAM_META_A_START) ? 'A':'B');
	return metaWriteSafe(mem->fram, meta_addr, &meta);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f107 0208 	add.w	r2, r7, #8
 800a96c:	8a79      	ldrh	r1, [r7, #18]
 800a96e:	4618      	mov	r0, r3
 800a970:	f7ff fe10 	bl	800a594 <metaWriteSafe>
 800a974:	4603      	mov	r3, r0
}
 800a976:	4618      	mov	r0, r3
 800a978:	3718      	adds	r7, #24
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	80200803 	.word	0x80200803

0800a984 <FRAM_GetSlot>:

HAL_StatusTypeDef FRAM_GetSlot(FramRing_t *mem, uint16_t slot, DataSample_t *data, uint8_t *valid) {
 800a984:	b5b0      	push	{r4, r5, r7, lr}
 800a986:	b08e      	sub	sp, #56	@ 0x38
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	607a      	str	r2, [r7, #4]
 800a98e:	603b      	str	r3, [r7, #0]
 800a990:	460b      	mov	r3, r1
 800a992:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

	uint16_t addr = dataSlotAddr(slot);
 800a994:	897b      	ldrh	r3, [r7, #10]
 800a996:	4618      	mov	r0, r3
 800a998:	f7ff fe6f 	bl	800a67a <dataSlotAddr>
 800a99c:	4603      	mov	r3, r0
 800a99e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	//printf("Read Slot: %u (0x%04X)\r\n", slot, addr);

	DataFrame_t frame;
	status = MB85RS256B_Read(mem->fram, addr, (uint8_t *)&frame, sizeof(frame));
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6818      	ldr	r0, [r3, #0]
 800a9a4:	f107 0214 	add.w	r2, r7, #20
 800a9a8:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 800a9aa:	2320      	movs	r3, #32
 800a9ac:	f7ff fca5 	bl	800a2fa <MB85RS256B_Read>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800a9b6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d002      	beq.n	800a9c4 <FRAM_GetSlot+0x40>
 800a9be:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a9c2:	e013      	b.n	800a9ec <FRAM_GetSlot+0x68>

	*valid = frameIsValid(&frame);
 800a9c4:	f107 0314 	add.w	r3, r7, #20
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7ff fd9b 	bl	800a504 <frameIsValid>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	701a      	strb	r2, [r3, #0]
	//printf("Read Valid: %u\r\n", *valid);

	*data = frame.data;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	461d      	mov	r5, r3
 800a9da:	f107 0414 	add.w	r4, r7, #20
 800a9de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a9e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a9e6:	e885 0003 	stmia.w	r5, {r0, r1}
	return HAL_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3738      	adds	r7, #56	@ 0x38
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bdb0      	pop	{r4, r5, r7, pc}

0800a9f4 <FRAM_Reset>:
	HAL_StatusTypeDef status = MB85RS256B_Write(mem->fram, FRAM_DEVICE_START, (uint8_t *)dev_info, sizeof(*dev_info));

	return status;
}

HAL_StatusTypeDef FRAM_Reset(FramRing_t *mem) {
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b08e      	sub	sp, #56	@ 0x38
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	const uint8_t chunk[32] = {0};
 800a9fc:	f107 0310 	add.w	r3, r7, #16
 800aa00:	2220      	movs	r2, #32
 800aa02:	2100      	movs	r1, #0
 800aa04:	4618      	mov	r0, r3
 800aa06:	f001 fc83 	bl	800c310 <memset>

	for (uint16_t slot = 0; slot < FRAM_DATA_SLOTS; ++slot) {
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa0e:	e01a      	b.n	800aa46 <FRAM_Reset+0x52>
		uint16_t addr = dataSlotAddr(slot);
 800aa10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7ff fe31 	bl	800a67a <dataSlotAddr>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	867b      	strh	r3, [r7, #50]	@ 0x32

		status = MB85RS256B_Write(mem->fram, addr, chunk, sizeof(chunk));
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6818      	ldr	r0, [r3, #0]
 800aa20:	f107 0210 	add.w	r2, r7, #16
 800aa24:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800aa26:	2320      	movs	r3, #32
 800aa28:	f7ff fcae 	bl	800a388 <MB85RS256B_Write>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		if (status != HAL_OK) return status;
 800aa32:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d002      	beq.n	800aa40 <FRAM_Reset+0x4c>
 800aa3a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa3e:	e03e      	b.n	800aabe <FRAM_Reset+0xca>
	for (uint16_t slot = 0; slot < FRAM_DATA_SLOTS; ++slot) {
 800aa40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa42:	3301      	adds	r3, #1
 800aa44:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa46:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa48:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d9df      	bls.n	800aa10 <FRAM_Reset+0x1c>
	}

	MetaFrame_t meta = {0};
 800aa50:	f107 0308 	add.w	r3, r7, #8
 800aa54:	2200      	movs	r2, #0
 800aa56:	601a      	str	r2, [r3, #0]
 800aa58:	605a      	str	r2, [r3, #4]
	meta.write_idx = 0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	813b      	strh	r3, [r7, #8]
	meta.count = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	817b      	strh	r3, [r7, #10]
	meta.seq = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	73bb      	strb	r3, [r7, #14]

	status = metaWriteSafe(mem->fram, FRAM_META_A_START, &meta);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f107 0208 	add.w	r2, r7, #8
 800aa6e:	2110      	movs	r1, #16
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7ff fd8f 	bl	800a594 <metaWriteSafe>
 800aa76:	4603      	mov	r3, r0
 800aa78:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800aa7c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d002      	beq.n	800aa8a <FRAM_Reset+0x96>
 800aa84:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa88:	e019      	b.n	800aabe <FRAM_Reset+0xca>

	status = metaClear(mem->fram, FRAM_META_B_START);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2118      	movs	r1, #24
 800aa90:	4618      	mov	r0, r3
 800aa92:	f7ff fd68 	bl	800a566 <metaClear>
 800aa96:	4603      	mov	r3, r0
 800aa98:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800aa9c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d002      	beq.n	800aaaa <FRAM_Reset+0xb6>
 800aaa4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aaa8:	e009      	b.n	800aabe <FRAM_Reset+0xca>

	mem->write_idx = meta.write_idx;
 800aaaa:	893a      	ldrh	r2, [r7, #8]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	809a      	strh	r2, [r3, #4]
	mem->count = meta.count;
 800aab0:	897a      	ldrh	r2, [r7, #10]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	80da      	strh	r2, [r3, #6]
	mem->seq = meta.seq;
 800aab6:	7bba      	ldrb	r2, [r7, #14]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	721a      	strb	r2, [r3, #8]

	return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3738      	adds	r7, #56	@ 0x38
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <writeRegister>:
 *      Author: pzaragoza
 */

#include "INA3221.h"

static HAL_StatusTypeDef writeRegister(INA3221_t *dev, uint8_t reg, uint16_t value) {
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b088      	sub	sp, #32
 800aaca:	af04      	add	r7, sp, #16
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	460b      	mov	r3, r1
 800aad0:	70fb      	strb	r3, [r7, #3]
 800aad2:	4613      	mov	r3, r2
 800aad4:	803b      	strh	r3, [r7, #0]
    uint8_t data[2];
    data[0] = (value >> 8) & 0xFF;
 800aad6:	883b      	ldrh	r3, [r7, #0]
 800aad8:	0a1b      	lsrs	r3, r3, #8
 800aada:	b29b      	uxth	r3, r3
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	733b      	strb	r3, [r7, #12]
    data[1] = value & 0xFF;
 800aae0:	883b      	ldrh	r3, [r7, #0]
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Mem_Write(dev->hi2c,
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6818      	ldr	r0, [r3, #0]
 800aaea:	78fb      	ldrb	r3, [r7, #3]
 800aaec:	b29a      	uxth	r2, r3
 800aaee:	f04f 33ff 	mov.w	r3, #4294967295
 800aaf2:	9302      	str	r3, [sp, #8]
 800aaf4:	2302      	movs	r3, #2
 800aaf6:	9301      	str	r3, [sp, #4]
 800aaf8:	f107 030c 	add.w	r3, r7, #12
 800aafc:	9300      	str	r3, [sp, #0]
 800aafe:	2301      	movs	r3, #1
 800ab00:	2180      	movs	r1, #128	@ 0x80
 800ab02:	f7fa f9b3 	bl	8004e6c <HAL_I2C_Mem_Write>
 800ab06:	4603      	mov	r3, r0
                             reg,
                             I2C_MEMADD_SIZE_8BIT,
                             data,
                             2,
                             HAL_MAX_DELAY);
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3710      	adds	r7, #16
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}

0800ab10 <readRegister>:

static HAL_StatusTypeDef readRegister(INA3221_t *dev, uint8_t reg, uint8_t *value) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b088      	sub	sp, #32
 800ab14:	af04      	add	r7, sp, #16
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	460b      	mov	r3, r1
 800ab1a:	607a      	str	r2, [r7, #4]
 800ab1c:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(dev->hi2c,
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	6818      	ldr	r0, [r3, #0]
 800ab22:	7afb      	ldrb	r3, [r7, #11]
 800ab24:	b29a      	uxth	r2, r3
 800ab26:	f04f 33ff 	mov.w	r3, #4294967295
 800ab2a:	9302      	str	r3, [sp, #8]
 800ab2c:	2302      	movs	r3, #2
 800ab2e:	9301      	str	r3, [sp, #4]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	9300      	str	r3, [sp, #0]
 800ab34:	2301      	movs	r3, #1
 800ab36:	2180      	movs	r1, #128	@ 0x80
 800ab38:	f7fa faac 	bl	8005094 <HAL_I2C_Mem_Read>
 800ab3c:	4603      	mov	r3, r0
                            reg,
                            I2C_MEMADD_SIZE_8BIT,
                            value,
                            2,
                            HAL_MAX_DELAY);
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3710      	adds	r7, #16
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <INA3221_Init>:

HAL_StatusTypeDef INA3221_Init(INA3221_t *dev) {
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b084      	sub	sp, #16
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
	uint16_t config = (1<<14) | (1<<13) | (1<<12) | (dev->averagingMode << 9) | (dev->convTimeBus << 6) | (dev->convTimeShunt << 3) | (dev->operatingMode);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	7c1b      	ldrb	r3, [r3, #16]
 800ab52:	b21b      	sxth	r3, r3
 800ab54:	025b      	lsls	r3, r3, #9
 800ab56:	b21b      	sxth	r3, r3
 800ab58:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800ab5c:	b21a      	sxth	r2, r3
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	7c9b      	ldrb	r3, [r3, #18]
 800ab62:	b21b      	sxth	r3, r3
 800ab64:	019b      	lsls	r3, r3, #6
 800ab66:	b21b      	sxth	r3, r3
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	b21a      	sxth	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	7c5b      	ldrb	r3, [r3, #17]
 800ab70:	b21b      	sxth	r3, r3
 800ab72:	00db      	lsls	r3, r3, #3
 800ab74:	b21b      	sxth	r3, r3
 800ab76:	4313      	orrs	r3, r2
 800ab78:	b21a      	sxth	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	7cdb      	ldrb	r3, [r3, #19]
 800ab7e:	b21b      	sxth	r3, r3
 800ab80:	4313      	orrs	r3, r2
 800ab82:	b21b      	sxth	r3, r3
 800ab84:	81fb      	strh	r3, [r7, #14]

    return writeRegister(dev, INA3221_REG_CONFIG, config);
 800ab86:	89fb      	ldrh	r3, [r7, #14]
 800ab88:	461a      	mov	r2, r3
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f7ff ff9a 	bl	800aac6 <writeRegister>
 800ab92:	4603      	mov	r3, r0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3710      	adds	r7, #16
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <INA3221_ReadVoltage>:

HAL_StatusTypeDef INA3221_ReadVoltage(INA3221_t *dev, uint8_t channel, float *busVoltage, float *shuntVoltage) {
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b088      	sub	sp, #32
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	607a      	str	r2, [r7, #4]
 800aba6:	603b      	str	r3, [r7, #0]
 800aba8:	460b      	mov	r3, r1
 800abaa:	72fb      	strb	r3, [r7, #11]
    if (channel < 1 || channel > 3) return HAL_ERROR;
 800abac:	7afb      	ldrb	r3, [r7, #11]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d002      	beq.n	800abb8 <INA3221_ReadVoltage+0x1c>
 800abb2:	7afb      	ldrb	r3, [r7, #11]
 800abb4:	2b03      	cmp	r3, #3
 800abb6:	d901      	bls.n	800abbc <INA3221_ReadVoltage+0x20>
 800abb8:	2301      	movs	r3, #1
 800abba:	e051      	b.n	800ac60 <INA3221_ReadVoltage+0xc4>
    uint8_t buf1[2], buf2[2];
    HAL_StatusTypeDef status;

    uint16_t rawShunt, rawBus;

    status = readRegister(dev, INA3221_REG_SHUNT_VOLTAGE_1 + (channel - 1) * 2, buf1);
 800abbc:	7afb      	ldrb	r3, [r7, #11]
 800abbe:	005b      	lsls	r3, r3, #1
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	3b01      	subs	r3, #1
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	f107 0218 	add.w	r2, r7, #24
 800abca:	4619      	mov	r1, r3
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f7ff ff9f 	bl	800ab10 <readRegister>
 800abd2:	4603      	mov	r3, r0
 800abd4:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800abd6:	7ffb      	ldrb	r3, [r7, #31]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d001      	beq.n	800abe0 <INA3221_ReadVoltage+0x44>
 800abdc:	7ffb      	ldrb	r3, [r7, #31]
 800abde:	e03f      	b.n	800ac60 <INA3221_ReadVoltage+0xc4>

	status = readRegister(dev, INA3221_REG_BUS_VOLTAGE_1 + (channel - 1) * 2, buf2);
 800abe0:	7afb      	ldrb	r3, [r7, #11]
 800abe2:	005b      	lsls	r3, r3, #1
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	f107 0214 	add.w	r2, r7, #20
 800abea:	4619      	mov	r1, r3
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f7ff ff8f 	bl	800ab10 <readRegister>
 800abf2:	4603      	mov	r3, r0
 800abf4:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800abf6:	7ffb      	ldrb	r3, [r7, #31]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <INA3221_ReadVoltage+0x64>
 800abfc:	7ffb      	ldrb	r3, [r7, #31]
 800abfe:	e02f      	b.n	800ac60 <INA3221_ReadVoltage+0xc4>

    rawShunt = ((uint16_t)buf1[0] << 8) | buf1[1];
 800ac00:	7e3b      	ldrb	r3, [r7, #24]
 800ac02:	b21b      	sxth	r3, r3
 800ac04:	021b      	lsls	r3, r3, #8
 800ac06:	b21a      	sxth	r2, r3
 800ac08:	7e7b      	ldrb	r3, [r7, #25]
 800ac0a:	b21b      	sxth	r3, r3
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	b21b      	sxth	r3, r3
 800ac10:	83bb      	strh	r3, [r7, #28]
    rawBus = ((uint16_t)buf2[0] << 8) | buf2[1];
 800ac12:	7d3b      	ldrb	r3, [r7, #20]
 800ac14:	b21b      	sxth	r3, r3
 800ac16:	021b      	lsls	r3, r3, #8
 800ac18:	b21a      	sxth	r2, r3
 800ac1a:	7d7b      	ldrb	r3, [r7, #21]
 800ac1c:	b21b      	sxth	r3, r3
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	b21b      	sxth	r3, r3
 800ac22:	837b      	strh	r3, [r7, #26]

    *shuntVoltage = ((float)((int16_t)rawShunt >> 3)) * INA3221_SHUNT_VOLTAGE_LSB;
 800ac24:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800ac28:	10db      	asrs	r3, r3, #3
 800ac2a:	b21b      	sxth	r3, r3
 800ac2c:	ee07 3a90 	vmov	s15, r3
 800ac30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac34:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800ac68 <INA3221_ReadVoltage+0xcc>
 800ac38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	edc3 7a00 	vstr	s15, [r3]
    *busVoltage   = ((float)(rawBus   >> 3)) * INA3221_BUS_VOLTAGE_LSB;
 800ac42:	8b7b      	ldrh	r3, [r7, #26]
 800ac44:	08db      	lsrs	r3, r3, #3
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	ee07 3a90 	vmov	s15, r3
 800ac4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac50:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800ac6c <INA3221_ReadVoltage+0xd0>
 800ac54:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800ac5e:	2300      	movs	r3, #0
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3720      	adds	r7, #32
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	3827c5ac 	.word	0x3827c5ac
 800ac6c:	3c03126f 	.word	0x3c03126f

0800ac70 <INA3221_CalculateCurrent_mA>:

float INA3221_CalculateCurrent_mA(INA3221_t *dev, uint8_t channel, float shuntVoltage) {
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	460b      	mov	r3, r1
 800ac7a:	ed87 0a01 	vstr	s0, [r7, #4]
 800ac7e:	72fb      	strb	r3, [r7, #11]
    return (shuntVoltage / dev->shuntResistance[channel - 1]) * 1000.0f;
 800ac80:	7afb      	ldrb	r3, [r7, #11]
 800ac82:	3b01      	subs	r3, #1
 800ac84:	68fa      	ldr	r2, [r7, #12]
 800ac86:	009b      	lsls	r3, r3, #2
 800ac88:	4413      	add	r3, r2
 800ac8a:	3304      	adds	r3, #4
 800ac8c:	ed93 7a00 	vldr	s14, [r3]
 800ac90:	edd7 6a01 	vldr	s13, [r7, #4]
 800ac94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac98:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800acb0 <INA3221_CalculateCurrent_mA+0x40>
 800ac9c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800aca0:	eeb0 0a67 	vmov.f32	s0, s15
 800aca4:	3714      	adds	r7, #20
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	447a0000 	.word	0x447a0000

0800acb4 <SEN0308_Init>:
 */

#include <stdio.h>
#include "SEN0308.h"

HAL_StatusTypeDef SEN0308_Init(SEN0308_t *dev) {
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
	// check adc works

	return HAL_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <SEN0308_ReadRaw>:

HAL_StatusTypeDef SEN0308_ReadRaw(SEN0308_t *dev, uint16_t *rawMoisture) {
 800acca:	b580      	push	{r7, lr}
 800accc:	b084      	sub	sp, #16
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
 800acd2:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	status = HAL_ADC_Start(dev->hadc);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	4618      	mov	r0, r3
 800acda:	f7f8 fb3b 	bl	8003354 <HAL_ADC_Start>
 800acde:	4603      	mov	r3, r0
 800ace0:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 800ace2:	7bfb      	ldrb	r3, [r7, #15]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d006      	beq.n	800acf6 <SEN0308_ReadRaw+0x2c>
		HAL_ADC_Stop(dev->hadc);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4618      	mov	r0, r3
 800acee:	f7f8 fb85 	bl	80033fc <HAL_ADC_Stop>
		return status;
 800acf2:	7bfb      	ldrb	r3, [r7, #15]
 800acf4:	e027      	b.n	800ad46 <SEN0308_ReadRaw+0x7c>
	}

	status = HAL_ADC_PollForConversion(dev->hadc, SEN0308_POLL_TIMEOUT_MS);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	2132      	movs	r1, #50	@ 0x32
 800acfc:	4618      	mov	r0, r3
 800acfe:	f7f8 fbb0 	bl	8003462 <HAL_ADC_PollForConversion>
 800ad02:	4603      	mov	r3, r0
 800ad04:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 800ad06:	7bfb      	ldrb	r3, [r7, #15]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d006      	beq.n	800ad1a <SEN0308_ReadRaw+0x50>
		HAL_ADC_Stop(dev->hadc);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7f8 fb73 	bl	80033fc <HAL_ADC_Stop>
		return status;
 800ad16:	7bfb      	ldrb	r3, [r7, #15]
 800ad18:	e015      	b.n	800ad46 <SEN0308_ReadRaw+0x7c>
	}

	*rawMoisture = (uint32_t)HAL_ADC_GetValue(dev->hadc);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7f8 fc2c 	bl	800357c <HAL_ADC_GetValue>
 800ad24:	4603      	mov	r3, r0
 800ad26:	b29a      	uxth	r2, r3
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	801a      	strh	r2, [r3, #0]

	status = HAL_ADC_Stop(dev->hadc);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7f8 fb63 	bl	80033fc <HAL_ADC_Stop>
 800ad36:	4603      	mov	r3, r0
 800ad38:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800ad3a:	7bfb      	ldrb	r3, [r7, #15]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d001      	beq.n	800ad44 <SEN0308_ReadRaw+0x7a>
 800ad40:	7bfb      	ldrb	r3, [r7, #15]
 800ad42:	e000      	b.n	800ad46 <SEN0308_ReadRaw+0x7c>

	return HAL_OK;
 800ad44:	2300      	movs	r3, #0
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}

0800ad4e <SEN0308_ReadRawAvg>:

HAL_StatusTypeDef SEN0308_ReadRawAvg(SEN0308_t *dev, uint16_t *rawMoisture, uint8_t numSamples) {
 800ad4e:	b580      	push	{r7, lr}
 800ad50:	b086      	sub	sp, #24
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	60f8      	str	r0, [r7, #12]
 800ad56:	60b9      	str	r1, [r7, #8]
 800ad58:	4613      	mov	r3, r2
 800ad5a:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;

	if (numSamples == 0) return HAL_ERROR;
 800ad5c:	79fb      	ldrb	r3, [r7, #7]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d101      	bne.n	800ad66 <SEN0308_ReadRawAvg+0x18>
 800ad62:	2301      	movs	r3, #1
 800ad64:	e02a      	b.n	800adbc <SEN0308_ReadRawAvg+0x6e>

	uint32_t moistureAcc = 0;
 800ad66:	2300      	movs	r3, #0
 800ad68:	617b      	str	r3, [r7, #20]

	for (uint8_t s = 0; s < numSamples; ++s) {
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	74fb      	strb	r3, [r7, #19]
 800ad6e:	e019      	b.n	800ada4 <SEN0308_ReadRawAvg+0x56>
		uint16_t rawRead = 0;
 800ad70:	2300      	movs	r3, #0
 800ad72:	823b      	strh	r3, [r7, #16]

		status = SEN0308_ReadRaw(dev, &rawRead);
 800ad74:	f107 0310 	add.w	r3, r7, #16
 800ad78:	4619      	mov	r1, r3
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f7ff ffa5 	bl	800acca <SEN0308_ReadRaw>
 800ad80:	4603      	mov	r3, r0
 800ad82:	74bb      	strb	r3, [r7, #18]
		if (status != HAL_OK) return status;
 800ad84:	7cbb      	ldrb	r3, [r7, #18]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <SEN0308_ReadRawAvg+0x40>
 800ad8a:	7cbb      	ldrb	r3, [r7, #18]
 800ad8c:	e016      	b.n	800adbc <SEN0308_ReadRawAvg+0x6e>

		moistureAcc += (uint32_t)rawRead;
 800ad8e:	8a3b      	ldrh	r3, [r7, #16]
 800ad90:	461a      	mov	r2, r3
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	4413      	add	r3, r2
 800ad96:	617b      	str	r3, [r7, #20]

		HAL_Delay(5);
 800ad98:	2005      	movs	r0, #5
 800ad9a:	f7f7 fe03 	bl	80029a4 <HAL_Delay>
	for (uint8_t s = 0; s < numSamples; ++s) {
 800ad9e:	7cfb      	ldrb	r3, [r7, #19]
 800ada0:	3301      	adds	r3, #1
 800ada2:	74fb      	strb	r3, [r7, #19]
 800ada4:	7cfa      	ldrb	r2, [r7, #19]
 800ada6:	79fb      	ldrb	r3, [r7, #7]
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d3e1      	bcc.n	800ad70 <SEN0308_ReadRawAvg+0x22>
	}

	*rawMoisture = (uint16_t)(moistureAcc/numSamples);
 800adac:	79fb      	ldrb	r3, [r7, #7]
 800adae:	697a      	ldr	r2, [r7, #20]
 800adb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb4:	b29a      	uxth	r2, r3
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3718      	adds	r7, #24
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <SEN0308_CalculateRelative>:

uint8_t SEN0308_CalculateRelative(SEN0308_t *dev, uint16_t rawMoisture) {
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	460b      	mov	r3, r1
 800adce:	807b      	strh	r3, [r7, #2]
	if (rawMoisture > dev->airRaw) rawMoisture = dev->airRaw;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	895b      	ldrh	r3, [r3, #10]
 800add4:	887a      	ldrh	r2, [r7, #2]
 800add6:	429a      	cmp	r2, r3
 800add8:	d902      	bls.n	800ade0 <SEN0308_CalculateRelative+0x1c>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	895b      	ldrh	r3, [r3, #10]
 800adde:	807b      	strh	r3, [r7, #2]
	if (rawMoisture < dev->waterRaw) rawMoisture = dev->waterRaw;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	899b      	ldrh	r3, [r3, #12]
 800ade4:	887a      	ldrh	r2, [r7, #2]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d202      	bcs.n	800adf0 <SEN0308_CalculateRelative+0x2c>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	899b      	ldrh	r3, [r3, #12]
 800adee:	807b      	strh	r3, [r7, #2]

	uint32_t num = (uint32_t)(dev->airRaw - rawMoisture) * 100;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	895b      	ldrh	r3, [r3, #10]
 800adf4:	461a      	mov	r2, r3
 800adf6:	887b      	ldrh	r3, [r7, #2]
 800adf8:	1ad3      	subs	r3, r2, r3
 800adfa:	461a      	mov	r2, r3
 800adfc:	2364      	movs	r3, #100	@ 0x64
 800adfe:	fb02 f303 	mul.w	r3, r2, r3
 800ae02:	60fb      	str	r3, [r7, #12]
	uint32_t den = (uint32_t)(dev->airRaw - dev->waterRaw);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	895b      	ldrh	r3, [r3, #10]
 800ae08:	461a      	mov	r2, r3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	899b      	ldrh	r3, [r3, #12]
 800ae0e:	1ad3      	subs	r3, r2, r3
 800ae10:	60bb      	str	r3, [r7, #8]
	return (uint8_t)((num + den / 2) / den);
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	085a      	lsrs	r2, r3, #1
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	441a      	add	r2, r3
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae20:	b2db      	uxtb	r3, r3
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3714      	adds	r7, #20
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr

0800ae2e <calculateCRC>:
 *      Author: pzaragoza
 */

#include "SHT3x.h"

static uint8_t calculateCRC(const uint8_t *data, int len) {
 800ae2e:	b480      	push	{r7}
 800ae30:	b087      	sub	sp, #28
 800ae32:	af00      	add	r7, sp, #0
 800ae34:	6078      	str	r0, [r7, #4]
 800ae36:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 800ae38:	23ff      	movs	r3, #255	@ 0xff
 800ae3a:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < len; i++) {
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	613b      	str	r3, [r7, #16]
 800ae40:	e023      	b.n	800ae8a <calculateCRC+0x5c>
        crc ^= data[i];
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	4413      	add	r3, r2
 800ae48:	781a      	ldrb	r2, [r3, #0]
 800ae4a:	7dfb      	ldrb	r3, [r7, #23]
 800ae4c:	4053      	eors	r3, r2
 800ae4e:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 800ae50:	2300      	movs	r3, #0
 800ae52:	60fb      	str	r3, [r7, #12]
 800ae54:	e013      	b.n	800ae7e <calculateCRC+0x50>
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x31) : (uint8_t)(crc << 1);
 800ae56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	da08      	bge.n	800ae70 <calculateCRC+0x42>
 800ae5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae62:	005b      	lsls	r3, r3, #1
 800ae64:	b25b      	sxtb	r3, r3
 800ae66:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800ae6a:	b25b      	sxtb	r3, r3
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	e002      	b.n	800ae76 <calculateCRC+0x48>
 800ae70:	7dfb      	ldrb	r3, [r7, #23]
 800ae72:	005b      	lsls	r3, r3, #1
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	60fb      	str	r3, [r7, #12]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2b07      	cmp	r3, #7
 800ae82:	dde8      	ble.n	800ae56 <calculateCRC+0x28>
    for (int i = 0; i < len; i++) {
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	3301      	adds	r3, #1
 800ae88:	613b      	str	r3, [r7, #16]
 800ae8a:	693a      	ldr	r2, [r7, #16]
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	dbd7      	blt.n	800ae42 <calculateCRC+0x14>
        }
    }
    return crc;
 800ae92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	371c      	adds	r7, #28
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <singleShotCMD>:

static uint16_t singleShotCMD(SHT3X_t *dev) {
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
    if (dev->clockStretch == SHT3X_STRETCH) {
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	795b      	ldrb	r3, [r3, #5]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d10e      	bne.n	800aece <singleShotCMD+0x2e>
        switch (dev->repeatability) {
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	791b      	ldrb	r3, [r3, #4]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d004      	beq.n	800aec2 <singleShotCMD+0x22>
 800aeb8:	2b02      	cmp	r3, #2
 800aeba:	d105      	bne.n	800aec8 <singleShotCMD+0x28>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_CS_HIGH;
 800aebc:	f642 4306 	movw	r3, #11270	@ 0x2c06
 800aec0:	e013      	b.n	800aeea <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_CS_MED;
 800aec2:	f642 430d 	movw	r3, #11277	@ 0x2c0d
 800aec6:	e010      	b.n	800aeea <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_CS_LOW;
 800aec8:	f642 4310 	movw	r3, #11280	@ 0x2c10
 800aecc:	e00d      	b.n	800aeea <singleShotCMD+0x4a>
        }
    } else {
        switch (dev->repeatability) {
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	791b      	ldrb	r3, [r3, #4]
 800aed2:	2b01      	cmp	r3, #1
 800aed4:	d004      	beq.n	800aee0 <singleShotCMD+0x40>
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d105      	bne.n	800aee6 <singleShotCMD+0x46>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_NCS_HIGH;
 800aeda:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800aede:	e004      	b.n	800aeea <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_NCS_MED;
 800aee0:	f242 430b 	movw	r3, #9227	@ 0x240b
 800aee4:	e001      	b.n	800aeea <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_NCS_LOW;
 800aee6:	f242 4316 	movw	r3, #9238	@ 0x2416
        }
    }
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr

0800aef6 <sendCommand>:

static HAL_StatusTypeDef sendCommand(SHT3X_t *dev, uint16_t cmd) {
 800aef6:	b580      	push	{r7, lr}
 800aef8:	b086      	sub	sp, #24
 800aefa:	af02      	add	r7, sp, #8
 800aefc:	6078      	str	r0, [r7, #4]
 800aefe:	460b      	mov	r3, r1
 800af00:	807b      	strh	r3, [r7, #2]
    uint8_t tx[2] = { (uint8_t)(cmd >> 8), (uint8_t)(cmd & 0xFF) };
 800af02:	887b      	ldrh	r3, [r7, #2]
 800af04:	0a1b      	lsrs	r3, r3, #8
 800af06:	b29b      	uxth	r3, r3
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	733b      	strb	r3, [r7, #12]
 800af0c:	887b      	ldrh	r3, [r7, #2]
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Master_Transmit(dev->hi2c, SHT3X_I2C_ADDR, tx, 2, HAL_MAX_DELAY);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6818      	ldr	r0, [r3, #0]
 800af16:	f107 020c 	add.w	r2, r7, #12
 800af1a:	f04f 33ff 	mov.w	r3, #4294967295
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	2302      	movs	r3, #2
 800af22:	2188      	movs	r1, #136	@ 0x88
 800af24:	f7f9 fd94 	bl	8004a50 <HAL_I2C_Master_Transmit>
 800af28:	4603      	mov	r3, r0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <readRegister>:

static HAL_StatusTypeDef readRegister(SHT3X_t *dev, uint8_t *data, uint16_t size) {
 800af32:	b580      	push	{r7, lr}
 800af34:	b086      	sub	sp, #24
 800af36:	af02      	add	r7, sp, #8
 800af38:	60f8      	str	r0, [r7, #12]
 800af3a:	60b9      	str	r1, [r7, #8]
 800af3c:	4613      	mov	r3, r2
 800af3e:	80fb      	strh	r3, [r7, #6]
    return HAL_I2C_Master_Receive(dev->hi2c, SHT3X_I2C_ADDR, data, size, HAL_MAX_DELAY);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6818      	ldr	r0, [r3, #0]
 800af44:	88fb      	ldrh	r3, [r7, #6]
 800af46:	f04f 32ff 	mov.w	r2, #4294967295
 800af4a:	9200      	str	r2, [sp, #0]
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	2188      	movs	r1, #136	@ 0x88
 800af50:	f7f9 fe96 	bl	8004c80 <HAL_I2C_Master_Receive>
 800af54:	4603      	mov	r3, r0
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <convTime_ms>:

static uint32_t convTime_ms(SHT3X_t *dev) {
 800af5e:	b480      	push	{r7}
 800af60:	b083      	sub	sp, #12
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
    switch (dev->repeatability) {
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	791b      	ldrb	r3, [r3, #4]
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d003      	beq.n	800af76 <convTime_ms+0x18>
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d103      	bne.n	800af7a <convTime_ms+0x1c>
        case SHT3X_REPEAT_HIGH: return 20; // ~15ms
 800af72:	2314      	movs	r3, #20
 800af74:	e002      	b.n	800af7c <convTime_ms+0x1e>
        case SHT3X_REPEAT_MED:  return 10; // ~6ms
 800af76:	230a      	movs	r3, #10
 800af78:	e000      	b.n	800af7c <convTime_ms+0x1e>
        default:                return 6;  // ~4ms
 800af7a:	2306      	movs	r3, #6
    }
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <SHT3X_Init>:

HAL_StatusTypeDef SHT3X_Init(SHT3X_t *dev) {
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Soft reset
	ret = SHT3X_SoftReset(dev);
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f000 f80a 	bl	800afaa <SHT3X_SoftReset>
 800af96:	4603      	mov	r3, r0
 800af98:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(5);
 800af9a:	2005      	movs	r0, #5
 800af9c:	f7f7 fd02 	bl	80029a4 <HAL_Delay>

    return ret;
 800afa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}

0800afaa <SHT3X_SoftReset>:

HAL_StatusTypeDef SHT3X_SoftReset(SHT3X_t *dev) {
 800afaa:	b580      	push	{r7, lr}
 800afac:	b082      	sub	sp, #8
 800afae:	af00      	add	r7, sp, #0
 800afb0:	6078      	str	r0, [r7, #4]
	return sendCommand(dev, SHT3X_CMD_SOFT_RESET);
 800afb2:	f243 01a2 	movw	r1, #12450	@ 0x30a2
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f7ff ff9d 	bl	800aef6 <sendCommand>
 800afbc:	4603      	mov	r3, r0
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <SHT3X_ReadRaw>:

HAL_StatusTypeDef SHT3X_ReadRaw(SHT3X_t *dev, uint16_t *rawT, uint16_t *rawRH) {
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b088      	sub	sp, #32
 800afca:	af00      	add	r7, sp, #0
 800afcc:	60f8      	str	r0, [r7, #12]
 800afce:	60b9      	str	r1, [r7, #8]
 800afd0:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t cmd = singleShotCMD(dev);
 800afd2:	68f8      	ldr	r0, [r7, #12]
 800afd4:	f7ff ff64 	bl	800aea0 <singleShotCMD>
 800afd8:	4603      	mov	r3, r0
 800afda:	83fb      	strh	r3, [r7, #30]

    // Lanzar medicin
    ret = sendCommand(dev, cmd);
 800afdc:	8bfb      	ldrh	r3, [r7, #30]
 800afde:	4619      	mov	r1, r3
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	f7ff ff88 	bl	800aef6 <sendCommand>
 800afe6:	4603      	mov	r3, r0
 800afe8:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 800afea:	7f7b      	ldrb	r3, [r7, #29]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d001      	beq.n	800aff4 <SHT3X_ReadRaw+0x2e>
 800aff0:	7f7b      	ldrb	r3, [r7, #29]
 800aff2:	e04a      	b.n	800b08a <SHT3X_ReadRaw+0xc4>

    // Si no usamos clock stretching, esperamos conversin
    if (dev->clockStretch == SHT3X_NOSTRETCH) {
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	795b      	ldrb	r3, [r3, #5]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d106      	bne.n	800b00a <SHT3X_ReadRaw+0x44>
        HAL_Delay(convTime_ms(dev));
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f7ff ffae 	bl	800af5e <convTime_ms>
 800b002:	4603      	mov	r3, r0
 800b004:	4618      	mov	r0, r3
 800b006:	f7f7 fccd 	bl	80029a4 <HAL_Delay>
    }

    // Leer 6 bytes: T[2]+CRC, RH[2]+CRC
    uint8_t buf[6];
    ret = readRegister(dev, buf, sizeof(buf));
 800b00a:	f107 0314 	add.w	r3, r7, #20
 800b00e:	2206      	movs	r2, #6
 800b010:	4619      	mov	r1, r3
 800b012:	68f8      	ldr	r0, [r7, #12]
 800b014:	f7ff ff8d 	bl	800af32 <readRegister>
 800b018:	4603      	mov	r3, r0
 800b01a:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 800b01c:	7f7b      	ldrb	r3, [r7, #29]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d001      	beq.n	800b026 <SHT3X_ReadRaw+0x60>
 800b022:	7f7b      	ldrb	r3, [r7, #29]
 800b024:	e031      	b.n	800b08a <SHT3X_ReadRaw+0xc4>

    // Verificar CRC
    if (calculateCRC(buf, 2) != buf[2]) return HAL_ERROR;
 800b026:	f107 0314 	add.w	r3, r7, #20
 800b02a:	2102      	movs	r1, #2
 800b02c:	4618      	mov	r0, r3
 800b02e:	f7ff fefe 	bl	800ae2e <calculateCRC>
 800b032:	4603      	mov	r3, r0
 800b034:	461a      	mov	r2, r3
 800b036:	7dbb      	ldrb	r3, [r7, #22]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d001      	beq.n	800b040 <SHT3X_ReadRaw+0x7a>
 800b03c:	2301      	movs	r3, #1
 800b03e:	e024      	b.n	800b08a <SHT3X_ReadRaw+0xc4>
    if (calculateCRC(buf + 3, 2) != buf[5]) return HAL_ERROR;
 800b040:	f107 0314 	add.w	r3, r7, #20
 800b044:	3303      	adds	r3, #3
 800b046:	2102      	movs	r1, #2
 800b048:	4618      	mov	r0, r3
 800b04a:	f7ff fef0 	bl	800ae2e <calculateCRC>
 800b04e:	4603      	mov	r3, r0
 800b050:	461a      	mov	r2, r3
 800b052:	7e7b      	ldrb	r3, [r7, #25]
 800b054:	429a      	cmp	r2, r3
 800b056:	d001      	beq.n	800b05c <SHT3X_ReadRaw+0x96>
 800b058:	2301      	movs	r3, #1
 800b05a:	e016      	b.n	800b08a <SHT3X_ReadRaw+0xc4>

    *rawT  = (uint16_t)((buf[0] << 8) | buf[1]);
 800b05c:	7d3b      	ldrb	r3, [r7, #20]
 800b05e:	b21b      	sxth	r3, r3
 800b060:	021b      	lsls	r3, r3, #8
 800b062:	b21a      	sxth	r2, r3
 800b064:	7d7b      	ldrb	r3, [r7, #21]
 800b066:	b21b      	sxth	r3, r3
 800b068:	4313      	orrs	r3, r2
 800b06a:	b21b      	sxth	r3, r3
 800b06c:	b29a      	uxth	r2, r3
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	801a      	strh	r2, [r3, #0]
    *rawRH = (uint16_t)((buf[3] << 8) | buf[4]);
 800b072:	7dfb      	ldrb	r3, [r7, #23]
 800b074:	b21b      	sxth	r3, r3
 800b076:	021b      	lsls	r3, r3, #8
 800b078:	b21a      	sxth	r2, r3
 800b07a:	7e3b      	ldrb	r3, [r7, #24]
 800b07c:	b21b      	sxth	r3, r3
 800b07e:	4313      	orrs	r3, r2
 800b080:	b21b      	sxth	r3, r3
 800b082:	b29a      	uxth	r2, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3720      	adds	r7, #32
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
	...

0800b094 <SHT3X_ReadSingleShot>:

HAL_StatusTypeDef SHT3X_ReadSingleShot(SHT3X_t *dev, float *temp_c, float *rh_perc) {
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t rawT, rawRH;

    ret = SHT3X_ReadRaw(dev, &rawT, &rawRH);
 800b0a0:	f107 0212 	add.w	r2, r7, #18
 800b0a4:	f107 0314 	add.w	r3, r7, #20
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	68f8      	ldr	r0, [r7, #12]
 800b0ac:	f7ff ff8b 	bl	800afc6 <SHT3X_ReadRaw>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800b0b4:	7dfb      	ldrb	r3, [r7, #23]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d001      	beq.n	800b0be <SHT3X_ReadSingleShot+0x2a>
 800b0ba:	7dfb      	ldrb	r3, [r7, #23]
 800b0bc:	e03d      	b.n	800b13a <SHT3X_ReadSingleShot+0xa6>

    // Conversin
    *temp_c  = -45.0f + 175.0f * ((float)rawT  / 65535.0f);
 800b0be:	8abb      	ldrh	r3, [r7, #20]
 800b0c0:	ee07 3a90 	vmov	s15, r3
 800b0c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b0c8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b144 <SHT3X_ReadSingleShot+0xb0>
 800b0cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b0d0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b148 <SHT3X_ReadSingleShot+0xb4>
 800b0d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b0d8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800b14c <SHT3X_ReadSingleShot+0xb8>
 800b0dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	edc3 7a00 	vstr	s15, [r3]
    *rh_perc = 100.0f * ((float)rawRH / 65535.0f);
 800b0e6:	8a7b      	ldrh	r3, [r7, #18]
 800b0e8:	ee07 3a90 	vmov	s15, r3
 800b0ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b0f0:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800b144 <SHT3X_ReadSingleShot+0xb0>
 800b0f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b0f8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800b150 <SHT3X_ReadSingleShot+0xbc>
 800b0fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	edc3 7a00 	vstr	s15, [r3]

    // Limitar RH a [0,100]
    if (*rh_perc < 0.0f)   *rh_perc = 0.0f;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	edd3 7a00 	vldr	s15, [r3]
 800b10c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b114:	d503      	bpl.n	800b11e <SHT3X_ReadSingleShot+0x8a>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	f04f 0200 	mov.w	r2, #0
 800b11c:	601a      	str	r2, [r3, #0]
    if (*rh_perc > 100.0f) *rh_perc = 100.0f;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	edd3 7a00 	vldr	s15, [r3]
 800b124:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b150 <SHT3X_ReadSingleShot+0xbc>
 800b128:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b130:	dd02      	ble.n	800b138 <SHT3X_ReadSingleShot+0xa4>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	4a07      	ldr	r2, [pc, #28]	@ (800b154 <SHT3X_ReadSingleShot+0xc0>)
 800b136:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	477fff00 	.word	0x477fff00
 800b148:	432f0000 	.word	0x432f0000
 800b14c:	42340000 	.word	0x42340000
 800b150:	42c80000 	.word	0x42c80000
 800b154:	42c80000 	.word	0x42c80000

0800b158 <SHT3X_CalculateDewpoint>:

float SHT3X_CalculateDewpoint(float temp_c, float rh_perc) {
 800b158:	b580      	push	{r7, lr}
 800b15a:	b086      	sub	sp, #24
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	ed87 0a01 	vstr	s0, [r7, #4]
 800b162:	edc7 0a00 	vstr	s1, [r7]
	if (rh_perc < 1.0f) rh_perc = 1.0f; // Evita log(0)
 800b166:	edd7 7a00 	vldr	s15, [r7]
 800b16a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b16e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b176:	d502      	bpl.n	800b17e <SHT3X_CalculateDewpoint+0x26>
 800b178:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b17c:	603b      	str	r3, [r7, #0]
	if (rh_perc > 100.0f) rh_perc = 100.0f;
 800b17e:	edd7 7a00 	vldr	s15, [r7]
 800b182:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800b2c4 <SHT3X_CalculateDewpoint+0x16c>
 800b186:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b18e:	dd01      	ble.n	800b194 <SHT3X_CalculateDewpoint+0x3c>
 800b190:	4b4d      	ldr	r3, [pc, #308]	@ (800b2c8 <SHT3X_CalculateDewpoint+0x170>)
 800b192:	603b      	str	r3, [r7, #0]

	float es = (temp_c >= 0.0f) ?
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 800b194:	edd7 7a01 	vldr	s15, [r7, #4]
 800b198:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b19c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1a0:	db20      	blt.n	800b1e4 <SHT3X_CalculateDewpoint+0x8c>
 800b1a2:	ed97 7a01 	vldr	s14, [r7, #4]
 800b1a6:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800b2cc <SHT3X_CalculateDewpoint+0x174>
 800b1aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b1ae:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800b2d0 <SHT3X_CalculateDewpoint+0x178>
 800b1b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b1b6:	edd7 7a01 	vldr	s15, [r7, #4]
 800b1ba:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800b2d4 <SHT3X_CalculateDewpoint+0x17c>
 800b1be:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800b1c2:	ed97 6a01 	vldr	s12, [r7, #4]
 800b1c6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b1ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1ce:	eeb0 0a67 	vmov.f32	s0, s15
 800b1d2:	f002 ff2f 	bl	800e034 <expf>
 800b1d6:	eef0 7a40 	vmov.f32	s15, s0
 800b1da:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b2d8 <SHT3X_CalculateDewpoint+0x180>
 800b1de:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1e2:	e01f      	b.n	800b224 <SHT3X_CalculateDewpoint+0xcc>
				6.1115f * expf((23.036f - temp_c/333.7f) * (temp_c / (279.82f + temp_c)));
 800b1e4:	ed97 7a01 	vldr	s14, [r7, #4]
 800b1e8:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800b2dc <SHT3X_CalculateDewpoint+0x184>
 800b1ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b1f0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800b2e0 <SHT3X_CalculateDewpoint+0x188>
 800b1f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b1f8:	edd7 7a01 	vldr	s15, [r7, #4]
 800b1fc:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800b2e4 <SHT3X_CalculateDewpoint+0x18c>
 800b200:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800b204:	ed97 6a01 	vldr	s12, [r7, #4]
 800b208:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b20c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b210:	eeb0 0a67 	vmov.f32	s0, s15
 800b214:	f002 ff0e 	bl	800e034 <expf>
 800b218:	eef0 7a40 	vmov.f32	s15, s0
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 800b21c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b2e8 <SHT3X_CalculateDewpoint+0x190>
 800b220:	ee67 7a87 	vmul.f32	s15, s15, s14
	float es = (temp_c >= 0.0f) ?
 800b224:	edc7 7a05 	vstr	s15, [r7, #20]
	float e  = (rh_perc / 100.0f) * es;
 800b228:	ed97 7a00 	vldr	s14, [r7]
 800b22c:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800b2c4 <SHT3X_CalculateDewpoint+0x16c>
 800b230:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b234:	ed97 7a05 	vldr	s14, [r7, #20]
 800b238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b23c:	edc7 7a04 	vstr	s15, [r7, #16]

	if (temp_c >= 0.0f) {
 800b240:	edd7 7a01 	vldr	s15, [r7, #4]
 800b244:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b24c:	db1a      	blt.n	800b284 <SHT3X_CalculateDewpoint+0x12c>
		float x = logf(e / 6.1121f);
 800b24e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b252:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800b2d8 <SHT3X_CalculateDewpoint+0x180>
 800b256:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800b25a:	eeb0 0a47 	vmov.f32	s0, s14
 800b25e:	f002 ff1f 	bl	800e0a0 <logf>
 800b262:	ed87 0a02 	vstr	s0, [r7, #8]
		return (257.14f * x) / (18.678f - x);
 800b266:	edd7 7a02 	vldr	s15, [r7, #8]
 800b26a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800b2d4 <SHT3X_CalculateDewpoint+0x17c>
 800b26e:	ee67 6a87 	vmul.f32	s13, s15, s14
 800b272:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b2d0 <SHT3X_CalculateDewpoint+0x178>
 800b276:	edd7 7a02 	vldr	s15, [r7, #8]
 800b27a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b27e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b282:	e019      	b.n	800b2b8 <SHT3X_CalculateDewpoint+0x160>
	}
	else {
		float x = logf(e / 6.1115f);
 800b284:	edd7 7a04 	vldr	s15, [r7, #16]
 800b288:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800b2e8 <SHT3X_CalculateDewpoint+0x190>
 800b28c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800b290:	eeb0 0a47 	vmov.f32	s0, s14
 800b294:	f002 ff04 	bl	800e0a0 <logf>
 800b298:	ed87 0a03 	vstr	s0, [r7, #12]
		return (279.82f * x) / (23.036f - x);
 800b29c:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2a0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800b2e4 <SHT3X_CalculateDewpoint+0x18c>
 800b2a4:	ee67 6a87 	vmul.f32	s13, s15, s14
 800b2a8:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b2e0 <SHT3X_CalculateDewpoint+0x188>
 800b2ac:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b2b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}
}
 800b2b8:	eeb0 0a67 	vmov.f32	s0, s15
 800b2bc:	3718      	adds	r7, #24
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	42c80000 	.word	0x42c80000
 800b2c8:	42c80000 	.word	0x42c80000
 800b2cc:	436a8000 	.word	0x436a8000
 800b2d0:	41956c8b 	.word	0x41956c8b
 800b2d4:	438091ec 	.word	0x438091ec
 800b2d8:	40c39653 	.word	0x40c39653
 800b2dc:	43a6d99a 	.word	0x43a6d99a
 800b2e0:	41b849ba 	.word	0x41b849ba
 800b2e4:	438be8f6 	.word	0x438be8f6
 800b2e8:	40c39168 	.word	0x40c39168

0800b2ec <SHT3X_Heater>:

HAL_StatusTypeDef SHT3X_ClearStatus(SHT3X_t *dev) {
    return sendCommand(dev, SHT3X_CMD_STATUS_CLEAR);
}

HAL_StatusTypeDef SHT3X_Heater(SHT3X_t *dev, SHT3X_Heater_t state) {
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b082      	sub	sp, #8
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	70fb      	strb	r3, [r7, #3]
    return sendCommand(dev, (state == SHT3X_HEATER_ON) ? SHT3X_CMD_HEATER_ENABLE : SHT3X_CMD_HEATER_DISABLE);
 800b2f8:	78fb      	ldrb	r3, [r7, #3]
 800b2fa:	2b01      	cmp	r3, #1
 800b2fc:	d102      	bne.n	800b304 <SHT3X_Heater+0x18>
 800b2fe:	f243 036d 	movw	r3, #12397	@ 0x306d
 800b302:	e001      	b.n	800b308 <SHT3X_Heater+0x1c>
 800b304:	f243 0366 	movw	r3, #12390	@ 0x3066
 800b308:	4619      	mov	r1, r3
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f7ff fdf3 	bl	800aef6 <sendCommand>
 800b310:	4603      	mov	r3, r0
}
 800b312:	4618      	mov	r0, r3
 800b314:	3708      	adds	r7, #8
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}

0800b31a <writeRegister>:

#include "tsl2591.h"

#include <math.h>

static HAL_StatusTypeDef writeRegister(TSL2591_t *dev, uint8_t reg, uint8_t value) {
 800b31a:	b580      	push	{r7, lr}
 800b31c:	b086      	sub	sp, #24
 800b31e:	af04      	add	r7, sp, #16
 800b320:	6078      	str	r0, [r7, #4]
 800b322:	460b      	mov	r3, r1
 800b324:	70fb      	strb	r3, [r7, #3]
 800b326:	4613      	mov	r3, r2
 800b328:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(dev->hi2c,
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6818      	ldr	r0, [r3, #0]
 800b32e:	78fb      	ldrb	r3, [r7, #3]
 800b330:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800b334:	b2db      	uxtb	r3, r3
 800b336:	461a      	mov	r2, r3
 800b338:	f04f 33ff 	mov.w	r3, #4294967295
 800b33c:	9302      	str	r3, [sp, #8]
 800b33e:	2301      	movs	r3, #1
 800b340:	9301      	str	r3, [sp, #4]
 800b342:	1cbb      	adds	r3, r7, #2
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	2301      	movs	r3, #1
 800b348:	2152      	movs	r1, #82	@ 0x52
 800b34a:	f7f9 fd8f 	bl	8004e6c <HAL_I2C_Mem_Write>
 800b34e:	4603      	mov	r3, r0
                             TSL2591_CMD_BIT | reg,
                             I2C_MEMADD_SIZE_8BIT,
                             &value,
                             1,
                             HAL_MAX_DELAY);
}
 800b350:	4618      	mov	r0, r3
 800b352:	3708      	adds	r7, #8
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <readRegister>:

static HAL_StatusTypeDef readRegister(TSL2591_t *dev, uint8_t reg, uint8_t *data, uint8_t len) {
 800b358:	b580      	push	{r7, lr}
 800b35a:	b088      	sub	sp, #32
 800b35c:	af04      	add	r7, sp, #16
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	607a      	str	r2, [r7, #4]
 800b362:	461a      	mov	r2, r3
 800b364:	460b      	mov	r3, r1
 800b366:	72fb      	strb	r3, [r7, #11]
 800b368:	4613      	mov	r3, r2
 800b36a:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(dev->hi2c,
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6818      	ldr	r0, [r3, #0]
 800b370:	7afb      	ldrb	r3, [r7, #11]
 800b372:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800b376:	b2db      	uxtb	r3, r3
 800b378:	4619      	mov	r1, r3
 800b37a:	7abb      	ldrb	r3, [r7, #10]
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	f04f 32ff 	mov.w	r2, #4294967295
 800b382:	9202      	str	r2, [sp, #8]
 800b384:	9301      	str	r3, [sp, #4]
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	9300      	str	r3, [sp, #0]
 800b38a:	2301      	movs	r3, #1
 800b38c:	460a      	mov	r2, r1
 800b38e:	2152      	movs	r1, #82	@ 0x52
 800b390:	f7f9 fe80 	bl	8005094 <HAL_I2C_Mem_Read>
 800b394:	4603      	mov	r3, r0
                            TSL2591_CMD_BIT | reg,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            HAL_MAX_DELAY);
}
 800b396:	4618      	mov	r0, r3
 800b398:	3710      	adds	r7, #16
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}

0800b39e <TSL2591_Init>:

HAL_StatusTypeDef TSL2591_Init(TSL2591_t *dev) {
 800b39e:	b580      	push	{r7, lr}
 800b3a0:	b084      	sub	sp, #16
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Encender el sensor
    TSL2591_Enable(dev);
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 f819 	bl	800b3de <TSL2591_Enable>
    HAL_Delay(10);
 800b3ac:	200a      	movs	r0, #10
 800b3ae:	f7f7 faf9 	bl	80029a4 <HAL_Delay>

    // Configurar ganancia e integracin
    uint8_t ctrl = dev->integrationTime | dev->gain;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	795a      	ldrb	r2, [r3, #5]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	791b      	ldrb	r3, [r3, #4]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	73fb      	strb	r3, [r7, #15]
    ret = writeRegister(dev, TSL2591_CONTROL, ctrl);
 800b3be:	7bfb      	ldrb	r3, [r7, #15]
 800b3c0:	461a      	mov	r2, r3
 800b3c2:	2101      	movs	r1, #1
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f7ff ffa8 	bl	800b31a <writeRegister>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	73bb      	strb	r3, [r7, #14]
    HAL_Delay(100);
 800b3ce:	2064      	movs	r0, #100	@ 0x64
 800b3d0:	f7f7 fae8 	bl	80029a4 <HAL_Delay>

    return ret;
 800b3d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3710      	adds	r7, #16
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <TSL2591_Enable>:

void TSL2591_Enable(TSL2591_t *dev) {
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b084      	sub	sp, #16
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
    uint8_t val = TSL2591_ENABLE_PON | TSL2591_ENABLE_AEN;
 800b3e6:	2303      	movs	r3, #3
 800b3e8:	73fb      	strb	r3, [r7, #15]
    writeRegister(dev, TSL2591_ENABLE, val);
 800b3ea:	7bfb      	ldrb	r3, [r7, #15]
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f7ff ff92 	bl	800b31a <writeRegister>
}
 800b3f6:	bf00      	nop
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <TSL2591_ReadChannels>:
void TSL2591_Disable(TSL2591_t *dev) {
    uint8_t val = 0x00;
    writeRegister(dev, TSL2591_ENABLE, val);
}

HAL_StatusTypeDef TSL2591_ReadChannels(TSL2591_t *dev, uint16_t *ch0, uint16_t *ch1) {
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b086      	sub	sp, #24
 800b402:	af00      	add	r7, sp, #0
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	607a      	str	r2, [r7, #4]
    uint8_t buf[4];
    HAL_StatusTypeDef ret;

    ret = readRegister(dev, TSL2591_CHAN0_LOW, buf, 4);
 800b40a:	f107 0210 	add.w	r2, r7, #16
 800b40e:	2304      	movs	r3, #4
 800b410:	2114      	movs	r1, #20
 800b412:	68f8      	ldr	r0, [r7, #12]
 800b414:	f7ff ffa0 	bl	800b358 <readRegister>
 800b418:	4603      	mov	r3, r0
 800b41a:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800b41c:	7dfb      	ldrb	r3, [r7, #23]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <TSL2591_ReadChannels+0x28>
 800b422:	7dfb      	ldrb	r3, [r7, #23]
 800b424:	e016      	b.n	800b454 <TSL2591_ReadChannels+0x56>

    *ch0 = (buf[1] << 8) | buf[0]; // FULL spectrum (CH0)
 800b426:	7c7b      	ldrb	r3, [r7, #17]
 800b428:	b21b      	sxth	r3, r3
 800b42a:	021b      	lsls	r3, r3, #8
 800b42c:	b21a      	sxth	r2, r3
 800b42e:	7c3b      	ldrb	r3, [r7, #16]
 800b430:	b21b      	sxth	r3, r3
 800b432:	4313      	orrs	r3, r2
 800b434:	b21b      	sxth	r3, r3
 800b436:	b29a      	uxth	r2, r3
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	801a      	strh	r2, [r3, #0]
    *ch1 = (buf[3] << 8) | buf[2]; // IR only (CH1)
 800b43c:	7cfb      	ldrb	r3, [r7, #19]
 800b43e:	b21b      	sxth	r3, r3
 800b440:	021b      	lsls	r3, r3, #8
 800b442:	b21a      	sxth	r2, r3
 800b444:	7cbb      	ldrb	r3, [r7, #18]
 800b446:	b21b      	sxth	r3, r3
 800b448:	4313      	orrs	r3, r2
 800b44a:	b21b      	sxth	r3, r3
 800b44c:	b29a      	uxth	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 800b452:	2300      	movs	r3, #0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3718      	adds	r7, #24
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <TSL2591_CalculateLux>:

float TSL2591_CalculateLux(TSL2591_t *dev, uint16_t full, uint16_t ir) {
 800b45c:	b480      	push	{r7}
 800b45e:	b089      	sub	sp, #36	@ 0x24
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	460b      	mov	r3, r1
 800b466:	807b      	strh	r3, [r7, #2]
 800b468:	4613      	mov	r3, r2
 800b46a:	803b      	strh	r3, [r7, #0]
	if ((full == 0xFFFF) || (ir == 0xFFFF)) return -1.0f;  // Overflow
 800b46c:	887b      	ldrh	r3, [r7, #2]
 800b46e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b472:	4293      	cmp	r3, r2
 800b474:	d004      	beq.n	800b480 <TSL2591_CalculateLux+0x24>
 800b476:	883b      	ldrh	r3, [r7, #0]
 800b478:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d101      	bne.n	800b484 <TSL2591_CalculateLux+0x28>
 800b480:	4b54      	ldr	r3, [pc, #336]	@ (800b5d4 <TSL2591_CalculateLux+0x178>)
 800b482:	e09d      	b.n	800b5c0 <TSL2591_CalculateLux+0x164>

    float atime_ms, again;
	switch (dev->integrationTime) {
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	795b      	ldrb	r3, [r3, #5]
 800b488:	2b05      	cmp	r3, #5
 800b48a:	d821      	bhi.n	800b4d0 <TSL2591_CalculateLux+0x74>
 800b48c:	a201      	add	r2, pc, #4	@ (adr r2, 800b494 <TSL2591_CalculateLux+0x38>)
 800b48e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b492:	bf00      	nop
 800b494:	0800b4ad 	.word	0x0800b4ad
 800b498:	0800b4b3 	.word	0x0800b4b3
 800b49c:	0800b4b9 	.word	0x0800b4b9
 800b4a0:	0800b4bf 	.word	0x0800b4bf
 800b4a4:	0800b4c5 	.word	0x0800b4c5
 800b4a8:	0800b4cb 	.word	0x0800b4cb
		case TSL2591_INTEGRATION_100MS: atime_ms = 100.0f; break;
 800b4ac:	4b4a      	ldr	r3, [pc, #296]	@ (800b5d8 <TSL2591_CalculateLux+0x17c>)
 800b4ae:	61fb      	str	r3, [r7, #28]
 800b4b0:	e011      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_200MS: atime_ms = 200.0f; break;
 800b4b2:	4b4a      	ldr	r3, [pc, #296]	@ (800b5dc <TSL2591_CalculateLux+0x180>)
 800b4b4:	61fb      	str	r3, [r7, #28]
 800b4b6:	e00e      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_300MS: atime_ms = 300.0f; break;
 800b4b8:	4b49      	ldr	r3, [pc, #292]	@ (800b5e0 <TSL2591_CalculateLux+0x184>)
 800b4ba:	61fb      	str	r3, [r7, #28]
 800b4bc:	e00b      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_400MS: atime_ms = 400.0f; break;
 800b4be:	4b49      	ldr	r3, [pc, #292]	@ (800b5e4 <TSL2591_CalculateLux+0x188>)
 800b4c0:	61fb      	str	r3, [r7, #28]
 800b4c2:	e008      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_500MS: atime_ms = 500.0f; break;
 800b4c4:	4b48      	ldr	r3, [pc, #288]	@ (800b5e8 <TSL2591_CalculateLux+0x18c>)
 800b4c6:	61fb      	str	r3, [r7, #28]
 800b4c8:	e005      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_600MS: atime_ms = 600.0f; break;
 800b4ca:	4b48      	ldr	r3, [pc, #288]	@ (800b5ec <TSL2591_CalculateLux+0x190>)
 800b4cc:	61fb      	str	r3, [r7, #28]
 800b4ce:	e002      	b.n	800b4d6 <TSL2591_CalculateLux+0x7a>
		default: atime_ms = 100.0f; break;
 800b4d0:	4b41      	ldr	r3, [pc, #260]	@ (800b5d8 <TSL2591_CalculateLux+0x17c>)
 800b4d2:	61fb      	str	r3, [r7, #28]
 800b4d4:	bf00      	nop
	}

	switch (dev->gain) {
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	791b      	ldrb	r3, [r3, #4]
 800b4da:	2b30      	cmp	r3, #48	@ 0x30
 800b4dc:	d014      	beq.n	800b508 <TSL2591_CalculateLux+0xac>
 800b4de:	2b30      	cmp	r3, #48	@ 0x30
 800b4e0:	dc15      	bgt.n	800b50e <TSL2591_CalculateLux+0xb2>
 800b4e2:	2b20      	cmp	r3, #32
 800b4e4:	d00d      	beq.n	800b502 <TSL2591_CalculateLux+0xa6>
 800b4e6:	2b20      	cmp	r3, #32
 800b4e8:	dc11      	bgt.n	800b50e <TSL2591_CalculateLux+0xb2>
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d002      	beq.n	800b4f4 <TSL2591_CalculateLux+0x98>
 800b4ee:	2b10      	cmp	r3, #16
 800b4f0:	d004      	beq.n	800b4fc <TSL2591_CalculateLux+0xa0>
 800b4f2:	e00c      	b.n	800b50e <TSL2591_CalculateLux+0xb2>
		case TSL2591_GAIN_LOW:  again = 1.0f; break;
 800b4f4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b4f8:	61bb      	str	r3, [r7, #24]
 800b4fa:	e00c      	b.n	800b516 <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MED:  again = 25.0f; break;
 800b4fc:	4b3c      	ldr	r3, [pc, #240]	@ (800b5f0 <TSL2591_CalculateLux+0x194>)
 800b4fe:	61bb      	str	r3, [r7, #24]
 800b500:	e009      	b.n	800b516 <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_HIGH: again = 428.0f; break;
 800b502:	4b3c      	ldr	r3, [pc, #240]	@ (800b5f4 <TSL2591_CalculateLux+0x198>)
 800b504:	61bb      	str	r3, [r7, #24]
 800b506:	e006      	b.n	800b516 <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MAX:  again = 9876.0f; break;
 800b508:	4b3b      	ldr	r3, [pc, #236]	@ (800b5f8 <TSL2591_CalculateLux+0x19c>)
 800b50a:	61bb      	str	r3, [r7, #24]
 800b50c:	e003      	b.n	800b516 <TSL2591_CalculateLux+0xba>
		default: again = 1.0f; break;
 800b50e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b512:	61bb      	str	r3, [r7, #24]
 800b514:	bf00      	nop
	}

    float cpl = (atime_ms * again) / TSL2591_LUX_DF;
 800b516:	ed97 7a07 	vldr	s14, [r7, #28]
 800b51a:	edd7 7a06 	vldr	s15, [r7, #24]
 800b51e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b522:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800b5fc <TSL2591_CalculateLux+0x1a0>
 800b526:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b52a:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cpl <= 0.0f || full == 0) return 0.0f;
 800b52e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b532:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b53a:	d902      	bls.n	800b542 <TSL2591_CalculateLux+0xe6>
 800b53c:	887b      	ldrh	r3, [r7, #2]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d102      	bne.n	800b548 <TSL2591_CalculateLux+0xec>
 800b542:	f04f 0300 	mov.w	r3, #0
 800b546:	e03b      	b.n	800b5c0 <TSL2591_CalculateLux+0x164>

    float lux_raw = ((float)(full - ir)) * (1.0f - ((float)ir / (float)full)) / cpl;
 800b548:	887a      	ldrh	r2, [r7, #2]
 800b54a:	883b      	ldrh	r3, [r7, #0]
 800b54c:	1ad3      	subs	r3, r2, r3
 800b54e:	ee07 3a90 	vmov	s15, r3
 800b552:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b556:	883b      	ldrh	r3, [r7, #0]
 800b558:	ee07 3a90 	vmov	s15, r3
 800b55c:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800b560:	887b      	ldrh	r3, [r7, #2]
 800b562:	ee07 3a90 	vmov	s15, r3
 800b566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b56a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b56e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b572:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b576:	ee67 6a27 	vmul.f32	s13, s14, s15
 800b57a:	ed97 7a03 	vldr	s14, [r7, #12]
 800b57e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b582:	edc7 7a05 	vstr	s15, [r7, #20]
    if (lux_raw < 0.0f) lux_raw = 0.0f;
 800b586:	edd7 7a05 	vldr	s15, [r7, #20]
 800b58a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b58e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b592:	d502      	bpl.n	800b59a <TSL2591_CalculateLux+0x13e>
 800b594:	f04f 0300 	mov.w	r3, #0
 800b598:	617b      	str	r3, [r7, #20]

    float lux_cal = (TSL2591_CALIB_A * lux_raw) + TSL2591_CALIB_B;
 800b59a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b59e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b600 <TSL2591_CalculateLux+0x1a4>
 800b5a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b5a6:	edc7 7a04 	vstr	s15, [r7, #16]
    if (lux_cal < 0.0f) lux_cal = 0.0f;
 800b5aa:	edd7 7a04 	vldr	s15, [r7, #16]
 800b5ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b6:	d502      	bpl.n	800b5be <TSL2591_CalculateLux+0x162>
 800b5b8:	f04f 0300 	mov.w	r3, #0
 800b5bc:	613b      	str	r3, [r7, #16]

    return lux_cal;
 800b5be:	693b      	ldr	r3, [r7, #16]
}
 800b5c0:	ee07 3a90 	vmov	s15, r3
 800b5c4:	eeb0 0a67 	vmov.f32	s0, s15
 800b5c8:	3724      	adds	r7, #36	@ 0x24
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr
 800b5d2:	bf00      	nop
 800b5d4:	bf800000 	.word	0xbf800000
 800b5d8:	42c80000 	.word	0x42c80000
 800b5dc:	43480000 	.word	0x43480000
 800b5e0:	43960000 	.word	0x43960000
 800b5e4:	43c80000 	.word	0x43c80000
 800b5e8:	43fa0000 	.word	0x43fa0000
 800b5ec:	44160000 	.word	0x44160000
 800b5f0:	41c80000 	.word	0x41c80000
 800b5f4:	43d60000 	.word	0x43d60000
 800b5f8:	461a5000 	.word	0x461a5000
 800b5fc:	43cc0000 	.word	0x43cc0000
 800b600:	00000000 	.word	0x00000000

0800b604 <TSL2591_CalculateIrradiance>:

float TSL2591_CalculateIrradiance(float lux) {
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
 800b60a:	ed87 0a01 	vstr	s0, [r7, #4]
	return lux / TSL2591_LUM_EFF;
 800b60e:	edd7 7a01 	vldr	s15, [r7, #4]
 800b612:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800b62c <TSL2591_CalculateIrradiance+0x28>
 800b616:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800b61a:	eef0 7a66 	vmov.f32	s15, s13
}
 800b61e:	eeb0 0a67 	vmov.f32	s0, s15
 800b622:	370c      	adds	r7, #12
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	42ba0000 	.word	0x42ba0000

0800b630 <__cvt>:
 800b630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b634:	ec57 6b10 	vmov	r6, r7, d0
 800b638:	2f00      	cmp	r7, #0
 800b63a:	460c      	mov	r4, r1
 800b63c:	4619      	mov	r1, r3
 800b63e:	463b      	mov	r3, r7
 800b640:	bfbb      	ittet	lt
 800b642:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b646:	461f      	movlt	r7, r3
 800b648:	2300      	movge	r3, #0
 800b64a:	232d      	movlt	r3, #45	@ 0x2d
 800b64c:	700b      	strb	r3, [r1, #0]
 800b64e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b650:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b654:	4691      	mov	r9, r2
 800b656:	f023 0820 	bic.w	r8, r3, #32
 800b65a:	bfbc      	itt	lt
 800b65c:	4632      	movlt	r2, r6
 800b65e:	4616      	movlt	r6, r2
 800b660:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b664:	d005      	beq.n	800b672 <__cvt+0x42>
 800b666:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b66a:	d100      	bne.n	800b66e <__cvt+0x3e>
 800b66c:	3401      	adds	r4, #1
 800b66e:	2102      	movs	r1, #2
 800b670:	e000      	b.n	800b674 <__cvt+0x44>
 800b672:	2103      	movs	r1, #3
 800b674:	ab03      	add	r3, sp, #12
 800b676:	9301      	str	r3, [sp, #4]
 800b678:	ab02      	add	r3, sp, #8
 800b67a:	9300      	str	r3, [sp, #0]
 800b67c:	ec47 6b10 	vmov	d0, r6, r7
 800b680:	4653      	mov	r3, sl
 800b682:	4622      	mov	r2, r4
 800b684:	f000 ff4c 	bl	800c520 <_dtoa_r>
 800b688:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b68c:	4605      	mov	r5, r0
 800b68e:	d119      	bne.n	800b6c4 <__cvt+0x94>
 800b690:	f019 0f01 	tst.w	r9, #1
 800b694:	d00e      	beq.n	800b6b4 <__cvt+0x84>
 800b696:	eb00 0904 	add.w	r9, r0, r4
 800b69a:	2200      	movs	r2, #0
 800b69c:	2300      	movs	r3, #0
 800b69e:	4630      	mov	r0, r6
 800b6a0:	4639      	mov	r1, r7
 800b6a2:	f7f5 f9e9 	bl	8000a78 <__aeabi_dcmpeq>
 800b6a6:	b108      	cbz	r0, 800b6ac <__cvt+0x7c>
 800b6a8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b6ac:	2230      	movs	r2, #48	@ 0x30
 800b6ae:	9b03      	ldr	r3, [sp, #12]
 800b6b0:	454b      	cmp	r3, r9
 800b6b2:	d31e      	bcc.n	800b6f2 <__cvt+0xc2>
 800b6b4:	9b03      	ldr	r3, [sp, #12]
 800b6b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6b8:	1b5b      	subs	r3, r3, r5
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	6013      	str	r3, [r2, #0]
 800b6be:	b004      	add	sp, #16
 800b6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6c8:	eb00 0904 	add.w	r9, r0, r4
 800b6cc:	d1e5      	bne.n	800b69a <__cvt+0x6a>
 800b6ce:	7803      	ldrb	r3, [r0, #0]
 800b6d0:	2b30      	cmp	r3, #48	@ 0x30
 800b6d2:	d10a      	bne.n	800b6ea <__cvt+0xba>
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	4630      	mov	r0, r6
 800b6da:	4639      	mov	r1, r7
 800b6dc:	f7f5 f9cc 	bl	8000a78 <__aeabi_dcmpeq>
 800b6e0:	b918      	cbnz	r0, 800b6ea <__cvt+0xba>
 800b6e2:	f1c4 0401 	rsb	r4, r4, #1
 800b6e6:	f8ca 4000 	str.w	r4, [sl]
 800b6ea:	f8da 3000 	ldr.w	r3, [sl]
 800b6ee:	4499      	add	r9, r3
 800b6f0:	e7d3      	b.n	800b69a <__cvt+0x6a>
 800b6f2:	1c59      	adds	r1, r3, #1
 800b6f4:	9103      	str	r1, [sp, #12]
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	e7d9      	b.n	800b6ae <__cvt+0x7e>

0800b6fa <__exponent>:
 800b6fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6fc:	2900      	cmp	r1, #0
 800b6fe:	bfba      	itte	lt
 800b700:	4249      	neglt	r1, r1
 800b702:	232d      	movlt	r3, #45	@ 0x2d
 800b704:	232b      	movge	r3, #43	@ 0x2b
 800b706:	2909      	cmp	r1, #9
 800b708:	7002      	strb	r2, [r0, #0]
 800b70a:	7043      	strb	r3, [r0, #1]
 800b70c:	dd29      	ble.n	800b762 <__exponent+0x68>
 800b70e:	f10d 0307 	add.w	r3, sp, #7
 800b712:	461d      	mov	r5, r3
 800b714:	270a      	movs	r7, #10
 800b716:	461a      	mov	r2, r3
 800b718:	fbb1 f6f7 	udiv	r6, r1, r7
 800b71c:	fb07 1416 	mls	r4, r7, r6, r1
 800b720:	3430      	adds	r4, #48	@ 0x30
 800b722:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b726:	460c      	mov	r4, r1
 800b728:	2c63      	cmp	r4, #99	@ 0x63
 800b72a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b72e:	4631      	mov	r1, r6
 800b730:	dcf1      	bgt.n	800b716 <__exponent+0x1c>
 800b732:	3130      	adds	r1, #48	@ 0x30
 800b734:	1e94      	subs	r4, r2, #2
 800b736:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b73a:	1c41      	adds	r1, r0, #1
 800b73c:	4623      	mov	r3, r4
 800b73e:	42ab      	cmp	r3, r5
 800b740:	d30a      	bcc.n	800b758 <__exponent+0x5e>
 800b742:	f10d 0309 	add.w	r3, sp, #9
 800b746:	1a9b      	subs	r3, r3, r2
 800b748:	42ac      	cmp	r4, r5
 800b74a:	bf88      	it	hi
 800b74c:	2300      	movhi	r3, #0
 800b74e:	3302      	adds	r3, #2
 800b750:	4403      	add	r3, r0
 800b752:	1a18      	subs	r0, r3, r0
 800b754:	b003      	add	sp, #12
 800b756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b758:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b75c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b760:	e7ed      	b.n	800b73e <__exponent+0x44>
 800b762:	2330      	movs	r3, #48	@ 0x30
 800b764:	3130      	adds	r1, #48	@ 0x30
 800b766:	7083      	strb	r3, [r0, #2]
 800b768:	70c1      	strb	r1, [r0, #3]
 800b76a:	1d03      	adds	r3, r0, #4
 800b76c:	e7f1      	b.n	800b752 <__exponent+0x58>
	...

0800b770 <_printf_float>:
 800b770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b774:	b08d      	sub	sp, #52	@ 0x34
 800b776:	460c      	mov	r4, r1
 800b778:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b77c:	4616      	mov	r6, r2
 800b77e:	461f      	mov	r7, r3
 800b780:	4605      	mov	r5, r0
 800b782:	f000 fdcd 	bl	800c320 <_localeconv_r>
 800b786:	6803      	ldr	r3, [r0, #0]
 800b788:	9304      	str	r3, [sp, #16]
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7f4 fd48 	bl	8000220 <strlen>
 800b790:	2300      	movs	r3, #0
 800b792:	930a      	str	r3, [sp, #40]	@ 0x28
 800b794:	f8d8 3000 	ldr.w	r3, [r8]
 800b798:	9005      	str	r0, [sp, #20]
 800b79a:	3307      	adds	r3, #7
 800b79c:	f023 0307 	bic.w	r3, r3, #7
 800b7a0:	f103 0208 	add.w	r2, r3, #8
 800b7a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b7a8:	f8d4 b000 	ldr.w	fp, [r4]
 800b7ac:	f8c8 2000 	str.w	r2, [r8]
 800b7b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b7b8:	9307      	str	r3, [sp, #28]
 800b7ba:	f8cd 8018 	str.w	r8, [sp, #24]
 800b7be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b7c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7c6:	4b9c      	ldr	r3, [pc, #624]	@ (800ba38 <_printf_float+0x2c8>)
 800b7c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b7cc:	f7f5 f986 	bl	8000adc <__aeabi_dcmpun>
 800b7d0:	bb70      	cbnz	r0, 800b830 <_printf_float+0xc0>
 800b7d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7d6:	4b98      	ldr	r3, [pc, #608]	@ (800ba38 <_printf_float+0x2c8>)
 800b7d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b7dc:	f7f5 f960 	bl	8000aa0 <__aeabi_dcmple>
 800b7e0:	bb30      	cbnz	r0, 800b830 <_printf_float+0xc0>
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	4640      	mov	r0, r8
 800b7e8:	4649      	mov	r1, r9
 800b7ea:	f7f5 f94f 	bl	8000a8c <__aeabi_dcmplt>
 800b7ee:	b110      	cbz	r0, 800b7f6 <_printf_float+0x86>
 800b7f0:	232d      	movs	r3, #45	@ 0x2d
 800b7f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7f6:	4a91      	ldr	r2, [pc, #580]	@ (800ba3c <_printf_float+0x2cc>)
 800b7f8:	4b91      	ldr	r3, [pc, #580]	@ (800ba40 <_printf_float+0x2d0>)
 800b7fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b7fe:	bf8c      	ite	hi
 800b800:	4690      	movhi	r8, r2
 800b802:	4698      	movls	r8, r3
 800b804:	2303      	movs	r3, #3
 800b806:	6123      	str	r3, [r4, #16]
 800b808:	f02b 0304 	bic.w	r3, fp, #4
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	f04f 0900 	mov.w	r9, #0
 800b812:	9700      	str	r7, [sp, #0]
 800b814:	4633      	mov	r3, r6
 800b816:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b818:	4621      	mov	r1, r4
 800b81a:	4628      	mov	r0, r5
 800b81c:	f000 f9d2 	bl	800bbc4 <_printf_common>
 800b820:	3001      	adds	r0, #1
 800b822:	f040 808d 	bne.w	800b940 <_printf_float+0x1d0>
 800b826:	f04f 30ff 	mov.w	r0, #4294967295
 800b82a:	b00d      	add	sp, #52	@ 0x34
 800b82c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b830:	4642      	mov	r2, r8
 800b832:	464b      	mov	r3, r9
 800b834:	4640      	mov	r0, r8
 800b836:	4649      	mov	r1, r9
 800b838:	f7f5 f950 	bl	8000adc <__aeabi_dcmpun>
 800b83c:	b140      	cbz	r0, 800b850 <_printf_float+0xe0>
 800b83e:	464b      	mov	r3, r9
 800b840:	2b00      	cmp	r3, #0
 800b842:	bfbc      	itt	lt
 800b844:	232d      	movlt	r3, #45	@ 0x2d
 800b846:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b84a:	4a7e      	ldr	r2, [pc, #504]	@ (800ba44 <_printf_float+0x2d4>)
 800b84c:	4b7e      	ldr	r3, [pc, #504]	@ (800ba48 <_printf_float+0x2d8>)
 800b84e:	e7d4      	b.n	800b7fa <_printf_float+0x8a>
 800b850:	6863      	ldr	r3, [r4, #4]
 800b852:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b856:	9206      	str	r2, [sp, #24]
 800b858:	1c5a      	adds	r2, r3, #1
 800b85a:	d13b      	bne.n	800b8d4 <_printf_float+0x164>
 800b85c:	2306      	movs	r3, #6
 800b85e:	6063      	str	r3, [r4, #4]
 800b860:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b864:	2300      	movs	r3, #0
 800b866:	6022      	str	r2, [r4, #0]
 800b868:	9303      	str	r3, [sp, #12]
 800b86a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b86c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b870:	ab09      	add	r3, sp, #36	@ 0x24
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	6861      	ldr	r1, [r4, #4]
 800b876:	ec49 8b10 	vmov	d0, r8, r9
 800b87a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b87e:	4628      	mov	r0, r5
 800b880:	f7ff fed6 	bl	800b630 <__cvt>
 800b884:	9b06      	ldr	r3, [sp, #24]
 800b886:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b888:	2b47      	cmp	r3, #71	@ 0x47
 800b88a:	4680      	mov	r8, r0
 800b88c:	d129      	bne.n	800b8e2 <_printf_float+0x172>
 800b88e:	1cc8      	adds	r0, r1, #3
 800b890:	db02      	blt.n	800b898 <_printf_float+0x128>
 800b892:	6863      	ldr	r3, [r4, #4]
 800b894:	4299      	cmp	r1, r3
 800b896:	dd41      	ble.n	800b91c <_printf_float+0x1ac>
 800b898:	f1aa 0a02 	sub.w	sl, sl, #2
 800b89c:	fa5f fa8a 	uxtb.w	sl, sl
 800b8a0:	3901      	subs	r1, #1
 800b8a2:	4652      	mov	r2, sl
 800b8a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b8a8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8aa:	f7ff ff26 	bl	800b6fa <__exponent>
 800b8ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8b0:	1813      	adds	r3, r2, r0
 800b8b2:	2a01      	cmp	r2, #1
 800b8b4:	4681      	mov	r9, r0
 800b8b6:	6123      	str	r3, [r4, #16]
 800b8b8:	dc02      	bgt.n	800b8c0 <_printf_float+0x150>
 800b8ba:	6822      	ldr	r2, [r4, #0]
 800b8bc:	07d2      	lsls	r2, r2, #31
 800b8be:	d501      	bpl.n	800b8c4 <_printf_float+0x154>
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	6123      	str	r3, [r4, #16]
 800b8c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d0a2      	beq.n	800b812 <_printf_float+0xa2>
 800b8cc:	232d      	movs	r3, #45	@ 0x2d
 800b8ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8d2:	e79e      	b.n	800b812 <_printf_float+0xa2>
 800b8d4:	9a06      	ldr	r2, [sp, #24]
 800b8d6:	2a47      	cmp	r2, #71	@ 0x47
 800b8d8:	d1c2      	bne.n	800b860 <_printf_float+0xf0>
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d1c0      	bne.n	800b860 <_printf_float+0xf0>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	e7bd      	b.n	800b85e <_printf_float+0xee>
 800b8e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b8e6:	d9db      	bls.n	800b8a0 <_printf_float+0x130>
 800b8e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b8ec:	d118      	bne.n	800b920 <_printf_float+0x1b0>
 800b8ee:	2900      	cmp	r1, #0
 800b8f0:	6863      	ldr	r3, [r4, #4]
 800b8f2:	dd0b      	ble.n	800b90c <_printf_float+0x19c>
 800b8f4:	6121      	str	r1, [r4, #16]
 800b8f6:	b913      	cbnz	r3, 800b8fe <_printf_float+0x18e>
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	07d0      	lsls	r0, r2, #31
 800b8fc:	d502      	bpl.n	800b904 <_printf_float+0x194>
 800b8fe:	3301      	adds	r3, #1
 800b900:	440b      	add	r3, r1
 800b902:	6123      	str	r3, [r4, #16]
 800b904:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b906:	f04f 0900 	mov.w	r9, #0
 800b90a:	e7db      	b.n	800b8c4 <_printf_float+0x154>
 800b90c:	b913      	cbnz	r3, 800b914 <_printf_float+0x1a4>
 800b90e:	6822      	ldr	r2, [r4, #0]
 800b910:	07d2      	lsls	r2, r2, #31
 800b912:	d501      	bpl.n	800b918 <_printf_float+0x1a8>
 800b914:	3302      	adds	r3, #2
 800b916:	e7f4      	b.n	800b902 <_printf_float+0x192>
 800b918:	2301      	movs	r3, #1
 800b91a:	e7f2      	b.n	800b902 <_printf_float+0x192>
 800b91c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b922:	4299      	cmp	r1, r3
 800b924:	db05      	blt.n	800b932 <_printf_float+0x1c2>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	6121      	str	r1, [r4, #16]
 800b92a:	07d8      	lsls	r0, r3, #31
 800b92c:	d5ea      	bpl.n	800b904 <_printf_float+0x194>
 800b92e:	1c4b      	adds	r3, r1, #1
 800b930:	e7e7      	b.n	800b902 <_printf_float+0x192>
 800b932:	2900      	cmp	r1, #0
 800b934:	bfd4      	ite	le
 800b936:	f1c1 0202 	rsble	r2, r1, #2
 800b93a:	2201      	movgt	r2, #1
 800b93c:	4413      	add	r3, r2
 800b93e:	e7e0      	b.n	800b902 <_printf_float+0x192>
 800b940:	6823      	ldr	r3, [r4, #0]
 800b942:	055a      	lsls	r2, r3, #21
 800b944:	d407      	bmi.n	800b956 <_printf_float+0x1e6>
 800b946:	6923      	ldr	r3, [r4, #16]
 800b948:	4642      	mov	r2, r8
 800b94a:	4631      	mov	r1, r6
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b8      	blx	r7
 800b950:	3001      	adds	r0, #1
 800b952:	d12b      	bne.n	800b9ac <_printf_float+0x23c>
 800b954:	e767      	b.n	800b826 <_printf_float+0xb6>
 800b956:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b95a:	f240 80dd 	bls.w	800bb18 <_printf_float+0x3a8>
 800b95e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b962:	2200      	movs	r2, #0
 800b964:	2300      	movs	r3, #0
 800b966:	f7f5 f887 	bl	8000a78 <__aeabi_dcmpeq>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d033      	beq.n	800b9d6 <_printf_float+0x266>
 800b96e:	4a37      	ldr	r2, [pc, #220]	@ (800ba4c <_printf_float+0x2dc>)
 800b970:	2301      	movs	r3, #1
 800b972:	4631      	mov	r1, r6
 800b974:	4628      	mov	r0, r5
 800b976:	47b8      	blx	r7
 800b978:	3001      	adds	r0, #1
 800b97a:	f43f af54 	beq.w	800b826 <_printf_float+0xb6>
 800b97e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b982:	4543      	cmp	r3, r8
 800b984:	db02      	blt.n	800b98c <_printf_float+0x21c>
 800b986:	6823      	ldr	r3, [r4, #0]
 800b988:	07d8      	lsls	r0, r3, #31
 800b98a:	d50f      	bpl.n	800b9ac <_printf_float+0x23c>
 800b98c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b990:	4631      	mov	r1, r6
 800b992:	4628      	mov	r0, r5
 800b994:	47b8      	blx	r7
 800b996:	3001      	adds	r0, #1
 800b998:	f43f af45 	beq.w	800b826 <_printf_float+0xb6>
 800b99c:	f04f 0900 	mov.w	r9, #0
 800b9a0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b9a4:	f104 0a1a 	add.w	sl, r4, #26
 800b9a8:	45c8      	cmp	r8, r9
 800b9aa:	dc09      	bgt.n	800b9c0 <_printf_float+0x250>
 800b9ac:	6823      	ldr	r3, [r4, #0]
 800b9ae:	079b      	lsls	r3, r3, #30
 800b9b0:	f100 8103 	bmi.w	800bbba <_printf_float+0x44a>
 800b9b4:	68e0      	ldr	r0, [r4, #12]
 800b9b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9b8:	4298      	cmp	r0, r3
 800b9ba:	bfb8      	it	lt
 800b9bc:	4618      	movlt	r0, r3
 800b9be:	e734      	b.n	800b82a <_printf_float+0xba>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	4652      	mov	r2, sl
 800b9c4:	4631      	mov	r1, r6
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	47b8      	blx	r7
 800b9ca:	3001      	adds	r0, #1
 800b9cc:	f43f af2b 	beq.w	800b826 <_printf_float+0xb6>
 800b9d0:	f109 0901 	add.w	r9, r9, #1
 800b9d4:	e7e8      	b.n	800b9a8 <_printf_float+0x238>
 800b9d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	dc39      	bgt.n	800ba50 <_printf_float+0x2e0>
 800b9dc:	4a1b      	ldr	r2, [pc, #108]	@ (800ba4c <_printf_float+0x2dc>)
 800b9de:	2301      	movs	r3, #1
 800b9e0:	4631      	mov	r1, r6
 800b9e2:	4628      	mov	r0, r5
 800b9e4:	47b8      	blx	r7
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	f43f af1d 	beq.w	800b826 <_printf_float+0xb6>
 800b9ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b9f0:	ea59 0303 	orrs.w	r3, r9, r3
 800b9f4:	d102      	bne.n	800b9fc <_printf_float+0x28c>
 800b9f6:	6823      	ldr	r3, [r4, #0]
 800b9f8:	07d9      	lsls	r1, r3, #31
 800b9fa:	d5d7      	bpl.n	800b9ac <_printf_float+0x23c>
 800b9fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba00:	4631      	mov	r1, r6
 800ba02:	4628      	mov	r0, r5
 800ba04:	47b8      	blx	r7
 800ba06:	3001      	adds	r0, #1
 800ba08:	f43f af0d 	beq.w	800b826 <_printf_float+0xb6>
 800ba0c:	f04f 0a00 	mov.w	sl, #0
 800ba10:	f104 0b1a 	add.w	fp, r4, #26
 800ba14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba16:	425b      	negs	r3, r3
 800ba18:	4553      	cmp	r3, sl
 800ba1a:	dc01      	bgt.n	800ba20 <_printf_float+0x2b0>
 800ba1c:	464b      	mov	r3, r9
 800ba1e:	e793      	b.n	800b948 <_printf_float+0x1d8>
 800ba20:	2301      	movs	r3, #1
 800ba22:	465a      	mov	r2, fp
 800ba24:	4631      	mov	r1, r6
 800ba26:	4628      	mov	r0, r5
 800ba28:	47b8      	blx	r7
 800ba2a:	3001      	adds	r0, #1
 800ba2c:	f43f aefb 	beq.w	800b826 <_printf_float+0xb6>
 800ba30:	f10a 0a01 	add.w	sl, sl, #1
 800ba34:	e7ee      	b.n	800ba14 <_printf_float+0x2a4>
 800ba36:	bf00      	nop
 800ba38:	7fefffff 	.word	0x7fefffff
 800ba3c:	0800e778 	.word	0x0800e778
 800ba40:	0800e774 	.word	0x0800e774
 800ba44:	0800e780 	.word	0x0800e780
 800ba48:	0800e77c 	.word	0x0800e77c
 800ba4c:	0800e784 	.word	0x0800e784
 800ba50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba52:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba56:	4553      	cmp	r3, sl
 800ba58:	bfa8      	it	ge
 800ba5a:	4653      	movge	r3, sl
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	4699      	mov	r9, r3
 800ba60:	dc36      	bgt.n	800bad0 <_printf_float+0x360>
 800ba62:	f04f 0b00 	mov.w	fp, #0
 800ba66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba6a:	f104 021a 	add.w	r2, r4, #26
 800ba6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba70:	9306      	str	r3, [sp, #24]
 800ba72:	eba3 0309 	sub.w	r3, r3, r9
 800ba76:	455b      	cmp	r3, fp
 800ba78:	dc31      	bgt.n	800bade <_printf_float+0x36e>
 800ba7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba7c:	459a      	cmp	sl, r3
 800ba7e:	dc3a      	bgt.n	800baf6 <_printf_float+0x386>
 800ba80:	6823      	ldr	r3, [r4, #0]
 800ba82:	07da      	lsls	r2, r3, #31
 800ba84:	d437      	bmi.n	800baf6 <_printf_float+0x386>
 800ba86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba88:	ebaa 0903 	sub.w	r9, sl, r3
 800ba8c:	9b06      	ldr	r3, [sp, #24]
 800ba8e:	ebaa 0303 	sub.w	r3, sl, r3
 800ba92:	4599      	cmp	r9, r3
 800ba94:	bfa8      	it	ge
 800ba96:	4699      	movge	r9, r3
 800ba98:	f1b9 0f00 	cmp.w	r9, #0
 800ba9c:	dc33      	bgt.n	800bb06 <_printf_float+0x396>
 800ba9e:	f04f 0800 	mov.w	r8, #0
 800baa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800baa6:	f104 0b1a 	add.w	fp, r4, #26
 800baaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baac:	ebaa 0303 	sub.w	r3, sl, r3
 800bab0:	eba3 0309 	sub.w	r3, r3, r9
 800bab4:	4543      	cmp	r3, r8
 800bab6:	f77f af79 	ble.w	800b9ac <_printf_float+0x23c>
 800baba:	2301      	movs	r3, #1
 800babc:	465a      	mov	r2, fp
 800babe:	4631      	mov	r1, r6
 800bac0:	4628      	mov	r0, r5
 800bac2:	47b8      	blx	r7
 800bac4:	3001      	adds	r0, #1
 800bac6:	f43f aeae 	beq.w	800b826 <_printf_float+0xb6>
 800baca:	f108 0801 	add.w	r8, r8, #1
 800bace:	e7ec      	b.n	800baaa <_printf_float+0x33a>
 800bad0:	4642      	mov	r2, r8
 800bad2:	4631      	mov	r1, r6
 800bad4:	4628      	mov	r0, r5
 800bad6:	47b8      	blx	r7
 800bad8:	3001      	adds	r0, #1
 800bada:	d1c2      	bne.n	800ba62 <_printf_float+0x2f2>
 800badc:	e6a3      	b.n	800b826 <_printf_float+0xb6>
 800bade:	2301      	movs	r3, #1
 800bae0:	4631      	mov	r1, r6
 800bae2:	4628      	mov	r0, r5
 800bae4:	9206      	str	r2, [sp, #24]
 800bae6:	47b8      	blx	r7
 800bae8:	3001      	adds	r0, #1
 800baea:	f43f ae9c 	beq.w	800b826 <_printf_float+0xb6>
 800baee:	9a06      	ldr	r2, [sp, #24]
 800baf0:	f10b 0b01 	add.w	fp, fp, #1
 800baf4:	e7bb      	b.n	800ba6e <_printf_float+0x2fe>
 800baf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bafa:	4631      	mov	r1, r6
 800bafc:	4628      	mov	r0, r5
 800bafe:	47b8      	blx	r7
 800bb00:	3001      	adds	r0, #1
 800bb02:	d1c0      	bne.n	800ba86 <_printf_float+0x316>
 800bb04:	e68f      	b.n	800b826 <_printf_float+0xb6>
 800bb06:	9a06      	ldr	r2, [sp, #24]
 800bb08:	464b      	mov	r3, r9
 800bb0a:	4442      	add	r2, r8
 800bb0c:	4631      	mov	r1, r6
 800bb0e:	4628      	mov	r0, r5
 800bb10:	47b8      	blx	r7
 800bb12:	3001      	adds	r0, #1
 800bb14:	d1c3      	bne.n	800ba9e <_printf_float+0x32e>
 800bb16:	e686      	b.n	800b826 <_printf_float+0xb6>
 800bb18:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb1c:	f1ba 0f01 	cmp.w	sl, #1
 800bb20:	dc01      	bgt.n	800bb26 <_printf_float+0x3b6>
 800bb22:	07db      	lsls	r3, r3, #31
 800bb24:	d536      	bpl.n	800bb94 <_printf_float+0x424>
 800bb26:	2301      	movs	r3, #1
 800bb28:	4642      	mov	r2, r8
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	47b8      	blx	r7
 800bb30:	3001      	adds	r0, #1
 800bb32:	f43f ae78 	beq.w	800b826 <_printf_float+0xb6>
 800bb36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	47b8      	blx	r7
 800bb40:	3001      	adds	r0, #1
 800bb42:	f43f ae70 	beq.w	800b826 <_printf_float+0xb6>
 800bb46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb52:	f7f4 ff91 	bl	8000a78 <__aeabi_dcmpeq>
 800bb56:	b9c0      	cbnz	r0, 800bb8a <_printf_float+0x41a>
 800bb58:	4653      	mov	r3, sl
 800bb5a:	f108 0201 	add.w	r2, r8, #1
 800bb5e:	4631      	mov	r1, r6
 800bb60:	4628      	mov	r0, r5
 800bb62:	47b8      	blx	r7
 800bb64:	3001      	adds	r0, #1
 800bb66:	d10c      	bne.n	800bb82 <_printf_float+0x412>
 800bb68:	e65d      	b.n	800b826 <_printf_float+0xb6>
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	465a      	mov	r2, fp
 800bb6e:	4631      	mov	r1, r6
 800bb70:	4628      	mov	r0, r5
 800bb72:	47b8      	blx	r7
 800bb74:	3001      	adds	r0, #1
 800bb76:	f43f ae56 	beq.w	800b826 <_printf_float+0xb6>
 800bb7a:	f108 0801 	add.w	r8, r8, #1
 800bb7e:	45d0      	cmp	r8, sl
 800bb80:	dbf3      	blt.n	800bb6a <_printf_float+0x3fa>
 800bb82:	464b      	mov	r3, r9
 800bb84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb88:	e6df      	b.n	800b94a <_printf_float+0x1da>
 800bb8a:	f04f 0800 	mov.w	r8, #0
 800bb8e:	f104 0b1a 	add.w	fp, r4, #26
 800bb92:	e7f4      	b.n	800bb7e <_printf_float+0x40e>
 800bb94:	2301      	movs	r3, #1
 800bb96:	4642      	mov	r2, r8
 800bb98:	e7e1      	b.n	800bb5e <_printf_float+0x3ee>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	464a      	mov	r2, r9
 800bb9e:	4631      	mov	r1, r6
 800bba0:	4628      	mov	r0, r5
 800bba2:	47b8      	blx	r7
 800bba4:	3001      	adds	r0, #1
 800bba6:	f43f ae3e 	beq.w	800b826 <_printf_float+0xb6>
 800bbaa:	f108 0801 	add.w	r8, r8, #1
 800bbae:	68e3      	ldr	r3, [r4, #12]
 800bbb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbb2:	1a5b      	subs	r3, r3, r1
 800bbb4:	4543      	cmp	r3, r8
 800bbb6:	dcf0      	bgt.n	800bb9a <_printf_float+0x42a>
 800bbb8:	e6fc      	b.n	800b9b4 <_printf_float+0x244>
 800bbba:	f04f 0800 	mov.w	r8, #0
 800bbbe:	f104 0919 	add.w	r9, r4, #25
 800bbc2:	e7f4      	b.n	800bbae <_printf_float+0x43e>

0800bbc4 <_printf_common>:
 800bbc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc8:	4616      	mov	r6, r2
 800bbca:	4698      	mov	r8, r3
 800bbcc:	688a      	ldr	r2, [r1, #8]
 800bbce:	690b      	ldr	r3, [r1, #16]
 800bbd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	bfb8      	it	lt
 800bbd8:	4613      	movlt	r3, r2
 800bbda:	6033      	str	r3, [r6, #0]
 800bbdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbe0:	4607      	mov	r7, r0
 800bbe2:	460c      	mov	r4, r1
 800bbe4:	b10a      	cbz	r2, 800bbea <_printf_common+0x26>
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	6033      	str	r3, [r6, #0]
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	0699      	lsls	r1, r3, #26
 800bbee:	bf42      	ittt	mi
 800bbf0:	6833      	ldrmi	r3, [r6, #0]
 800bbf2:	3302      	addmi	r3, #2
 800bbf4:	6033      	strmi	r3, [r6, #0]
 800bbf6:	6825      	ldr	r5, [r4, #0]
 800bbf8:	f015 0506 	ands.w	r5, r5, #6
 800bbfc:	d106      	bne.n	800bc0c <_printf_common+0x48>
 800bbfe:	f104 0a19 	add.w	sl, r4, #25
 800bc02:	68e3      	ldr	r3, [r4, #12]
 800bc04:	6832      	ldr	r2, [r6, #0]
 800bc06:	1a9b      	subs	r3, r3, r2
 800bc08:	42ab      	cmp	r3, r5
 800bc0a:	dc26      	bgt.n	800bc5a <_printf_common+0x96>
 800bc0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc10:	6822      	ldr	r2, [r4, #0]
 800bc12:	3b00      	subs	r3, #0
 800bc14:	bf18      	it	ne
 800bc16:	2301      	movne	r3, #1
 800bc18:	0692      	lsls	r2, r2, #26
 800bc1a:	d42b      	bmi.n	800bc74 <_printf_common+0xb0>
 800bc1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc20:	4641      	mov	r1, r8
 800bc22:	4638      	mov	r0, r7
 800bc24:	47c8      	blx	r9
 800bc26:	3001      	adds	r0, #1
 800bc28:	d01e      	beq.n	800bc68 <_printf_common+0xa4>
 800bc2a:	6823      	ldr	r3, [r4, #0]
 800bc2c:	6922      	ldr	r2, [r4, #16]
 800bc2e:	f003 0306 	and.w	r3, r3, #6
 800bc32:	2b04      	cmp	r3, #4
 800bc34:	bf02      	ittt	eq
 800bc36:	68e5      	ldreq	r5, [r4, #12]
 800bc38:	6833      	ldreq	r3, [r6, #0]
 800bc3a:	1aed      	subeq	r5, r5, r3
 800bc3c:	68a3      	ldr	r3, [r4, #8]
 800bc3e:	bf0c      	ite	eq
 800bc40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc44:	2500      	movne	r5, #0
 800bc46:	4293      	cmp	r3, r2
 800bc48:	bfc4      	itt	gt
 800bc4a:	1a9b      	subgt	r3, r3, r2
 800bc4c:	18ed      	addgt	r5, r5, r3
 800bc4e:	2600      	movs	r6, #0
 800bc50:	341a      	adds	r4, #26
 800bc52:	42b5      	cmp	r5, r6
 800bc54:	d11a      	bne.n	800bc8c <_printf_common+0xc8>
 800bc56:	2000      	movs	r0, #0
 800bc58:	e008      	b.n	800bc6c <_printf_common+0xa8>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	4652      	mov	r2, sl
 800bc5e:	4641      	mov	r1, r8
 800bc60:	4638      	mov	r0, r7
 800bc62:	47c8      	blx	r9
 800bc64:	3001      	adds	r0, #1
 800bc66:	d103      	bne.n	800bc70 <_printf_common+0xac>
 800bc68:	f04f 30ff 	mov.w	r0, #4294967295
 800bc6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc70:	3501      	adds	r5, #1
 800bc72:	e7c6      	b.n	800bc02 <_printf_common+0x3e>
 800bc74:	18e1      	adds	r1, r4, r3
 800bc76:	1c5a      	adds	r2, r3, #1
 800bc78:	2030      	movs	r0, #48	@ 0x30
 800bc7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc7e:	4422      	add	r2, r4
 800bc80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc88:	3302      	adds	r3, #2
 800bc8a:	e7c7      	b.n	800bc1c <_printf_common+0x58>
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	4622      	mov	r2, r4
 800bc90:	4641      	mov	r1, r8
 800bc92:	4638      	mov	r0, r7
 800bc94:	47c8      	blx	r9
 800bc96:	3001      	adds	r0, #1
 800bc98:	d0e6      	beq.n	800bc68 <_printf_common+0xa4>
 800bc9a:	3601      	adds	r6, #1
 800bc9c:	e7d9      	b.n	800bc52 <_printf_common+0x8e>
	...

0800bca0 <_printf_i>:
 800bca0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bca4:	7e0f      	ldrb	r7, [r1, #24]
 800bca6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bca8:	2f78      	cmp	r7, #120	@ 0x78
 800bcaa:	4691      	mov	r9, r2
 800bcac:	4680      	mov	r8, r0
 800bcae:	460c      	mov	r4, r1
 800bcb0:	469a      	mov	sl, r3
 800bcb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcb6:	d807      	bhi.n	800bcc8 <_printf_i+0x28>
 800bcb8:	2f62      	cmp	r7, #98	@ 0x62
 800bcba:	d80a      	bhi.n	800bcd2 <_printf_i+0x32>
 800bcbc:	2f00      	cmp	r7, #0
 800bcbe:	f000 80d1 	beq.w	800be64 <_printf_i+0x1c4>
 800bcc2:	2f58      	cmp	r7, #88	@ 0x58
 800bcc4:	f000 80b8 	beq.w	800be38 <_printf_i+0x198>
 800bcc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bccc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcd0:	e03a      	b.n	800bd48 <_printf_i+0xa8>
 800bcd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcd6:	2b15      	cmp	r3, #21
 800bcd8:	d8f6      	bhi.n	800bcc8 <_printf_i+0x28>
 800bcda:	a101      	add	r1, pc, #4	@ (adr r1, 800bce0 <_printf_i+0x40>)
 800bcdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bce0:	0800bd39 	.word	0x0800bd39
 800bce4:	0800bd4d 	.word	0x0800bd4d
 800bce8:	0800bcc9 	.word	0x0800bcc9
 800bcec:	0800bcc9 	.word	0x0800bcc9
 800bcf0:	0800bcc9 	.word	0x0800bcc9
 800bcf4:	0800bcc9 	.word	0x0800bcc9
 800bcf8:	0800bd4d 	.word	0x0800bd4d
 800bcfc:	0800bcc9 	.word	0x0800bcc9
 800bd00:	0800bcc9 	.word	0x0800bcc9
 800bd04:	0800bcc9 	.word	0x0800bcc9
 800bd08:	0800bcc9 	.word	0x0800bcc9
 800bd0c:	0800be4b 	.word	0x0800be4b
 800bd10:	0800bd77 	.word	0x0800bd77
 800bd14:	0800be05 	.word	0x0800be05
 800bd18:	0800bcc9 	.word	0x0800bcc9
 800bd1c:	0800bcc9 	.word	0x0800bcc9
 800bd20:	0800be6d 	.word	0x0800be6d
 800bd24:	0800bcc9 	.word	0x0800bcc9
 800bd28:	0800bd77 	.word	0x0800bd77
 800bd2c:	0800bcc9 	.word	0x0800bcc9
 800bd30:	0800bcc9 	.word	0x0800bcc9
 800bd34:	0800be0d 	.word	0x0800be0d
 800bd38:	6833      	ldr	r3, [r6, #0]
 800bd3a:	1d1a      	adds	r2, r3, #4
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	6032      	str	r2, [r6, #0]
 800bd40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e09c      	b.n	800be86 <_printf_i+0x1e6>
 800bd4c:	6833      	ldr	r3, [r6, #0]
 800bd4e:	6820      	ldr	r0, [r4, #0]
 800bd50:	1d19      	adds	r1, r3, #4
 800bd52:	6031      	str	r1, [r6, #0]
 800bd54:	0606      	lsls	r6, r0, #24
 800bd56:	d501      	bpl.n	800bd5c <_printf_i+0xbc>
 800bd58:	681d      	ldr	r5, [r3, #0]
 800bd5a:	e003      	b.n	800bd64 <_printf_i+0xc4>
 800bd5c:	0645      	lsls	r5, r0, #25
 800bd5e:	d5fb      	bpl.n	800bd58 <_printf_i+0xb8>
 800bd60:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd64:	2d00      	cmp	r5, #0
 800bd66:	da03      	bge.n	800bd70 <_printf_i+0xd0>
 800bd68:	232d      	movs	r3, #45	@ 0x2d
 800bd6a:	426d      	negs	r5, r5
 800bd6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd70:	4858      	ldr	r0, [pc, #352]	@ (800bed4 <_printf_i+0x234>)
 800bd72:	230a      	movs	r3, #10
 800bd74:	e011      	b.n	800bd9a <_printf_i+0xfa>
 800bd76:	6821      	ldr	r1, [r4, #0]
 800bd78:	6833      	ldr	r3, [r6, #0]
 800bd7a:	0608      	lsls	r0, r1, #24
 800bd7c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd80:	d402      	bmi.n	800bd88 <_printf_i+0xe8>
 800bd82:	0649      	lsls	r1, r1, #25
 800bd84:	bf48      	it	mi
 800bd86:	b2ad      	uxthmi	r5, r5
 800bd88:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd8a:	4852      	ldr	r0, [pc, #328]	@ (800bed4 <_printf_i+0x234>)
 800bd8c:	6033      	str	r3, [r6, #0]
 800bd8e:	bf14      	ite	ne
 800bd90:	230a      	movne	r3, #10
 800bd92:	2308      	moveq	r3, #8
 800bd94:	2100      	movs	r1, #0
 800bd96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd9a:	6866      	ldr	r6, [r4, #4]
 800bd9c:	60a6      	str	r6, [r4, #8]
 800bd9e:	2e00      	cmp	r6, #0
 800bda0:	db05      	blt.n	800bdae <_printf_i+0x10e>
 800bda2:	6821      	ldr	r1, [r4, #0]
 800bda4:	432e      	orrs	r6, r5
 800bda6:	f021 0104 	bic.w	r1, r1, #4
 800bdaa:	6021      	str	r1, [r4, #0]
 800bdac:	d04b      	beq.n	800be46 <_printf_i+0x1a6>
 800bdae:	4616      	mov	r6, r2
 800bdb0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdb4:	fb03 5711 	mls	r7, r3, r1, r5
 800bdb8:	5dc7      	ldrb	r7, [r0, r7]
 800bdba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bdbe:	462f      	mov	r7, r5
 800bdc0:	42bb      	cmp	r3, r7
 800bdc2:	460d      	mov	r5, r1
 800bdc4:	d9f4      	bls.n	800bdb0 <_printf_i+0x110>
 800bdc6:	2b08      	cmp	r3, #8
 800bdc8:	d10b      	bne.n	800bde2 <_printf_i+0x142>
 800bdca:	6823      	ldr	r3, [r4, #0]
 800bdcc:	07df      	lsls	r7, r3, #31
 800bdce:	d508      	bpl.n	800bde2 <_printf_i+0x142>
 800bdd0:	6923      	ldr	r3, [r4, #16]
 800bdd2:	6861      	ldr	r1, [r4, #4]
 800bdd4:	4299      	cmp	r1, r3
 800bdd6:	bfde      	ittt	le
 800bdd8:	2330      	movle	r3, #48	@ 0x30
 800bdda:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdde:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bde2:	1b92      	subs	r2, r2, r6
 800bde4:	6122      	str	r2, [r4, #16]
 800bde6:	f8cd a000 	str.w	sl, [sp]
 800bdea:	464b      	mov	r3, r9
 800bdec:	aa03      	add	r2, sp, #12
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	f7ff fee7 	bl	800bbc4 <_printf_common>
 800bdf6:	3001      	adds	r0, #1
 800bdf8:	d14a      	bne.n	800be90 <_printf_i+0x1f0>
 800bdfa:	f04f 30ff 	mov.w	r0, #4294967295
 800bdfe:	b004      	add	sp, #16
 800be00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	f043 0320 	orr.w	r3, r3, #32
 800be0a:	6023      	str	r3, [r4, #0]
 800be0c:	4832      	ldr	r0, [pc, #200]	@ (800bed8 <_printf_i+0x238>)
 800be0e:	2778      	movs	r7, #120	@ 0x78
 800be10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be14:	6823      	ldr	r3, [r4, #0]
 800be16:	6831      	ldr	r1, [r6, #0]
 800be18:	061f      	lsls	r7, r3, #24
 800be1a:	f851 5b04 	ldr.w	r5, [r1], #4
 800be1e:	d402      	bmi.n	800be26 <_printf_i+0x186>
 800be20:	065f      	lsls	r7, r3, #25
 800be22:	bf48      	it	mi
 800be24:	b2ad      	uxthmi	r5, r5
 800be26:	6031      	str	r1, [r6, #0]
 800be28:	07d9      	lsls	r1, r3, #31
 800be2a:	bf44      	itt	mi
 800be2c:	f043 0320 	orrmi.w	r3, r3, #32
 800be30:	6023      	strmi	r3, [r4, #0]
 800be32:	b11d      	cbz	r5, 800be3c <_printf_i+0x19c>
 800be34:	2310      	movs	r3, #16
 800be36:	e7ad      	b.n	800bd94 <_printf_i+0xf4>
 800be38:	4826      	ldr	r0, [pc, #152]	@ (800bed4 <_printf_i+0x234>)
 800be3a:	e7e9      	b.n	800be10 <_printf_i+0x170>
 800be3c:	6823      	ldr	r3, [r4, #0]
 800be3e:	f023 0320 	bic.w	r3, r3, #32
 800be42:	6023      	str	r3, [r4, #0]
 800be44:	e7f6      	b.n	800be34 <_printf_i+0x194>
 800be46:	4616      	mov	r6, r2
 800be48:	e7bd      	b.n	800bdc6 <_printf_i+0x126>
 800be4a:	6833      	ldr	r3, [r6, #0]
 800be4c:	6825      	ldr	r5, [r4, #0]
 800be4e:	6961      	ldr	r1, [r4, #20]
 800be50:	1d18      	adds	r0, r3, #4
 800be52:	6030      	str	r0, [r6, #0]
 800be54:	062e      	lsls	r6, r5, #24
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	d501      	bpl.n	800be5e <_printf_i+0x1be>
 800be5a:	6019      	str	r1, [r3, #0]
 800be5c:	e002      	b.n	800be64 <_printf_i+0x1c4>
 800be5e:	0668      	lsls	r0, r5, #25
 800be60:	d5fb      	bpl.n	800be5a <_printf_i+0x1ba>
 800be62:	8019      	strh	r1, [r3, #0]
 800be64:	2300      	movs	r3, #0
 800be66:	6123      	str	r3, [r4, #16]
 800be68:	4616      	mov	r6, r2
 800be6a:	e7bc      	b.n	800bde6 <_printf_i+0x146>
 800be6c:	6833      	ldr	r3, [r6, #0]
 800be6e:	1d1a      	adds	r2, r3, #4
 800be70:	6032      	str	r2, [r6, #0]
 800be72:	681e      	ldr	r6, [r3, #0]
 800be74:	6862      	ldr	r2, [r4, #4]
 800be76:	2100      	movs	r1, #0
 800be78:	4630      	mov	r0, r6
 800be7a:	f7f4 f981 	bl	8000180 <memchr>
 800be7e:	b108      	cbz	r0, 800be84 <_printf_i+0x1e4>
 800be80:	1b80      	subs	r0, r0, r6
 800be82:	6060      	str	r0, [r4, #4]
 800be84:	6863      	ldr	r3, [r4, #4]
 800be86:	6123      	str	r3, [r4, #16]
 800be88:	2300      	movs	r3, #0
 800be8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be8e:	e7aa      	b.n	800bde6 <_printf_i+0x146>
 800be90:	6923      	ldr	r3, [r4, #16]
 800be92:	4632      	mov	r2, r6
 800be94:	4649      	mov	r1, r9
 800be96:	4640      	mov	r0, r8
 800be98:	47d0      	blx	sl
 800be9a:	3001      	adds	r0, #1
 800be9c:	d0ad      	beq.n	800bdfa <_printf_i+0x15a>
 800be9e:	6823      	ldr	r3, [r4, #0]
 800bea0:	079b      	lsls	r3, r3, #30
 800bea2:	d413      	bmi.n	800becc <_printf_i+0x22c>
 800bea4:	68e0      	ldr	r0, [r4, #12]
 800bea6:	9b03      	ldr	r3, [sp, #12]
 800bea8:	4298      	cmp	r0, r3
 800beaa:	bfb8      	it	lt
 800beac:	4618      	movlt	r0, r3
 800beae:	e7a6      	b.n	800bdfe <_printf_i+0x15e>
 800beb0:	2301      	movs	r3, #1
 800beb2:	4632      	mov	r2, r6
 800beb4:	4649      	mov	r1, r9
 800beb6:	4640      	mov	r0, r8
 800beb8:	47d0      	blx	sl
 800beba:	3001      	adds	r0, #1
 800bebc:	d09d      	beq.n	800bdfa <_printf_i+0x15a>
 800bebe:	3501      	adds	r5, #1
 800bec0:	68e3      	ldr	r3, [r4, #12]
 800bec2:	9903      	ldr	r1, [sp, #12]
 800bec4:	1a5b      	subs	r3, r3, r1
 800bec6:	42ab      	cmp	r3, r5
 800bec8:	dcf2      	bgt.n	800beb0 <_printf_i+0x210>
 800beca:	e7eb      	b.n	800bea4 <_printf_i+0x204>
 800becc:	2500      	movs	r5, #0
 800bece:	f104 0619 	add.w	r6, r4, #25
 800bed2:	e7f5      	b.n	800bec0 <_printf_i+0x220>
 800bed4:	0800e786 	.word	0x0800e786
 800bed8:	0800e797 	.word	0x0800e797

0800bedc <std>:
 800bedc:	2300      	movs	r3, #0
 800bede:	b510      	push	{r4, lr}
 800bee0:	4604      	mov	r4, r0
 800bee2:	e9c0 3300 	strd	r3, r3, [r0]
 800bee6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800beea:	6083      	str	r3, [r0, #8]
 800beec:	8181      	strh	r1, [r0, #12]
 800beee:	6643      	str	r3, [r0, #100]	@ 0x64
 800bef0:	81c2      	strh	r2, [r0, #14]
 800bef2:	6183      	str	r3, [r0, #24]
 800bef4:	4619      	mov	r1, r3
 800bef6:	2208      	movs	r2, #8
 800bef8:	305c      	adds	r0, #92	@ 0x5c
 800befa:	f000 fa09 	bl	800c310 <memset>
 800befe:	4b0d      	ldr	r3, [pc, #52]	@ (800bf34 <std+0x58>)
 800bf00:	6263      	str	r3, [r4, #36]	@ 0x24
 800bf02:	4b0d      	ldr	r3, [pc, #52]	@ (800bf38 <std+0x5c>)
 800bf04:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bf06:	4b0d      	ldr	r3, [pc, #52]	@ (800bf3c <std+0x60>)
 800bf08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bf0a:	4b0d      	ldr	r3, [pc, #52]	@ (800bf40 <std+0x64>)
 800bf0c:	6323      	str	r3, [r4, #48]	@ 0x30
 800bf0e:	4b0d      	ldr	r3, [pc, #52]	@ (800bf44 <std+0x68>)
 800bf10:	6224      	str	r4, [r4, #32]
 800bf12:	429c      	cmp	r4, r3
 800bf14:	d006      	beq.n	800bf24 <std+0x48>
 800bf16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bf1a:	4294      	cmp	r4, r2
 800bf1c:	d002      	beq.n	800bf24 <std+0x48>
 800bf1e:	33d0      	adds	r3, #208	@ 0xd0
 800bf20:	429c      	cmp	r4, r3
 800bf22:	d105      	bne.n	800bf30 <std+0x54>
 800bf24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bf28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf2c:	f000 ba6c 	b.w	800c408 <__retarget_lock_init_recursive>
 800bf30:	bd10      	pop	{r4, pc}
 800bf32:	bf00      	nop
 800bf34:	0800c141 	.word	0x0800c141
 800bf38:	0800c163 	.word	0x0800c163
 800bf3c:	0800c19b 	.word	0x0800c19b
 800bf40:	0800c1bf 	.word	0x0800c1bf
 800bf44:	2000045c 	.word	0x2000045c

0800bf48 <stdio_exit_handler>:
 800bf48:	4a02      	ldr	r2, [pc, #8]	@ (800bf54 <stdio_exit_handler+0xc>)
 800bf4a:	4903      	ldr	r1, [pc, #12]	@ (800bf58 <stdio_exit_handler+0x10>)
 800bf4c:	4803      	ldr	r0, [pc, #12]	@ (800bf5c <stdio_exit_handler+0x14>)
 800bf4e:	f000 b869 	b.w	800c024 <_fwalk_sglue>
 800bf52:	bf00      	nop
 800bf54:	20000018 	.word	0x20000018
 800bf58:	0800dd41 	.word	0x0800dd41
 800bf5c:	20000028 	.word	0x20000028

0800bf60 <cleanup_stdio>:
 800bf60:	6841      	ldr	r1, [r0, #4]
 800bf62:	4b0c      	ldr	r3, [pc, #48]	@ (800bf94 <cleanup_stdio+0x34>)
 800bf64:	4299      	cmp	r1, r3
 800bf66:	b510      	push	{r4, lr}
 800bf68:	4604      	mov	r4, r0
 800bf6a:	d001      	beq.n	800bf70 <cleanup_stdio+0x10>
 800bf6c:	f001 fee8 	bl	800dd40 <_fflush_r>
 800bf70:	68a1      	ldr	r1, [r4, #8]
 800bf72:	4b09      	ldr	r3, [pc, #36]	@ (800bf98 <cleanup_stdio+0x38>)
 800bf74:	4299      	cmp	r1, r3
 800bf76:	d002      	beq.n	800bf7e <cleanup_stdio+0x1e>
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f001 fee1 	bl	800dd40 <_fflush_r>
 800bf7e:	68e1      	ldr	r1, [r4, #12]
 800bf80:	4b06      	ldr	r3, [pc, #24]	@ (800bf9c <cleanup_stdio+0x3c>)
 800bf82:	4299      	cmp	r1, r3
 800bf84:	d004      	beq.n	800bf90 <cleanup_stdio+0x30>
 800bf86:	4620      	mov	r0, r4
 800bf88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf8c:	f001 bed8 	b.w	800dd40 <_fflush_r>
 800bf90:	bd10      	pop	{r4, pc}
 800bf92:	bf00      	nop
 800bf94:	2000045c 	.word	0x2000045c
 800bf98:	200004c4 	.word	0x200004c4
 800bf9c:	2000052c 	.word	0x2000052c

0800bfa0 <global_stdio_init.part.0>:
 800bfa0:	b510      	push	{r4, lr}
 800bfa2:	4b0b      	ldr	r3, [pc, #44]	@ (800bfd0 <global_stdio_init.part.0+0x30>)
 800bfa4:	4c0b      	ldr	r4, [pc, #44]	@ (800bfd4 <global_stdio_init.part.0+0x34>)
 800bfa6:	4a0c      	ldr	r2, [pc, #48]	@ (800bfd8 <global_stdio_init.part.0+0x38>)
 800bfa8:	601a      	str	r2, [r3, #0]
 800bfaa:	4620      	mov	r0, r4
 800bfac:	2200      	movs	r2, #0
 800bfae:	2104      	movs	r1, #4
 800bfb0:	f7ff ff94 	bl	800bedc <std>
 800bfb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bfb8:	2201      	movs	r2, #1
 800bfba:	2109      	movs	r1, #9
 800bfbc:	f7ff ff8e 	bl	800bedc <std>
 800bfc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bfc4:	2202      	movs	r2, #2
 800bfc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfca:	2112      	movs	r1, #18
 800bfcc:	f7ff bf86 	b.w	800bedc <std>
 800bfd0:	20000594 	.word	0x20000594
 800bfd4:	2000045c 	.word	0x2000045c
 800bfd8:	0800bf49 	.word	0x0800bf49

0800bfdc <__sfp_lock_acquire>:
 800bfdc:	4801      	ldr	r0, [pc, #4]	@ (800bfe4 <__sfp_lock_acquire+0x8>)
 800bfde:	f000 ba14 	b.w	800c40a <__retarget_lock_acquire_recursive>
 800bfe2:	bf00      	nop
 800bfe4:	2000059d 	.word	0x2000059d

0800bfe8 <__sfp_lock_release>:
 800bfe8:	4801      	ldr	r0, [pc, #4]	@ (800bff0 <__sfp_lock_release+0x8>)
 800bfea:	f000 ba0f 	b.w	800c40c <__retarget_lock_release_recursive>
 800bfee:	bf00      	nop
 800bff0:	2000059d 	.word	0x2000059d

0800bff4 <__sinit>:
 800bff4:	b510      	push	{r4, lr}
 800bff6:	4604      	mov	r4, r0
 800bff8:	f7ff fff0 	bl	800bfdc <__sfp_lock_acquire>
 800bffc:	6a23      	ldr	r3, [r4, #32]
 800bffe:	b11b      	cbz	r3, 800c008 <__sinit+0x14>
 800c000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c004:	f7ff bff0 	b.w	800bfe8 <__sfp_lock_release>
 800c008:	4b04      	ldr	r3, [pc, #16]	@ (800c01c <__sinit+0x28>)
 800c00a:	6223      	str	r3, [r4, #32]
 800c00c:	4b04      	ldr	r3, [pc, #16]	@ (800c020 <__sinit+0x2c>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d1f5      	bne.n	800c000 <__sinit+0xc>
 800c014:	f7ff ffc4 	bl	800bfa0 <global_stdio_init.part.0>
 800c018:	e7f2      	b.n	800c000 <__sinit+0xc>
 800c01a:	bf00      	nop
 800c01c:	0800bf61 	.word	0x0800bf61
 800c020:	20000594 	.word	0x20000594

0800c024 <_fwalk_sglue>:
 800c024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c028:	4607      	mov	r7, r0
 800c02a:	4688      	mov	r8, r1
 800c02c:	4614      	mov	r4, r2
 800c02e:	2600      	movs	r6, #0
 800c030:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c034:	f1b9 0901 	subs.w	r9, r9, #1
 800c038:	d505      	bpl.n	800c046 <_fwalk_sglue+0x22>
 800c03a:	6824      	ldr	r4, [r4, #0]
 800c03c:	2c00      	cmp	r4, #0
 800c03e:	d1f7      	bne.n	800c030 <_fwalk_sglue+0xc>
 800c040:	4630      	mov	r0, r6
 800c042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c046:	89ab      	ldrh	r3, [r5, #12]
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d907      	bls.n	800c05c <_fwalk_sglue+0x38>
 800c04c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c050:	3301      	adds	r3, #1
 800c052:	d003      	beq.n	800c05c <_fwalk_sglue+0x38>
 800c054:	4629      	mov	r1, r5
 800c056:	4638      	mov	r0, r7
 800c058:	47c0      	blx	r8
 800c05a:	4306      	orrs	r6, r0
 800c05c:	3568      	adds	r5, #104	@ 0x68
 800c05e:	e7e9      	b.n	800c034 <_fwalk_sglue+0x10>

0800c060 <iprintf>:
 800c060:	b40f      	push	{r0, r1, r2, r3}
 800c062:	b507      	push	{r0, r1, r2, lr}
 800c064:	4906      	ldr	r1, [pc, #24]	@ (800c080 <iprintf+0x20>)
 800c066:	ab04      	add	r3, sp, #16
 800c068:	6808      	ldr	r0, [r1, #0]
 800c06a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c06e:	6881      	ldr	r1, [r0, #8]
 800c070:	9301      	str	r3, [sp, #4]
 800c072:	f001 fcc9 	bl	800da08 <_vfiprintf_r>
 800c076:	b003      	add	sp, #12
 800c078:	f85d eb04 	ldr.w	lr, [sp], #4
 800c07c:	b004      	add	sp, #16
 800c07e:	4770      	bx	lr
 800c080:	20000024 	.word	0x20000024

0800c084 <_puts_r>:
 800c084:	6a03      	ldr	r3, [r0, #32]
 800c086:	b570      	push	{r4, r5, r6, lr}
 800c088:	6884      	ldr	r4, [r0, #8]
 800c08a:	4605      	mov	r5, r0
 800c08c:	460e      	mov	r6, r1
 800c08e:	b90b      	cbnz	r3, 800c094 <_puts_r+0x10>
 800c090:	f7ff ffb0 	bl	800bff4 <__sinit>
 800c094:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c096:	07db      	lsls	r3, r3, #31
 800c098:	d405      	bmi.n	800c0a6 <_puts_r+0x22>
 800c09a:	89a3      	ldrh	r3, [r4, #12]
 800c09c:	0598      	lsls	r0, r3, #22
 800c09e:	d402      	bmi.n	800c0a6 <_puts_r+0x22>
 800c0a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0a2:	f000 f9b2 	bl	800c40a <__retarget_lock_acquire_recursive>
 800c0a6:	89a3      	ldrh	r3, [r4, #12]
 800c0a8:	0719      	lsls	r1, r3, #28
 800c0aa:	d502      	bpl.n	800c0b2 <_puts_r+0x2e>
 800c0ac:	6923      	ldr	r3, [r4, #16]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d135      	bne.n	800c11e <_puts_r+0x9a>
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	4628      	mov	r0, r5
 800c0b6:	f000 f8c5 	bl	800c244 <__swsetup_r>
 800c0ba:	b380      	cbz	r0, 800c11e <_puts_r+0x9a>
 800c0bc:	f04f 35ff 	mov.w	r5, #4294967295
 800c0c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0c2:	07da      	lsls	r2, r3, #31
 800c0c4:	d405      	bmi.n	800c0d2 <_puts_r+0x4e>
 800c0c6:	89a3      	ldrh	r3, [r4, #12]
 800c0c8:	059b      	lsls	r3, r3, #22
 800c0ca:	d402      	bmi.n	800c0d2 <_puts_r+0x4e>
 800c0cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0ce:	f000 f99d 	bl	800c40c <__retarget_lock_release_recursive>
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	bd70      	pop	{r4, r5, r6, pc}
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	da04      	bge.n	800c0e4 <_puts_r+0x60>
 800c0da:	69a2      	ldr	r2, [r4, #24]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	dc17      	bgt.n	800c110 <_puts_r+0x8c>
 800c0e0:	290a      	cmp	r1, #10
 800c0e2:	d015      	beq.n	800c110 <_puts_r+0x8c>
 800c0e4:	6823      	ldr	r3, [r4, #0]
 800c0e6:	1c5a      	adds	r2, r3, #1
 800c0e8:	6022      	str	r2, [r4, #0]
 800c0ea:	7019      	strb	r1, [r3, #0]
 800c0ec:	68a3      	ldr	r3, [r4, #8]
 800c0ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c0f2:	3b01      	subs	r3, #1
 800c0f4:	60a3      	str	r3, [r4, #8]
 800c0f6:	2900      	cmp	r1, #0
 800c0f8:	d1ed      	bne.n	800c0d6 <_puts_r+0x52>
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	da11      	bge.n	800c122 <_puts_r+0x9e>
 800c0fe:	4622      	mov	r2, r4
 800c100:	210a      	movs	r1, #10
 800c102:	4628      	mov	r0, r5
 800c104:	f000 f85f 	bl	800c1c6 <__swbuf_r>
 800c108:	3001      	adds	r0, #1
 800c10a:	d0d7      	beq.n	800c0bc <_puts_r+0x38>
 800c10c:	250a      	movs	r5, #10
 800c10e:	e7d7      	b.n	800c0c0 <_puts_r+0x3c>
 800c110:	4622      	mov	r2, r4
 800c112:	4628      	mov	r0, r5
 800c114:	f000 f857 	bl	800c1c6 <__swbuf_r>
 800c118:	3001      	adds	r0, #1
 800c11a:	d1e7      	bne.n	800c0ec <_puts_r+0x68>
 800c11c:	e7ce      	b.n	800c0bc <_puts_r+0x38>
 800c11e:	3e01      	subs	r6, #1
 800c120:	e7e4      	b.n	800c0ec <_puts_r+0x68>
 800c122:	6823      	ldr	r3, [r4, #0]
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	6022      	str	r2, [r4, #0]
 800c128:	220a      	movs	r2, #10
 800c12a:	701a      	strb	r2, [r3, #0]
 800c12c:	e7ee      	b.n	800c10c <_puts_r+0x88>
	...

0800c130 <puts>:
 800c130:	4b02      	ldr	r3, [pc, #8]	@ (800c13c <puts+0xc>)
 800c132:	4601      	mov	r1, r0
 800c134:	6818      	ldr	r0, [r3, #0]
 800c136:	f7ff bfa5 	b.w	800c084 <_puts_r>
 800c13a:	bf00      	nop
 800c13c:	20000024 	.word	0x20000024

0800c140 <__sread>:
 800c140:	b510      	push	{r4, lr}
 800c142:	460c      	mov	r4, r1
 800c144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c148:	f000 f910 	bl	800c36c <_read_r>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	bfab      	itete	ge
 800c150:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c152:	89a3      	ldrhlt	r3, [r4, #12]
 800c154:	181b      	addge	r3, r3, r0
 800c156:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c15a:	bfac      	ite	ge
 800c15c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c15e:	81a3      	strhlt	r3, [r4, #12]
 800c160:	bd10      	pop	{r4, pc}

0800c162 <__swrite>:
 800c162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c166:	461f      	mov	r7, r3
 800c168:	898b      	ldrh	r3, [r1, #12]
 800c16a:	05db      	lsls	r3, r3, #23
 800c16c:	4605      	mov	r5, r0
 800c16e:	460c      	mov	r4, r1
 800c170:	4616      	mov	r6, r2
 800c172:	d505      	bpl.n	800c180 <__swrite+0x1e>
 800c174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c178:	2302      	movs	r3, #2
 800c17a:	2200      	movs	r2, #0
 800c17c:	f000 f8e4 	bl	800c348 <_lseek_r>
 800c180:	89a3      	ldrh	r3, [r4, #12]
 800c182:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c186:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c18a:	81a3      	strh	r3, [r4, #12]
 800c18c:	4632      	mov	r2, r6
 800c18e:	463b      	mov	r3, r7
 800c190:	4628      	mov	r0, r5
 800c192:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c196:	f000 b8fb 	b.w	800c390 <_write_r>

0800c19a <__sseek>:
 800c19a:	b510      	push	{r4, lr}
 800c19c:	460c      	mov	r4, r1
 800c19e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1a2:	f000 f8d1 	bl	800c348 <_lseek_r>
 800c1a6:	1c43      	adds	r3, r0, #1
 800c1a8:	89a3      	ldrh	r3, [r4, #12]
 800c1aa:	bf15      	itete	ne
 800c1ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c1ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c1b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c1b6:	81a3      	strheq	r3, [r4, #12]
 800c1b8:	bf18      	it	ne
 800c1ba:	81a3      	strhne	r3, [r4, #12]
 800c1bc:	bd10      	pop	{r4, pc}

0800c1be <__sclose>:
 800c1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1c2:	f000 b8b1 	b.w	800c328 <_close_r>

0800c1c6 <__swbuf_r>:
 800c1c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1c8:	460e      	mov	r6, r1
 800c1ca:	4614      	mov	r4, r2
 800c1cc:	4605      	mov	r5, r0
 800c1ce:	b118      	cbz	r0, 800c1d8 <__swbuf_r+0x12>
 800c1d0:	6a03      	ldr	r3, [r0, #32]
 800c1d2:	b90b      	cbnz	r3, 800c1d8 <__swbuf_r+0x12>
 800c1d4:	f7ff ff0e 	bl	800bff4 <__sinit>
 800c1d8:	69a3      	ldr	r3, [r4, #24]
 800c1da:	60a3      	str	r3, [r4, #8]
 800c1dc:	89a3      	ldrh	r3, [r4, #12]
 800c1de:	071a      	lsls	r2, r3, #28
 800c1e0:	d501      	bpl.n	800c1e6 <__swbuf_r+0x20>
 800c1e2:	6923      	ldr	r3, [r4, #16]
 800c1e4:	b943      	cbnz	r3, 800c1f8 <__swbuf_r+0x32>
 800c1e6:	4621      	mov	r1, r4
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	f000 f82b 	bl	800c244 <__swsetup_r>
 800c1ee:	b118      	cbz	r0, 800c1f8 <__swbuf_r+0x32>
 800c1f0:	f04f 37ff 	mov.w	r7, #4294967295
 800c1f4:	4638      	mov	r0, r7
 800c1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1f8:	6823      	ldr	r3, [r4, #0]
 800c1fa:	6922      	ldr	r2, [r4, #16]
 800c1fc:	1a98      	subs	r0, r3, r2
 800c1fe:	6963      	ldr	r3, [r4, #20]
 800c200:	b2f6      	uxtb	r6, r6
 800c202:	4283      	cmp	r3, r0
 800c204:	4637      	mov	r7, r6
 800c206:	dc05      	bgt.n	800c214 <__swbuf_r+0x4e>
 800c208:	4621      	mov	r1, r4
 800c20a:	4628      	mov	r0, r5
 800c20c:	f001 fd98 	bl	800dd40 <_fflush_r>
 800c210:	2800      	cmp	r0, #0
 800c212:	d1ed      	bne.n	800c1f0 <__swbuf_r+0x2a>
 800c214:	68a3      	ldr	r3, [r4, #8]
 800c216:	3b01      	subs	r3, #1
 800c218:	60a3      	str	r3, [r4, #8]
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	6022      	str	r2, [r4, #0]
 800c220:	701e      	strb	r6, [r3, #0]
 800c222:	6962      	ldr	r2, [r4, #20]
 800c224:	1c43      	adds	r3, r0, #1
 800c226:	429a      	cmp	r2, r3
 800c228:	d004      	beq.n	800c234 <__swbuf_r+0x6e>
 800c22a:	89a3      	ldrh	r3, [r4, #12]
 800c22c:	07db      	lsls	r3, r3, #31
 800c22e:	d5e1      	bpl.n	800c1f4 <__swbuf_r+0x2e>
 800c230:	2e0a      	cmp	r6, #10
 800c232:	d1df      	bne.n	800c1f4 <__swbuf_r+0x2e>
 800c234:	4621      	mov	r1, r4
 800c236:	4628      	mov	r0, r5
 800c238:	f001 fd82 	bl	800dd40 <_fflush_r>
 800c23c:	2800      	cmp	r0, #0
 800c23e:	d0d9      	beq.n	800c1f4 <__swbuf_r+0x2e>
 800c240:	e7d6      	b.n	800c1f0 <__swbuf_r+0x2a>
	...

0800c244 <__swsetup_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	4b29      	ldr	r3, [pc, #164]	@ (800c2ec <__swsetup_r+0xa8>)
 800c248:	4605      	mov	r5, r0
 800c24a:	6818      	ldr	r0, [r3, #0]
 800c24c:	460c      	mov	r4, r1
 800c24e:	b118      	cbz	r0, 800c258 <__swsetup_r+0x14>
 800c250:	6a03      	ldr	r3, [r0, #32]
 800c252:	b90b      	cbnz	r3, 800c258 <__swsetup_r+0x14>
 800c254:	f7ff fece 	bl	800bff4 <__sinit>
 800c258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25c:	0719      	lsls	r1, r3, #28
 800c25e:	d422      	bmi.n	800c2a6 <__swsetup_r+0x62>
 800c260:	06da      	lsls	r2, r3, #27
 800c262:	d407      	bmi.n	800c274 <__swsetup_r+0x30>
 800c264:	2209      	movs	r2, #9
 800c266:	602a      	str	r2, [r5, #0]
 800c268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c26c:	81a3      	strh	r3, [r4, #12]
 800c26e:	f04f 30ff 	mov.w	r0, #4294967295
 800c272:	e033      	b.n	800c2dc <__swsetup_r+0x98>
 800c274:	0758      	lsls	r0, r3, #29
 800c276:	d512      	bpl.n	800c29e <__swsetup_r+0x5a>
 800c278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c27a:	b141      	cbz	r1, 800c28e <__swsetup_r+0x4a>
 800c27c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c280:	4299      	cmp	r1, r3
 800c282:	d002      	beq.n	800c28a <__swsetup_r+0x46>
 800c284:	4628      	mov	r0, r5
 800c286:	f000 ff1b 	bl	800d0c0 <_free_r>
 800c28a:	2300      	movs	r3, #0
 800c28c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c28e:	89a3      	ldrh	r3, [r4, #12]
 800c290:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c294:	81a3      	strh	r3, [r4, #12]
 800c296:	2300      	movs	r3, #0
 800c298:	6063      	str	r3, [r4, #4]
 800c29a:	6923      	ldr	r3, [r4, #16]
 800c29c:	6023      	str	r3, [r4, #0]
 800c29e:	89a3      	ldrh	r3, [r4, #12]
 800c2a0:	f043 0308 	orr.w	r3, r3, #8
 800c2a4:	81a3      	strh	r3, [r4, #12]
 800c2a6:	6923      	ldr	r3, [r4, #16]
 800c2a8:	b94b      	cbnz	r3, 800c2be <__swsetup_r+0x7a>
 800c2aa:	89a3      	ldrh	r3, [r4, #12]
 800c2ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c2b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2b4:	d003      	beq.n	800c2be <__swsetup_r+0x7a>
 800c2b6:	4621      	mov	r1, r4
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	f001 fd8f 	bl	800dddc <__smakebuf_r>
 800c2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2c2:	f013 0201 	ands.w	r2, r3, #1
 800c2c6:	d00a      	beq.n	800c2de <__swsetup_r+0x9a>
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	60a2      	str	r2, [r4, #8]
 800c2cc:	6962      	ldr	r2, [r4, #20]
 800c2ce:	4252      	negs	r2, r2
 800c2d0:	61a2      	str	r2, [r4, #24]
 800c2d2:	6922      	ldr	r2, [r4, #16]
 800c2d4:	b942      	cbnz	r2, 800c2e8 <__swsetup_r+0xa4>
 800c2d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2da:	d1c5      	bne.n	800c268 <__swsetup_r+0x24>
 800c2dc:	bd38      	pop	{r3, r4, r5, pc}
 800c2de:	0799      	lsls	r1, r3, #30
 800c2e0:	bf58      	it	pl
 800c2e2:	6962      	ldrpl	r2, [r4, #20]
 800c2e4:	60a2      	str	r2, [r4, #8]
 800c2e6:	e7f4      	b.n	800c2d2 <__swsetup_r+0x8e>
 800c2e8:	2000      	movs	r0, #0
 800c2ea:	e7f7      	b.n	800c2dc <__swsetup_r+0x98>
 800c2ec:	20000024 	.word	0x20000024

0800c2f0 <memcmp>:
 800c2f0:	b510      	push	{r4, lr}
 800c2f2:	3901      	subs	r1, #1
 800c2f4:	4402      	add	r2, r0
 800c2f6:	4290      	cmp	r0, r2
 800c2f8:	d101      	bne.n	800c2fe <memcmp+0xe>
 800c2fa:	2000      	movs	r0, #0
 800c2fc:	e005      	b.n	800c30a <memcmp+0x1a>
 800c2fe:	7803      	ldrb	r3, [r0, #0]
 800c300:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c304:	42a3      	cmp	r3, r4
 800c306:	d001      	beq.n	800c30c <memcmp+0x1c>
 800c308:	1b18      	subs	r0, r3, r4
 800c30a:	bd10      	pop	{r4, pc}
 800c30c:	3001      	adds	r0, #1
 800c30e:	e7f2      	b.n	800c2f6 <memcmp+0x6>

0800c310 <memset>:
 800c310:	4402      	add	r2, r0
 800c312:	4603      	mov	r3, r0
 800c314:	4293      	cmp	r3, r2
 800c316:	d100      	bne.n	800c31a <memset+0xa>
 800c318:	4770      	bx	lr
 800c31a:	f803 1b01 	strb.w	r1, [r3], #1
 800c31e:	e7f9      	b.n	800c314 <memset+0x4>

0800c320 <_localeconv_r>:
 800c320:	4800      	ldr	r0, [pc, #0]	@ (800c324 <_localeconv_r+0x4>)
 800c322:	4770      	bx	lr
 800c324:	20000164 	.word	0x20000164

0800c328 <_close_r>:
 800c328:	b538      	push	{r3, r4, r5, lr}
 800c32a:	4d06      	ldr	r5, [pc, #24]	@ (800c344 <_close_r+0x1c>)
 800c32c:	2300      	movs	r3, #0
 800c32e:	4604      	mov	r4, r0
 800c330:	4608      	mov	r0, r1
 800c332:	602b      	str	r3, [r5, #0]
 800c334:	f7f5 ff22 	bl	800217c <_close>
 800c338:	1c43      	adds	r3, r0, #1
 800c33a:	d102      	bne.n	800c342 <_close_r+0x1a>
 800c33c:	682b      	ldr	r3, [r5, #0]
 800c33e:	b103      	cbz	r3, 800c342 <_close_r+0x1a>
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	bd38      	pop	{r3, r4, r5, pc}
 800c344:	20000598 	.word	0x20000598

0800c348 <_lseek_r>:
 800c348:	b538      	push	{r3, r4, r5, lr}
 800c34a:	4d07      	ldr	r5, [pc, #28]	@ (800c368 <_lseek_r+0x20>)
 800c34c:	4604      	mov	r4, r0
 800c34e:	4608      	mov	r0, r1
 800c350:	4611      	mov	r1, r2
 800c352:	2200      	movs	r2, #0
 800c354:	602a      	str	r2, [r5, #0]
 800c356:	461a      	mov	r2, r3
 800c358:	f7f5 ff37 	bl	80021ca <_lseek>
 800c35c:	1c43      	adds	r3, r0, #1
 800c35e:	d102      	bne.n	800c366 <_lseek_r+0x1e>
 800c360:	682b      	ldr	r3, [r5, #0]
 800c362:	b103      	cbz	r3, 800c366 <_lseek_r+0x1e>
 800c364:	6023      	str	r3, [r4, #0]
 800c366:	bd38      	pop	{r3, r4, r5, pc}
 800c368:	20000598 	.word	0x20000598

0800c36c <_read_r>:
 800c36c:	b538      	push	{r3, r4, r5, lr}
 800c36e:	4d07      	ldr	r5, [pc, #28]	@ (800c38c <_read_r+0x20>)
 800c370:	4604      	mov	r4, r0
 800c372:	4608      	mov	r0, r1
 800c374:	4611      	mov	r1, r2
 800c376:	2200      	movs	r2, #0
 800c378:	602a      	str	r2, [r5, #0]
 800c37a:	461a      	mov	r2, r3
 800c37c:	f7f5 fee1 	bl	8002142 <_read>
 800c380:	1c43      	adds	r3, r0, #1
 800c382:	d102      	bne.n	800c38a <_read_r+0x1e>
 800c384:	682b      	ldr	r3, [r5, #0]
 800c386:	b103      	cbz	r3, 800c38a <_read_r+0x1e>
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	bd38      	pop	{r3, r4, r5, pc}
 800c38c:	20000598 	.word	0x20000598

0800c390 <_write_r>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	4d07      	ldr	r5, [pc, #28]	@ (800c3b0 <_write_r+0x20>)
 800c394:	4604      	mov	r4, r0
 800c396:	4608      	mov	r0, r1
 800c398:	4611      	mov	r1, r2
 800c39a:	2200      	movs	r2, #0
 800c39c:	602a      	str	r2, [r5, #0]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	f7f5 f960 	bl	8001664 <_write>
 800c3a4:	1c43      	adds	r3, r0, #1
 800c3a6:	d102      	bne.n	800c3ae <_write_r+0x1e>
 800c3a8:	682b      	ldr	r3, [r5, #0]
 800c3aa:	b103      	cbz	r3, 800c3ae <_write_r+0x1e>
 800c3ac:	6023      	str	r3, [r4, #0]
 800c3ae:	bd38      	pop	{r3, r4, r5, pc}
 800c3b0:	20000598 	.word	0x20000598

0800c3b4 <__errno>:
 800c3b4:	4b01      	ldr	r3, [pc, #4]	@ (800c3bc <__errno+0x8>)
 800c3b6:	6818      	ldr	r0, [r3, #0]
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	20000024 	.word	0x20000024

0800c3c0 <__libc_init_array>:
 800c3c0:	b570      	push	{r4, r5, r6, lr}
 800c3c2:	4d0d      	ldr	r5, [pc, #52]	@ (800c3f8 <__libc_init_array+0x38>)
 800c3c4:	4c0d      	ldr	r4, [pc, #52]	@ (800c3fc <__libc_init_array+0x3c>)
 800c3c6:	1b64      	subs	r4, r4, r5
 800c3c8:	10a4      	asrs	r4, r4, #2
 800c3ca:	2600      	movs	r6, #0
 800c3cc:	42a6      	cmp	r6, r4
 800c3ce:	d109      	bne.n	800c3e4 <__libc_init_array+0x24>
 800c3d0:	4d0b      	ldr	r5, [pc, #44]	@ (800c400 <__libc_init_array+0x40>)
 800c3d2:	4c0c      	ldr	r4, [pc, #48]	@ (800c404 <__libc_init_array+0x44>)
 800c3d4:	f002 f888 	bl	800e4e8 <_init>
 800c3d8:	1b64      	subs	r4, r4, r5
 800c3da:	10a4      	asrs	r4, r4, #2
 800c3dc:	2600      	movs	r6, #0
 800c3de:	42a6      	cmp	r6, r4
 800c3e0:	d105      	bne.n	800c3ee <__libc_init_array+0x2e>
 800c3e2:	bd70      	pop	{r4, r5, r6, pc}
 800c3e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3e8:	4798      	blx	r3
 800c3ea:	3601      	adds	r6, #1
 800c3ec:	e7ee      	b.n	800c3cc <__libc_init_array+0xc>
 800c3ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3f2:	4798      	blx	r3
 800c3f4:	3601      	adds	r6, #1
 800c3f6:	e7f2      	b.n	800c3de <__libc_init_array+0x1e>
 800c3f8:	0800eb0c 	.word	0x0800eb0c
 800c3fc:	0800eb0c 	.word	0x0800eb0c
 800c400:	0800eb0c 	.word	0x0800eb0c
 800c404:	0800eb10 	.word	0x0800eb10

0800c408 <__retarget_lock_init_recursive>:
 800c408:	4770      	bx	lr

0800c40a <__retarget_lock_acquire_recursive>:
 800c40a:	4770      	bx	lr

0800c40c <__retarget_lock_release_recursive>:
 800c40c:	4770      	bx	lr

0800c40e <quorem>:
 800c40e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c412:	6903      	ldr	r3, [r0, #16]
 800c414:	690c      	ldr	r4, [r1, #16]
 800c416:	42a3      	cmp	r3, r4
 800c418:	4607      	mov	r7, r0
 800c41a:	db7e      	blt.n	800c51a <quorem+0x10c>
 800c41c:	3c01      	subs	r4, #1
 800c41e:	f101 0814 	add.w	r8, r1, #20
 800c422:	00a3      	lsls	r3, r4, #2
 800c424:	f100 0514 	add.w	r5, r0, #20
 800c428:	9300      	str	r3, [sp, #0]
 800c42a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c42e:	9301      	str	r3, [sp, #4]
 800c430:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c434:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c438:	3301      	adds	r3, #1
 800c43a:	429a      	cmp	r2, r3
 800c43c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c440:	fbb2 f6f3 	udiv	r6, r2, r3
 800c444:	d32e      	bcc.n	800c4a4 <quorem+0x96>
 800c446:	f04f 0a00 	mov.w	sl, #0
 800c44a:	46c4      	mov	ip, r8
 800c44c:	46ae      	mov	lr, r5
 800c44e:	46d3      	mov	fp, sl
 800c450:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c454:	b298      	uxth	r0, r3
 800c456:	fb06 a000 	mla	r0, r6, r0, sl
 800c45a:	0c02      	lsrs	r2, r0, #16
 800c45c:	0c1b      	lsrs	r3, r3, #16
 800c45e:	fb06 2303 	mla	r3, r6, r3, r2
 800c462:	f8de 2000 	ldr.w	r2, [lr]
 800c466:	b280      	uxth	r0, r0
 800c468:	b292      	uxth	r2, r2
 800c46a:	1a12      	subs	r2, r2, r0
 800c46c:	445a      	add	r2, fp
 800c46e:	f8de 0000 	ldr.w	r0, [lr]
 800c472:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c476:	b29b      	uxth	r3, r3
 800c478:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c47c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c480:	b292      	uxth	r2, r2
 800c482:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c486:	45e1      	cmp	r9, ip
 800c488:	f84e 2b04 	str.w	r2, [lr], #4
 800c48c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c490:	d2de      	bcs.n	800c450 <quorem+0x42>
 800c492:	9b00      	ldr	r3, [sp, #0]
 800c494:	58eb      	ldr	r3, [r5, r3]
 800c496:	b92b      	cbnz	r3, 800c4a4 <quorem+0x96>
 800c498:	9b01      	ldr	r3, [sp, #4]
 800c49a:	3b04      	subs	r3, #4
 800c49c:	429d      	cmp	r5, r3
 800c49e:	461a      	mov	r2, r3
 800c4a0:	d32f      	bcc.n	800c502 <quorem+0xf4>
 800c4a2:	613c      	str	r4, [r7, #16]
 800c4a4:	4638      	mov	r0, r7
 800c4a6:	f001 f97d 	bl	800d7a4 <__mcmp>
 800c4aa:	2800      	cmp	r0, #0
 800c4ac:	db25      	blt.n	800c4fa <quorem+0xec>
 800c4ae:	4629      	mov	r1, r5
 800c4b0:	2000      	movs	r0, #0
 800c4b2:	f858 2b04 	ldr.w	r2, [r8], #4
 800c4b6:	f8d1 c000 	ldr.w	ip, [r1]
 800c4ba:	fa1f fe82 	uxth.w	lr, r2
 800c4be:	fa1f f38c 	uxth.w	r3, ip
 800c4c2:	eba3 030e 	sub.w	r3, r3, lr
 800c4c6:	4403      	add	r3, r0
 800c4c8:	0c12      	lsrs	r2, r2, #16
 800c4ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c4ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c4d2:	b29b      	uxth	r3, r3
 800c4d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4d8:	45c1      	cmp	r9, r8
 800c4da:	f841 3b04 	str.w	r3, [r1], #4
 800c4de:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c4e2:	d2e6      	bcs.n	800c4b2 <quorem+0xa4>
 800c4e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4ec:	b922      	cbnz	r2, 800c4f8 <quorem+0xea>
 800c4ee:	3b04      	subs	r3, #4
 800c4f0:	429d      	cmp	r5, r3
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	d30b      	bcc.n	800c50e <quorem+0x100>
 800c4f6:	613c      	str	r4, [r7, #16]
 800c4f8:	3601      	adds	r6, #1
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	b003      	add	sp, #12
 800c4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c502:	6812      	ldr	r2, [r2, #0]
 800c504:	3b04      	subs	r3, #4
 800c506:	2a00      	cmp	r2, #0
 800c508:	d1cb      	bne.n	800c4a2 <quorem+0x94>
 800c50a:	3c01      	subs	r4, #1
 800c50c:	e7c6      	b.n	800c49c <quorem+0x8e>
 800c50e:	6812      	ldr	r2, [r2, #0]
 800c510:	3b04      	subs	r3, #4
 800c512:	2a00      	cmp	r2, #0
 800c514:	d1ef      	bne.n	800c4f6 <quorem+0xe8>
 800c516:	3c01      	subs	r4, #1
 800c518:	e7ea      	b.n	800c4f0 <quorem+0xe2>
 800c51a:	2000      	movs	r0, #0
 800c51c:	e7ee      	b.n	800c4fc <quorem+0xee>
	...

0800c520 <_dtoa_r>:
 800c520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c524:	69c7      	ldr	r7, [r0, #28]
 800c526:	b097      	sub	sp, #92	@ 0x5c
 800c528:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c52c:	ec55 4b10 	vmov	r4, r5, d0
 800c530:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c532:	9107      	str	r1, [sp, #28]
 800c534:	4681      	mov	r9, r0
 800c536:	920c      	str	r2, [sp, #48]	@ 0x30
 800c538:	9311      	str	r3, [sp, #68]	@ 0x44
 800c53a:	b97f      	cbnz	r7, 800c55c <_dtoa_r+0x3c>
 800c53c:	2010      	movs	r0, #16
 800c53e:	f000 fe09 	bl	800d154 <malloc>
 800c542:	4602      	mov	r2, r0
 800c544:	f8c9 001c 	str.w	r0, [r9, #28]
 800c548:	b920      	cbnz	r0, 800c554 <_dtoa_r+0x34>
 800c54a:	4ba9      	ldr	r3, [pc, #676]	@ (800c7f0 <_dtoa_r+0x2d0>)
 800c54c:	21ef      	movs	r1, #239	@ 0xef
 800c54e:	48a9      	ldr	r0, [pc, #676]	@ (800c7f4 <_dtoa_r+0x2d4>)
 800c550:	f001 fcc0 	bl	800ded4 <__assert_func>
 800c554:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c558:	6007      	str	r7, [r0, #0]
 800c55a:	60c7      	str	r7, [r0, #12]
 800c55c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c560:	6819      	ldr	r1, [r3, #0]
 800c562:	b159      	cbz	r1, 800c57c <_dtoa_r+0x5c>
 800c564:	685a      	ldr	r2, [r3, #4]
 800c566:	604a      	str	r2, [r1, #4]
 800c568:	2301      	movs	r3, #1
 800c56a:	4093      	lsls	r3, r2
 800c56c:	608b      	str	r3, [r1, #8]
 800c56e:	4648      	mov	r0, r9
 800c570:	f000 fee6 	bl	800d340 <_Bfree>
 800c574:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c578:	2200      	movs	r2, #0
 800c57a:	601a      	str	r2, [r3, #0]
 800c57c:	1e2b      	subs	r3, r5, #0
 800c57e:	bfb9      	ittee	lt
 800c580:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c584:	9305      	strlt	r3, [sp, #20]
 800c586:	2300      	movge	r3, #0
 800c588:	6033      	strge	r3, [r6, #0]
 800c58a:	9f05      	ldr	r7, [sp, #20]
 800c58c:	4b9a      	ldr	r3, [pc, #616]	@ (800c7f8 <_dtoa_r+0x2d8>)
 800c58e:	bfbc      	itt	lt
 800c590:	2201      	movlt	r2, #1
 800c592:	6032      	strlt	r2, [r6, #0]
 800c594:	43bb      	bics	r3, r7
 800c596:	d112      	bne.n	800c5be <_dtoa_r+0x9e>
 800c598:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c59a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c59e:	6013      	str	r3, [r2, #0]
 800c5a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c5a4:	4323      	orrs	r3, r4
 800c5a6:	f000 855a 	beq.w	800d05e <_dtoa_r+0xb3e>
 800c5aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c80c <_dtoa_r+0x2ec>
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	f000 855c 	beq.w	800d06e <_dtoa_r+0xb4e>
 800c5b6:	f10a 0303 	add.w	r3, sl, #3
 800c5ba:	f000 bd56 	b.w	800d06a <_dtoa_r+0xb4a>
 800c5be:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	ec51 0b17 	vmov	r0, r1, d7
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c5ce:	f7f4 fa53 	bl	8000a78 <__aeabi_dcmpeq>
 800c5d2:	4680      	mov	r8, r0
 800c5d4:	b158      	cbz	r0, 800c5ee <_dtoa_r+0xce>
 800c5d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5d8:	2301      	movs	r3, #1
 800c5da:	6013      	str	r3, [r2, #0]
 800c5dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5de:	b113      	cbz	r3, 800c5e6 <_dtoa_r+0xc6>
 800c5e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c5e2:	4b86      	ldr	r3, [pc, #536]	@ (800c7fc <_dtoa_r+0x2dc>)
 800c5e4:	6013      	str	r3, [r2, #0]
 800c5e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c810 <_dtoa_r+0x2f0>
 800c5ea:	f000 bd40 	b.w	800d06e <_dtoa_r+0xb4e>
 800c5ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c5f2:	aa14      	add	r2, sp, #80	@ 0x50
 800c5f4:	a915      	add	r1, sp, #84	@ 0x54
 800c5f6:	4648      	mov	r0, r9
 800c5f8:	f001 f984 	bl	800d904 <__d2b>
 800c5fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c600:	9002      	str	r0, [sp, #8]
 800c602:	2e00      	cmp	r6, #0
 800c604:	d078      	beq.n	800c6f8 <_dtoa_r+0x1d8>
 800c606:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c608:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c60c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c610:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c614:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c618:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c61c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c620:	4619      	mov	r1, r3
 800c622:	2200      	movs	r2, #0
 800c624:	4b76      	ldr	r3, [pc, #472]	@ (800c800 <_dtoa_r+0x2e0>)
 800c626:	f7f3 fe07 	bl	8000238 <__aeabi_dsub>
 800c62a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c7d8 <_dtoa_r+0x2b8>)
 800c62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c630:	f7f3 ffba 	bl	80005a8 <__aeabi_dmul>
 800c634:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7e0 <_dtoa_r+0x2c0>)
 800c636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63a:	f7f3 fdff 	bl	800023c <__adddf3>
 800c63e:	4604      	mov	r4, r0
 800c640:	4630      	mov	r0, r6
 800c642:	460d      	mov	r5, r1
 800c644:	f7f3 ff46 	bl	80004d4 <__aeabi_i2d>
 800c648:	a367      	add	r3, pc, #412	@ (adr r3, 800c7e8 <_dtoa_r+0x2c8>)
 800c64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64e:	f7f3 ffab 	bl	80005a8 <__aeabi_dmul>
 800c652:	4602      	mov	r2, r0
 800c654:	460b      	mov	r3, r1
 800c656:	4620      	mov	r0, r4
 800c658:	4629      	mov	r1, r5
 800c65a:	f7f3 fdef 	bl	800023c <__adddf3>
 800c65e:	4604      	mov	r4, r0
 800c660:	460d      	mov	r5, r1
 800c662:	f7f4 fa51 	bl	8000b08 <__aeabi_d2iz>
 800c666:	2200      	movs	r2, #0
 800c668:	4607      	mov	r7, r0
 800c66a:	2300      	movs	r3, #0
 800c66c:	4620      	mov	r0, r4
 800c66e:	4629      	mov	r1, r5
 800c670:	f7f4 fa0c 	bl	8000a8c <__aeabi_dcmplt>
 800c674:	b140      	cbz	r0, 800c688 <_dtoa_r+0x168>
 800c676:	4638      	mov	r0, r7
 800c678:	f7f3 ff2c 	bl	80004d4 <__aeabi_i2d>
 800c67c:	4622      	mov	r2, r4
 800c67e:	462b      	mov	r3, r5
 800c680:	f7f4 f9fa 	bl	8000a78 <__aeabi_dcmpeq>
 800c684:	b900      	cbnz	r0, 800c688 <_dtoa_r+0x168>
 800c686:	3f01      	subs	r7, #1
 800c688:	2f16      	cmp	r7, #22
 800c68a:	d852      	bhi.n	800c732 <_dtoa_r+0x212>
 800c68c:	4b5d      	ldr	r3, [pc, #372]	@ (800c804 <_dtoa_r+0x2e4>)
 800c68e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c696:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c69a:	f7f4 f9f7 	bl	8000a8c <__aeabi_dcmplt>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	d049      	beq.n	800c736 <_dtoa_r+0x216>
 800c6a2:	3f01      	subs	r7, #1
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6aa:	1b9b      	subs	r3, r3, r6
 800c6ac:	1e5a      	subs	r2, r3, #1
 800c6ae:	bf45      	ittet	mi
 800c6b0:	f1c3 0301 	rsbmi	r3, r3, #1
 800c6b4:	9300      	strmi	r3, [sp, #0]
 800c6b6:	2300      	movpl	r3, #0
 800c6b8:	2300      	movmi	r3, #0
 800c6ba:	9206      	str	r2, [sp, #24]
 800c6bc:	bf54      	ite	pl
 800c6be:	9300      	strpl	r3, [sp, #0]
 800c6c0:	9306      	strmi	r3, [sp, #24]
 800c6c2:	2f00      	cmp	r7, #0
 800c6c4:	db39      	blt.n	800c73a <_dtoa_r+0x21a>
 800c6c6:	9b06      	ldr	r3, [sp, #24]
 800c6c8:	970d      	str	r7, [sp, #52]	@ 0x34
 800c6ca:	443b      	add	r3, r7
 800c6cc:	9306      	str	r3, [sp, #24]
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	9308      	str	r3, [sp, #32]
 800c6d2:	9b07      	ldr	r3, [sp, #28]
 800c6d4:	2b09      	cmp	r3, #9
 800c6d6:	d863      	bhi.n	800c7a0 <_dtoa_r+0x280>
 800c6d8:	2b05      	cmp	r3, #5
 800c6da:	bfc4      	itt	gt
 800c6dc:	3b04      	subgt	r3, #4
 800c6de:	9307      	strgt	r3, [sp, #28]
 800c6e0:	9b07      	ldr	r3, [sp, #28]
 800c6e2:	f1a3 0302 	sub.w	r3, r3, #2
 800c6e6:	bfcc      	ite	gt
 800c6e8:	2400      	movgt	r4, #0
 800c6ea:	2401      	movle	r4, #1
 800c6ec:	2b03      	cmp	r3, #3
 800c6ee:	d863      	bhi.n	800c7b8 <_dtoa_r+0x298>
 800c6f0:	e8df f003 	tbb	[pc, r3]
 800c6f4:	2b375452 	.word	0x2b375452
 800c6f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c6fc:	441e      	add	r6, r3
 800c6fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c702:	2b20      	cmp	r3, #32
 800c704:	bfc1      	itttt	gt
 800c706:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c70a:	409f      	lslgt	r7, r3
 800c70c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c710:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c714:	bfd6      	itet	le
 800c716:	f1c3 0320 	rsble	r3, r3, #32
 800c71a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c71e:	fa04 f003 	lslle.w	r0, r4, r3
 800c722:	f7f3 fec7 	bl	80004b4 <__aeabi_ui2d>
 800c726:	2201      	movs	r2, #1
 800c728:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c72c:	3e01      	subs	r6, #1
 800c72e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c730:	e776      	b.n	800c620 <_dtoa_r+0x100>
 800c732:	2301      	movs	r3, #1
 800c734:	e7b7      	b.n	800c6a6 <_dtoa_r+0x186>
 800c736:	9010      	str	r0, [sp, #64]	@ 0x40
 800c738:	e7b6      	b.n	800c6a8 <_dtoa_r+0x188>
 800c73a:	9b00      	ldr	r3, [sp, #0]
 800c73c:	1bdb      	subs	r3, r3, r7
 800c73e:	9300      	str	r3, [sp, #0]
 800c740:	427b      	negs	r3, r7
 800c742:	9308      	str	r3, [sp, #32]
 800c744:	2300      	movs	r3, #0
 800c746:	930d      	str	r3, [sp, #52]	@ 0x34
 800c748:	e7c3      	b.n	800c6d2 <_dtoa_r+0x1b2>
 800c74a:	2301      	movs	r3, #1
 800c74c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c74e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c750:	eb07 0b03 	add.w	fp, r7, r3
 800c754:	f10b 0301 	add.w	r3, fp, #1
 800c758:	2b01      	cmp	r3, #1
 800c75a:	9303      	str	r3, [sp, #12]
 800c75c:	bfb8      	it	lt
 800c75e:	2301      	movlt	r3, #1
 800c760:	e006      	b.n	800c770 <_dtoa_r+0x250>
 800c762:	2301      	movs	r3, #1
 800c764:	9309      	str	r3, [sp, #36]	@ 0x24
 800c766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c768:	2b00      	cmp	r3, #0
 800c76a:	dd28      	ble.n	800c7be <_dtoa_r+0x29e>
 800c76c:	469b      	mov	fp, r3
 800c76e:	9303      	str	r3, [sp, #12]
 800c770:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c774:	2100      	movs	r1, #0
 800c776:	2204      	movs	r2, #4
 800c778:	f102 0514 	add.w	r5, r2, #20
 800c77c:	429d      	cmp	r5, r3
 800c77e:	d926      	bls.n	800c7ce <_dtoa_r+0x2ae>
 800c780:	6041      	str	r1, [r0, #4]
 800c782:	4648      	mov	r0, r9
 800c784:	f000 fd9c 	bl	800d2c0 <_Balloc>
 800c788:	4682      	mov	sl, r0
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d142      	bne.n	800c814 <_dtoa_r+0x2f4>
 800c78e:	4b1e      	ldr	r3, [pc, #120]	@ (800c808 <_dtoa_r+0x2e8>)
 800c790:	4602      	mov	r2, r0
 800c792:	f240 11af 	movw	r1, #431	@ 0x1af
 800c796:	e6da      	b.n	800c54e <_dtoa_r+0x2e>
 800c798:	2300      	movs	r3, #0
 800c79a:	e7e3      	b.n	800c764 <_dtoa_r+0x244>
 800c79c:	2300      	movs	r3, #0
 800c79e:	e7d5      	b.n	800c74c <_dtoa_r+0x22c>
 800c7a0:	2401      	movs	r4, #1
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	9307      	str	r3, [sp, #28]
 800c7a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c7a8:	f04f 3bff 	mov.w	fp, #4294967295
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7b2:	2312      	movs	r3, #18
 800c7b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7b6:	e7db      	b.n	800c770 <_dtoa_r+0x250>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7bc:	e7f4      	b.n	800c7a8 <_dtoa_r+0x288>
 800c7be:	f04f 0b01 	mov.w	fp, #1
 800c7c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7c6:	465b      	mov	r3, fp
 800c7c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c7cc:	e7d0      	b.n	800c770 <_dtoa_r+0x250>
 800c7ce:	3101      	adds	r1, #1
 800c7d0:	0052      	lsls	r2, r2, #1
 800c7d2:	e7d1      	b.n	800c778 <_dtoa_r+0x258>
 800c7d4:	f3af 8000 	nop.w
 800c7d8:	636f4361 	.word	0x636f4361
 800c7dc:	3fd287a7 	.word	0x3fd287a7
 800c7e0:	8b60c8b3 	.word	0x8b60c8b3
 800c7e4:	3fc68a28 	.word	0x3fc68a28
 800c7e8:	509f79fb 	.word	0x509f79fb
 800c7ec:	3fd34413 	.word	0x3fd34413
 800c7f0:	0800e7b5 	.word	0x0800e7b5
 800c7f4:	0800e7cc 	.word	0x0800e7cc
 800c7f8:	7ff00000 	.word	0x7ff00000
 800c7fc:	0800e785 	.word	0x0800e785
 800c800:	3ff80000 	.word	0x3ff80000
 800c804:	0800e920 	.word	0x0800e920
 800c808:	0800e824 	.word	0x0800e824
 800c80c:	0800e7b1 	.word	0x0800e7b1
 800c810:	0800e784 	.word	0x0800e784
 800c814:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c818:	6018      	str	r0, [r3, #0]
 800c81a:	9b03      	ldr	r3, [sp, #12]
 800c81c:	2b0e      	cmp	r3, #14
 800c81e:	f200 80a1 	bhi.w	800c964 <_dtoa_r+0x444>
 800c822:	2c00      	cmp	r4, #0
 800c824:	f000 809e 	beq.w	800c964 <_dtoa_r+0x444>
 800c828:	2f00      	cmp	r7, #0
 800c82a:	dd33      	ble.n	800c894 <_dtoa_r+0x374>
 800c82c:	4b9c      	ldr	r3, [pc, #624]	@ (800caa0 <_dtoa_r+0x580>)
 800c82e:	f007 020f 	and.w	r2, r7, #15
 800c832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c836:	ed93 7b00 	vldr	d7, [r3]
 800c83a:	05f8      	lsls	r0, r7, #23
 800c83c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c840:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c844:	d516      	bpl.n	800c874 <_dtoa_r+0x354>
 800c846:	4b97      	ldr	r3, [pc, #604]	@ (800caa4 <_dtoa_r+0x584>)
 800c848:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c84c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c850:	f7f3 ffd4 	bl	80007fc <__aeabi_ddiv>
 800c854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c858:	f004 040f 	and.w	r4, r4, #15
 800c85c:	2603      	movs	r6, #3
 800c85e:	4d91      	ldr	r5, [pc, #580]	@ (800caa4 <_dtoa_r+0x584>)
 800c860:	b954      	cbnz	r4, 800c878 <_dtoa_r+0x358>
 800c862:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c866:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c86a:	f7f3 ffc7 	bl	80007fc <__aeabi_ddiv>
 800c86e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c872:	e028      	b.n	800c8c6 <_dtoa_r+0x3a6>
 800c874:	2602      	movs	r6, #2
 800c876:	e7f2      	b.n	800c85e <_dtoa_r+0x33e>
 800c878:	07e1      	lsls	r1, r4, #31
 800c87a:	d508      	bpl.n	800c88e <_dtoa_r+0x36e>
 800c87c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c880:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c884:	f7f3 fe90 	bl	80005a8 <__aeabi_dmul>
 800c888:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c88c:	3601      	adds	r6, #1
 800c88e:	1064      	asrs	r4, r4, #1
 800c890:	3508      	adds	r5, #8
 800c892:	e7e5      	b.n	800c860 <_dtoa_r+0x340>
 800c894:	f000 80af 	beq.w	800c9f6 <_dtoa_r+0x4d6>
 800c898:	427c      	negs	r4, r7
 800c89a:	4b81      	ldr	r3, [pc, #516]	@ (800caa0 <_dtoa_r+0x580>)
 800c89c:	4d81      	ldr	r5, [pc, #516]	@ (800caa4 <_dtoa_r+0x584>)
 800c89e:	f004 020f 	and.w	r2, r4, #15
 800c8a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8ae:	f7f3 fe7b 	bl	80005a8 <__aeabi_dmul>
 800c8b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8b6:	1124      	asrs	r4, r4, #4
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	2602      	movs	r6, #2
 800c8bc:	2c00      	cmp	r4, #0
 800c8be:	f040 808f 	bne.w	800c9e0 <_dtoa_r+0x4c0>
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d1d3      	bne.n	800c86e <_dtoa_r+0x34e>
 800c8c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f000 8094 	beq.w	800c9fa <_dtoa_r+0x4da>
 800c8d2:	4b75      	ldr	r3, [pc, #468]	@ (800caa8 <_dtoa_r+0x588>)
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	4629      	mov	r1, r5
 800c8da:	f7f4 f8d7 	bl	8000a8c <__aeabi_dcmplt>
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	f000 808b 	beq.w	800c9fa <_dtoa_r+0x4da>
 800c8e4:	9b03      	ldr	r3, [sp, #12]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f000 8087 	beq.w	800c9fa <_dtoa_r+0x4da>
 800c8ec:	f1bb 0f00 	cmp.w	fp, #0
 800c8f0:	dd34      	ble.n	800c95c <_dtoa_r+0x43c>
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	4b6d      	ldr	r3, [pc, #436]	@ (800caac <_dtoa_r+0x58c>)
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	4629      	mov	r1, r5
 800c8fa:	f7f3 fe55 	bl	80005a8 <__aeabi_dmul>
 800c8fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c902:	f107 38ff 	add.w	r8, r7, #4294967295
 800c906:	3601      	adds	r6, #1
 800c908:	465c      	mov	r4, fp
 800c90a:	4630      	mov	r0, r6
 800c90c:	f7f3 fde2 	bl	80004d4 <__aeabi_i2d>
 800c910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c914:	f7f3 fe48 	bl	80005a8 <__aeabi_dmul>
 800c918:	4b65      	ldr	r3, [pc, #404]	@ (800cab0 <_dtoa_r+0x590>)
 800c91a:	2200      	movs	r2, #0
 800c91c:	f7f3 fc8e 	bl	800023c <__adddf3>
 800c920:	4605      	mov	r5, r0
 800c922:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c926:	2c00      	cmp	r4, #0
 800c928:	d16a      	bne.n	800ca00 <_dtoa_r+0x4e0>
 800c92a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c92e:	4b61      	ldr	r3, [pc, #388]	@ (800cab4 <_dtoa_r+0x594>)
 800c930:	2200      	movs	r2, #0
 800c932:	f7f3 fc81 	bl	8000238 <__aeabi_dsub>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c93e:	462a      	mov	r2, r5
 800c940:	4633      	mov	r3, r6
 800c942:	f7f4 f8c1 	bl	8000ac8 <__aeabi_dcmpgt>
 800c946:	2800      	cmp	r0, #0
 800c948:	f040 8298 	bne.w	800ce7c <_dtoa_r+0x95c>
 800c94c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c950:	462a      	mov	r2, r5
 800c952:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c956:	f7f4 f899 	bl	8000a8c <__aeabi_dcmplt>
 800c95a:	bb38      	cbnz	r0, 800c9ac <_dtoa_r+0x48c>
 800c95c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c960:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c964:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c966:	2b00      	cmp	r3, #0
 800c968:	f2c0 8157 	blt.w	800cc1a <_dtoa_r+0x6fa>
 800c96c:	2f0e      	cmp	r7, #14
 800c96e:	f300 8154 	bgt.w	800cc1a <_dtoa_r+0x6fa>
 800c972:	4b4b      	ldr	r3, [pc, #300]	@ (800caa0 <_dtoa_r+0x580>)
 800c974:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c978:	ed93 7b00 	vldr	d7, [r3]
 800c97c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c97e:	2b00      	cmp	r3, #0
 800c980:	ed8d 7b00 	vstr	d7, [sp]
 800c984:	f280 80e5 	bge.w	800cb52 <_dtoa_r+0x632>
 800c988:	9b03      	ldr	r3, [sp, #12]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	f300 80e1 	bgt.w	800cb52 <_dtoa_r+0x632>
 800c990:	d10c      	bne.n	800c9ac <_dtoa_r+0x48c>
 800c992:	4b48      	ldr	r3, [pc, #288]	@ (800cab4 <_dtoa_r+0x594>)
 800c994:	2200      	movs	r2, #0
 800c996:	ec51 0b17 	vmov	r0, r1, d7
 800c99a:	f7f3 fe05 	bl	80005a8 <__aeabi_dmul>
 800c99e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9a2:	f7f4 f887 	bl	8000ab4 <__aeabi_dcmpge>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	f000 8266 	beq.w	800ce78 <_dtoa_r+0x958>
 800c9ac:	2400      	movs	r4, #0
 800c9ae:	4625      	mov	r5, r4
 800c9b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9b2:	4656      	mov	r6, sl
 800c9b4:	ea6f 0803 	mvn.w	r8, r3
 800c9b8:	2700      	movs	r7, #0
 800c9ba:	4621      	mov	r1, r4
 800c9bc:	4648      	mov	r0, r9
 800c9be:	f000 fcbf 	bl	800d340 <_Bfree>
 800c9c2:	2d00      	cmp	r5, #0
 800c9c4:	f000 80bd 	beq.w	800cb42 <_dtoa_r+0x622>
 800c9c8:	b12f      	cbz	r7, 800c9d6 <_dtoa_r+0x4b6>
 800c9ca:	42af      	cmp	r7, r5
 800c9cc:	d003      	beq.n	800c9d6 <_dtoa_r+0x4b6>
 800c9ce:	4639      	mov	r1, r7
 800c9d0:	4648      	mov	r0, r9
 800c9d2:	f000 fcb5 	bl	800d340 <_Bfree>
 800c9d6:	4629      	mov	r1, r5
 800c9d8:	4648      	mov	r0, r9
 800c9da:	f000 fcb1 	bl	800d340 <_Bfree>
 800c9de:	e0b0      	b.n	800cb42 <_dtoa_r+0x622>
 800c9e0:	07e2      	lsls	r2, r4, #31
 800c9e2:	d505      	bpl.n	800c9f0 <_dtoa_r+0x4d0>
 800c9e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c9e8:	f7f3 fdde 	bl	80005a8 <__aeabi_dmul>
 800c9ec:	3601      	adds	r6, #1
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	1064      	asrs	r4, r4, #1
 800c9f2:	3508      	adds	r5, #8
 800c9f4:	e762      	b.n	800c8bc <_dtoa_r+0x39c>
 800c9f6:	2602      	movs	r6, #2
 800c9f8:	e765      	b.n	800c8c6 <_dtoa_r+0x3a6>
 800c9fa:	9c03      	ldr	r4, [sp, #12]
 800c9fc:	46b8      	mov	r8, r7
 800c9fe:	e784      	b.n	800c90a <_dtoa_r+0x3ea>
 800ca00:	4b27      	ldr	r3, [pc, #156]	@ (800caa0 <_dtoa_r+0x580>)
 800ca02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca0c:	4454      	add	r4, sl
 800ca0e:	2900      	cmp	r1, #0
 800ca10:	d054      	beq.n	800cabc <_dtoa_r+0x59c>
 800ca12:	4929      	ldr	r1, [pc, #164]	@ (800cab8 <_dtoa_r+0x598>)
 800ca14:	2000      	movs	r0, #0
 800ca16:	f7f3 fef1 	bl	80007fc <__aeabi_ddiv>
 800ca1a:	4633      	mov	r3, r6
 800ca1c:	462a      	mov	r2, r5
 800ca1e:	f7f3 fc0b 	bl	8000238 <__aeabi_dsub>
 800ca22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca26:	4656      	mov	r6, sl
 800ca28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca2c:	f7f4 f86c 	bl	8000b08 <__aeabi_d2iz>
 800ca30:	4605      	mov	r5, r0
 800ca32:	f7f3 fd4f 	bl	80004d4 <__aeabi_i2d>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca3e:	f7f3 fbfb 	bl	8000238 <__aeabi_dsub>
 800ca42:	3530      	adds	r5, #48	@ 0x30
 800ca44:	4602      	mov	r2, r0
 800ca46:	460b      	mov	r3, r1
 800ca48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca4c:	f806 5b01 	strb.w	r5, [r6], #1
 800ca50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca54:	f7f4 f81a 	bl	8000a8c <__aeabi_dcmplt>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d172      	bne.n	800cb42 <_dtoa_r+0x622>
 800ca5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca60:	4911      	ldr	r1, [pc, #68]	@ (800caa8 <_dtoa_r+0x588>)
 800ca62:	2000      	movs	r0, #0
 800ca64:	f7f3 fbe8 	bl	8000238 <__aeabi_dsub>
 800ca68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca6c:	f7f4 f80e 	bl	8000a8c <__aeabi_dcmplt>
 800ca70:	2800      	cmp	r0, #0
 800ca72:	f040 80b4 	bne.w	800cbde <_dtoa_r+0x6be>
 800ca76:	42a6      	cmp	r6, r4
 800ca78:	f43f af70 	beq.w	800c95c <_dtoa_r+0x43c>
 800ca7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca80:	4b0a      	ldr	r3, [pc, #40]	@ (800caac <_dtoa_r+0x58c>)
 800ca82:	2200      	movs	r2, #0
 800ca84:	f7f3 fd90 	bl	80005a8 <__aeabi_dmul>
 800ca88:	4b08      	ldr	r3, [pc, #32]	@ (800caac <_dtoa_r+0x58c>)
 800ca8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca8e:	2200      	movs	r2, #0
 800ca90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca94:	f7f3 fd88 	bl	80005a8 <__aeabi_dmul>
 800ca98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca9c:	e7c4      	b.n	800ca28 <_dtoa_r+0x508>
 800ca9e:	bf00      	nop
 800caa0:	0800e920 	.word	0x0800e920
 800caa4:	0800e8f8 	.word	0x0800e8f8
 800caa8:	3ff00000 	.word	0x3ff00000
 800caac:	40240000 	.word	0x40240000
 800cab0:	401c0000 	.word	0x401c0000
 800cab4:	40140000 	.word	0x40140000
 800cab8:	3fe00000 	.word	0x3fe00000
 800cabc:	4631      	mov	r1, r6
 800cabe:	4628      	mov	r0, r5
 800cac0:	f7f3 fd72 	bl	80005a8 <__aeabi_dmul>
 800cac4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cac8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800caca:	4656      	mov	r6, sl
 800cacc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cad0:	f7f4 f81a 	bl	8000b08 <__aeabi_d2iz>
 800cad4:	4605      	mov	r5, r0
 800cad6:	f7f3 fcfd 	bl	80004d4 <__aeabi_i2d>
 800cada:	4602      	mov	r2, r0
 800cadc:	460b      	mov	r3, r1
 800cade:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cae2:	f7f3 fba9 	bl	8000238 <__aeabi_dsub>
 800cae6:	3530      	adds	r5, #48	@ 0x30
 800cae8:	f806 5b01 	strb.w	r5, [r6], #1
 800caec:	4602      	mov	r2, r0
 800caee:	460b      	mov	r3, r1
 800caf0:	42a6      	cmp	r6, r4
 800caf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800caf6:	f04f 0200 	mov.w	r2, #0
 800cafa:	d124      	bne.n	800cb46 <_dtoa_r+0x626>
 800cafc:	4baf      	ldr	r3, [pc, #700]	@ (800cdbc <_dtoa_r+0x89c>)
 800cafe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb02:	f7f3 fb9b 	bl	800023c <__adddf3>
 800cb06:	4602      	mov	r2, r0
 800cb08:	460b      	mov	r3, r1
 800cb0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb0e:	f7f3 ffdb 	bl	8000ac8 <__aeabi_dcmpgt>
 800cb12:	2800      	cmp	r0, #0
 800cb14:	d163      	bne.n	800cbde <_dtoa_r+0x6be>
 800cb16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb1a:	49a8      	ldr	r1, [pc, #672]	@ (800cdbc <_dtoa_r+0x89c>)
 800cb1c:	2000      	movs	r0, #0
 800cb1e:	f7f3 fb8b 	bl	8000238 <__aeabi_dsub>
 800cb22:	4602      	mov	r2, r0
 800cb24:	460b      	mov	r3, r1
 800cb26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb2a:	f7f3 ffaf 	bl	8000a8c <__aeabi_dcmplt>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	f43f af14 	beq.w	800c95c <_dtoa_r+0x43c>
 800cb34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cb36:	1e73      	subs	r3, r6, #1
 800cb38:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb3e:	2b30      	cmp	r3, #48	@ 0x30
 800cb40:	d0f8      	beq.n	800cb34 <_dtoa_r+0x614>
 800cb42:	4647      	mov	r7, r8
 800cb44:	e03b      	b.n	800cbbe <_dtoa_r+0x69e>
 800cb46:	4b9e      	ldr	r3, [pc, #632]	@ (800cdc0 <_dtoa_r+0x8a0>)
 800cb48:	f7f3 fd2e 	bl	80005a8 <__aeabi_dmul>
 800cb4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb50:	e7bc      	b.n	800cacc <_dtoa_r+0x5ac>
 800cb52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb56:	4656      	mov	r6, sl
 800cb58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	4629      	mov	r1, r5
 800cb60:	f7f3 fe4c 	bl	80007fc <__aeabi_ddiv>
 800cb64:	f7f3 ffd0 	bl	8000b08 <__aeabi_d2iz>
 800cb68:	4680      	mov	r8, r0
 800cb6a:	f7f3 fcb3 	bl	80004d4 <__aeabi_i2d>
 800cb6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb72:	f7f3 fd19 	bl	80005a8 <__aeabi_dmul>
 800cb76:	4602      	mov	r2, r0
 800cb78:	460b      	mov	r3, r1
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	4629      	mov	r1, r5
 800cb7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb82:	f7f3 fb59 	bl	8000238 <__aeabi_dsub>
 800cb86:	f806 4b01 	strb.w	r4, [r6], #1
 800cb8a:	9d03      	ldr	r5, [sp, #12]
 800cb8c:	eba6 040a 	sub.w	r4, r6, sl
 800cb90:	42a5      	cmp	r5, r4
 800cb92:	4602      	mov	r2, r0
 800cb94:	460b      	mov	r3, r1
 800cb96:	d133      	bne.n	800cc00 <_dtoa_r+0x6e0>
 800cb98:	f7f3 fb50 	bl	800023c <__adddf3>
 800cb9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cba0:	4604      	mov	r4, r0
 800cba2:	460d      	mov	r5, r1
 800cba4:	f7f3 ff90 	bl	8000ac8 <__aeabi_dcmpgt>
 800cba8:	b9c0      	cbnz	r0, 800cbdc <_dtoa_r+0x6bc>
 800cbaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbae:	4620      	mov	r0, r4
 800cbb0:	4629      	mov	r1, r5
 800cbb2:	f7f3 ff61 	bl	8000a78 <__aeabi_dcmpeq>
 800cbb6:	b110      	cbz	r0, 800cbbe <_dtoa_r+0x69e>
 800cbb8:	f018 0f01 	tst.w	r8, #1
 800cbbc:	d10e      	bne.n	800cbdc <_dtoa_r+0x6bc>
 800cbbe:	9902      	ldr	r1, [sp, #8]
 800cbc0:	4648      	mov	r0, r9
 800cbc2:	f000 fbbd 	bl	800d340 <_Bfree>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	7033      	strb	r3, [r6, #0]
 800cbca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbcc:	3701      	adds	r7, #1
 800cbce:	601f      	str	r7, [r3, #0]
 800cbd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	f000 824b 	beq.w	800d06e <_dtoa_r+0xb4e>
 800cbd8:	601e      	str	r6, [r3, #0]
 800cbda:	e248      	b.n	800d06e <_dtoa_r+0xb4e>
 800cbdc:	46b8      	mov	r8, r7
 800cbde:	4633      	mov	r3, r6
 800cbe0:	461e      	mov	r6, r3
 800cbe2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbe6:	2a39      	cmp	r2, #57	@ 0x39
 800cbe8:	d106      	bne.n	800cbf8 <_dtoa_r+0x6d8>
 800cbea:	459a      	cmp	sl, r3
 800cbec:	d1f8      	bne.n	800cbe0 <_dtoa_r+0x6c0>
 800cbee:	2230      	movs	r2, #48	@ 0x30
 800cbf0:	f108 0801 	add.w	r8, r8, #1
 800cbf4:	f88a 2000 	strb.w	r2, [sl]
 800cbf8:	781a      	ldrb	r2, [r3, #0]
 800cbfa:	3201      	adds	r2, #1
 800cbfc:	701a      	strb	r2, [r3, #0]
 800cbfe:	e7a0      	b.n	800cb42 <_dtoa_r+0x622>
 800cc00:	4b6f      	ldr	r3, [pc, #444]	@ (800cdc0 <_dtoa_r+0x8a0>)
 800cc02:	2200      	movs	r2, #0
 800cc04:	f7f3 fcd0 	bl	80005a8 <__aeabi_dmul>
 800cc08:	2200      	movs	r2, #0
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	4604      	mov	r4, r0
 800cc0e:	460d      	mov	r5, r1
 800cc10:	f7f3 ff32 	bl	8000a78 <__aeabi_dcmpeq>
 800cc14:	2800      	cmp	r0, #0
 800cc16:	d09f      	beq.n	800cb58 <_dtoa_r+0x638>
 800cc18:	e7d1      	b.n	800cbbe <_dtoa_r+0x69e>
 800cc1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc1c:	2a00      	cmp	r2, #0
 800cc1e:	f000 80ea 	beq.w	800cdf6 <_dtoa_r+0x8d6>
 800cc22:	9a07      	ldr	r2, [sp, #28]
 800cc24:	2a01      	cmp	r2, #1
 800cc26:	f300 80cd 	bgt.w	800cdc4 <_dtoa_r+0x8a4>
 800cc2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cc2c:	2a00      	cmp	r2, #0
 800cc2e:	f000 80c1 	beq.w	800cdb4 <_dtoa_r+0x894>
 800cc32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cc36:	9c08      	ldr	r4, [sp, #32]
 800cc38:	9e00      	ldr	r6, [sp, #0]
 800cc3a:	9a00      	ldr	r2, [sp, #0]
 800cc3c:	441a      	add	r2, r3
 800cc3e:	9200      	str	r2, [sp, #0]
 800cc40:	9a06      	ldr	r2, [sp, #24]
 800cc42:	2101      	movs	r1, #1
 800cc44:	441a      	add	r2, r3
 800cc46:	4648      	mov	r0, r9
 800cc48:	9206      	str	r2, [sp, #24]
 800cc4a:	f000 fc2d 	bl	800d4a8 <__i2b>
 800cc4e:	4605      	mov	r5, r0
 800cc50:	b166      	cbz	r6, 800cc6c <_dtoa_r+0x74c>
 800cc52:	9b06      	ldr	r3, [sp, #24]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	dd09      	ble.n	800cc6c <_dtoa_r+0x74c>
 800cc58:	42b3      	cmp	r3, r6
 800cc5a:	9a00      	ldr	r2, [sp, #0]
 800cc5c:	bfa8      	it	ge
 800cc5e:	4633      	movge	r3, r6
 800cc60:	1ad2      	subs	r2, r2, r3
 800cc62:	9200      	str	r2, [sp, #0]
 800cc64:	9a06      	ldr	r2, [sp, #24]
 800cc66:	1af6      	subs	r6, r6, r3
 800cc68:	1ad3      	subs	r3, r2, r3
 800cc6a:	9306      	str	r3, [sp, #24]
 800cc6c:	9b08      	ldr	r3, [sp, #32]
 800cc6e:	b30b      	cbz	r3, 800ccb4 <_dtoa_r+0x794>
 800cc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	f000 80c6 	beq.w	800ce04 <_dtoa_r+0x8e4>
 800cc78:	2c00      	cmp	r4, #0
 800cc7a:	f000 80c0 	beq.w	800cdfe <_dtoa_r+0x8de>
 800cc7e:	4629      	mov	r1, r5
 800cc80:	4622      	mov	r2, r4
 800cc82:	4648      	mov	r0, r9
 800cc84:	f000 fcc8 	bl	800d618 <__pow5mult>
 800cc88:	9a02      	ldr	r2, [sp, #8]
 800cc8a:	4601      	mov	r1, r0
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	4648      	mov	r0, r9
 800cc90:	f000 fc20 	bl	800d4d4 <__multiply>
 800cc94:	9902      	ldr	r1, [sp, #8]
 800cc96:	4680      	mov	r8, r0
 800cc98:	4648      	mov	r0, r9
 800cc9a:	f000 fb51 	bl	800d340 <_Bfree>
 800cc9e:	9b08      	ldr	r3, [sp, #32]
 800cca0:	1b1b      	subs	r3, r3, r4
 800cca2:	9308      	str	r3, [sp, #32]
 800cca4:	f000 80b1 	beq.w	800ce0a <_dtoa_r+0x8ea>
 800cca8:	9a08      	ldr	r2, [sp, #32]
 800ccaa:	4641      	mov	r1, r8
 800ccac:	4648      	mov	r0, r9
 800ccae:	f000 fcb3 	bl	800d618 <__pow5mult>
 800ccb2:	9002      	str	r0, [sp, #8]
 800ccb4:	2101      	movs	r1, #1
 800ccb6:	4648      	mov	r0, r9
 800ccb8:	f000 fbf6 	bl	800d4a8 <__i2b>
 800ccbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	f000 81d8 	beq.w	800d076 <_dtoa_r+0xb56>
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	4601      	mov	r1, r0
 800ccca:	4648      	mov	r0, r9
 800cccc:	f000 fca4 	bl	800d618 <__pow5mult>
 800ccd0:	9b07      	ldr	r3, [sp, #28]
 800ccd2:	2b01      	cmp	r3, #1
 800ccd4:	4604      	mov	r4, r0
 800ccd6:	f300 809f 	bgt.w	800ce18 <_dtoa_r+0x8f8>
 800ccda:	9b04      	ldr	r3, [sp, #16]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	f040 8097 	bne.w	800ce10 <_dtoa_r+0x8f0>
 800cce2:	9b05      	ldr	r3, [sp, #20]
 800cce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	f040 8093 	bne.w	800ce14 <_dtoa_r+0x8f4>
 800ccee:	9b05      	ldr	r3, [sp, #20]
 800ccf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccf4:	0d1b      	lsrs	r3, r3, #20
 800ccf6:	051b      	lsls	r3, r3, #20
 800ccf8:	b133      	cbz	r3, 800cd08 <_dtoa_r+0x7e8>
 800ccfa:	9b00      	ldr	r3, [sp, #0]
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	9b06      	ldr	r3, [sp, #24]
 800cd02:	3301      	adds	r3, #1
 800cd04:	9306      	str	r3, [sp, #24]
 800cd06:	2301      	movs	r3, #1
 800cd08:	9308      	str	r3, [sp, #32]
 800cd0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	f000 81b8 	beq.w	800d082 <_dtoa_r+0xb62>
 800cd12:	6923      	ldr	r3, [r4, #16]
 800cd14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd18:	6918      	ldr	r0, [r3, #16]
 800cd1a:	f000 fb79 	bl	800d410 <__hi0bits>
 800cd1e:	f1c0 0020 	rsb	r0, r0, #32
 800cd22:	9b06      	ldr	r3, [sp, #24]
 800cd24:	4418      	add	r0, r3
 800cd26:	f010 001f 	ands.w	r0, r0, #31
 800cd2a:	f000 8082 	beq.w	800ce32 <_dtoa_r+0x912>
 800cd2e:	f1c0 0320 	rsb	r3, r0, #32
 800cd32:	2b04      	cmp	r3, #4
 800cd34:	dd73      	ble.n	800ce1e <_dtoa_r+0x8fe>
 800cd36:	9b00      	ldr	r3, [sp, #0]
 800cd38:	f1c0 001c 	rsb	r0, r0, #28
 800cd3c:	4403      	add	r3, r0
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	9b06      	ldr	r3, [sp, #24]
 800cd42:	4403      	add	r3, r0
 800cd44:	4406      	add	r6, r0
 800cd46:	9306      	str	r3, [sp, #24]
 800cd48:	9b00      	ldr	r3, [sp, #0]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	dd05      	ble.n	800cd5a <_dtoa_r+0x83a>
 800cd4e:	9902      	ldr	r1, [sp, #8]
 800cd50:	461a      	mov	r2, r3
 800cd52:	4648      	mov	r0, r9
 800cd54:	f000 fcba 	bl	800d6cc <__lshift>
 800cd58:	9002      	str	r0, [sp, #8]
 800cd5a:	9b06      	ldr	r3, [sp, #24]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	dd05      	ble.n	800cd6c <_dtoa_r+0x84c>
 800cd60:	4621      	mov	r1, r4
 800cd62:	461a      	mov	r2, r3
 800cd64:	4648      	mov	r0, r9
 800cd66:	f000 fcb1 	bl	800d6cc <__lshift>
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d061      	beq.n	800ce36 <_dtoa_r+0x916>
 800cd72:	9802      	ldr	r0, [sp, #8]
 800cd74:	4621      	mov	r1, r4
 800cd76:	f000 fd15 	bl	800d7a4 <__mcmp>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	da5b      	bge.n	800ce36 <_dtoa_r+0x916>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	9902      	ldr	r1, [sp, #8]
 800cd82:	220a      	movs	r2, #10
 800cd84:	4648      	mov	r0, r9
 800cd86:	f000 fafd 	bl	800d384 <__multadd>
 800cd8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd8c:	9002      	str	r0, [sp, #8]
 800cd8e:	f107 38ff 	add.w	r8, r7, #4294967295
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	f000 8177 	beq.w	800d086 <_dtoa_r+0xb66>
 800cd98:	4629      	mov	r1, r5
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	220a      	movs	r2, #10
 800cd9e:	4648      	mov	r0, r9
 800cda0:	f000 faf0 	bl	800d384 <__multadd>
 800cda4:	f1bb 0f00 	cmp.w	fp, #0
 800cda8:	4605      	mov	r5, r0
 800cdaa:	dc6f      	bgt.n	800ce8c <_dtoa_r+0x96c>
 800cdac:	9b07      	ldr	r3, [sp, #28]
 800cdae:	2b02      	cmp	r3, #2
 800cdb0:	dc49      	bgt.n	800ce46 <_dtoa_r+0x926>
 800cdb2:	e06b      	b.n	800ce8c <_dtoa_r+0x96c>
 800cdb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cdba:	e73c      	b.n	800cc36 <_dtoa_r+0x716>
 800cdbc:	3fe00000 	.word	0x3fe00000
 800cdc0:	40240000 	.word	0x40240000
 800cdc4:	9b03      	ldr	r3, [sp, #12]
 800cdc6:	1e5c      	subs	r4, r3, #1
 800cdc8:	9b08      	ldr	r3, [sp, #32]
 800cdca:	42a3      	cmp	r3, r4
 800cdcc:	db09      	blt.n	800cde2 <_dtoa_r+0x8c2>
 800cdce:	1b1c      	subs	r4, r3, r4
 800cdd0:	9b03      	ldr	r3, [sp, #12]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	f6bf af30 	bge.w	800cc38 <_dtoa_r+0x718>
 800cdd8:	9b00      	ldr	r3, [sp, #0]
 800cdda:	9a03      	ldr	r2, [sp, #12]
 800cddc:	1a9e      	subs	r6, r3, r2
 800cdde:	2300      	movs	r3, #0
 800cde0:	e72b      	b.n	800cc3a <_dtoa_r+0x71a>
 800cde2:	9b08      	ldr	r3, [sp, #32]
 800cde4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cde6:	9408      	str	r4, [sp, #32]
 800cde8:	1ae3      	subs	r3, r4, r3
 800cdea:	441a      	add	r2, r3
 800cdec:	9e00      	ldr	r6, [sp, #0]
 800cdee:	9b03      	ldr	r3, [sp, #12]
 800cdf0:	920d      	str	r2, [sp, #52]	@ 0x34
 800cdf2:	2400      	movs	r4, #0
 800cdf4:	e721      	b.n	800cc3a <_dtoa_r+0x71a>
 800cdf6:	9c08      	ldr	r4, [sp, #32]
 800cdf8:	9e00      	ldr	r6, [sp, #0]
 800cdfa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cdfc:	e728      	b.n	800cc50 <_dtoa_r+0x730>
 800cdfe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ce02:	e751      	b.n	800cca8 <_dtoa_r+0x788>
 800ce04:	9a08      	ldr	r2, [sp, #32]
 800ce06:	9902      	ldr	r1, [sp, #8]
 800ce08:	e750      	b.n	800ccac <_dtoa_r+0x78c>
 800ce0a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ce0e:	e751      	b.n	800ccb4 <_dtoa_r+0x794>
 800ce10:	2300      	movs	r3, #0
 800ce12:	e779      	b.n	800cd08 <_dtoa_r+0x7e8>
 800ce14:	9b04      	ldr	r3, [sp, #16]
 800ce16:	e777      	b.n	800cd08 <_dtoa_r+0x7e8>
 800ce18:	2300      	movs	r3, #0
 800ce1a:	9308      	str	r3, [sp, #32]
 800ce1c:	e779      	b.n	800cd12 <_dtoa_r+0x7f2>
 800ce1e:	d093      	beq.n	800cd48 <_dtoa_r+0x828>
 800ce20:	9a00      	ldr	r2, [sp, #0]
 800ce22:	331c      	adds	r3, #28
 800ce24:	441a      	add	r2, r3
 800ce26:	9200      	str	r2, [sp, #0]
 800ce28:	9a06      	ldr	r2, [sp, #24]
 800ce2a:	441a      	add	r2, r3
 800ce2c:	441e      	add	r6, r3
 800ce2e:	9206      	str	r2, [sp, #24]
 800ce30:	e78a      	b.n	800cd48 <_dtoa_r+0x828>
 800ce32:	4603      	mov	r3, r0
 800ce34:	e7f4      	b.n	800ce20 <_dtoa_r+0x900>
 800ce36:	9b03      	ldr	r3, [sp, #12]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	46b8      	mov	r8, r7
 800ce3c:	dc20      	bgt.n	800ce80 <_dtoa_r+0x960>
 800ce3e:	469b      	mov	fp, r3
 800ce40:	9b07      	ldr	r3, [sp, #28]
 800ce42:	2b02      	cmp	r3, #2
 800ce44:	dd1e      	ble.n	800ce84 <_dtoa_r+0x964>
 800ce46:	f1bb 0f00 	cmp.w	fp, #0
 800ce4a:	f47f adb1 	bne.w	800c9b0 <_dtoa_r+0x490>
 800ce4e:	4621      	mov	r1, r4
 800ce50:	465b      	mov	r3, fp
 800ce52:	2205      	movs	r2, #5
 800ce54:	4648      	mov	r0, r9
 800ce56:	f000 fa95 	bl	800d384 <__multadd>
 800ce5a:	4601      	mov	r1, r0
 800ce5c:	4604      	mov	r4, r0
 800ce5e:	9802      	ldr	r0, [sp, #8]
 800ce60:	f000 fca0 	bl	800d7a4 <__mcmp>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	f77f ada3 	ble.w	800c9b0 <_dtoa_r+0x490>
 800ce6a:	4656      	mov	r6, sl
 800ce6c:	2331      	movs	r3, #49	@ 0x31
 800ce6e:	f806 3b01 	strb.w	r3, [r6], #1
 800ce72:	f108 0801 	add.w	r8, r8, #1
 800ce76:	e59f      	b.n	800c9b8 <_dtoa_r+0x498>
 800ce78:	9c03      	ldr	r4, [sp, #12]
 800ce7a:	46b8      	mov	r8, r7
 800ce7c:	4625      	mov	r5, r4
 800ce7e:	e7f4      	b.n	800ce6a <_dtoa_r+0x94a>
 800ce80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ce84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	f000 8101 	beq.w	800d08e <_dtoa_r+0xb6e>
 800ce8c:	2e00      	cmp	r6, #0
 800ce8e:	dd05      	ble.n	800ce9c <_dtoa_r+0x97c>
 800ce90:	4629      	mov	r1, r5
 800ce92:	4632      	mov	r2, r6
 800ce94:	4648      	mov	r0, r9
 800ce96:	f000 fc19 	bl	800d6cc <__lshift>
 800ce9a:	4605      	mov	r5, r0
 800ce9c:	9b08      	ldr	r3, [sp, #32]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d05c      	beq.n	800cf5c <_dtoa_r+0xa3c>
 800cea2:	6869      	ldr	r1, [r5, #4]
 800cea4:	4648      	mov	r0, r9
 800cea6:	f000 fa0b 	bl	800d2c0 <_Balloc>
 800ceaa:	4606      	mov	r6, r0
 800ceac:	b928      	cbnz	r0, 800ceba <_dtoa_r+0x99a>
 800ceae:	4b82      	ldr	r3, [pc, #520]	@ (800d0b8 <_dtoa_r+0xb98>)
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ceb6:	f7ff bb4a 	b.w	800c54e <_dtoa_r+0x2e>
 800ceba:	692a      	ldr	r2, [r5, #16]
 800cebc:	3202      	adds	r2, #2
 800cebe:	0092      	lsls	r2, r2, #2
 800cec0:	f105 010c 	add.w	r1, r5, #12
 800cec4:	300c      	adds	r0, #12
 800cec6:	f000 fff7 	bl	800deb8 <memcpy>
 800ceca:	2201      	movs	r2, #1
 800cecc:	4631      	mov	r1, r6
 800cece:	4648      	mov	r0, r9
 800ced0:	f000 fbfc 	bl	800d6cc <__lshift>
 800ced4:	f10a 0301 	add.w	r3, sl, #1
 800ced8:	9300      	str	r3, [sp, #0]
 800ceda:	eb0a 030b 	add.w	r3, sl, fp
 800cede:	9308      	str	r3, [sp, #32]
 800cee0:	9b04      	ldr	r3, [sp, #16]
 800cee2:	f003 0301 	and.w	r3, r3, #1
 800cee6:	462f      	mov	r7, r5
 800cee8:	9306      	str	r3, [sp, #24]
 800ceea:	4605      	mov	r5, r0
 800ceec:	9b00      	ldr	r3, [sp, #0]
 800ceee:	9802      	ldr	r0, [sp, #8]
 800cef0:	4621      	mov	r1, r4
 800cef2:	f103 3bff 	add.w	fp, r3, #4294967295
 800cef6:	f7ff fa8a 	bl	800c40e <quorem>
 800cefa:	4603      	mov	r3, r0
 800cefc:	3330      	adds	r3, #48	@ 0x30
 800cefe:	9003      	str	r0, [sp, #12]
 800cf00:	4639      	mov	r1, r7
 800cf02:	9802      	ldr	r0, [sp, #8]
 800cf04:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf06:	f000 fc4d 	bl	800d7a4 <__mcmp>
 800cf0a:	462a      	mov	r2, r5
 800cf0c:	9004      	str	r0, [sp, #16]
 800cf0e:	4621      	mov	r1, r4
 800cf10:	4648      	mov	r0, r9
 800cf12:	f000 fc63 	bl	800d7dc <__mdiff>
 800cf16:	68c2      	ldr	r2, [r0, #12]
 800cf18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf1a:	4606      	mov	r6, r0
 800cf1c:	bb02      	cbnz	r2, 800cf60 <_dtoa_r+0xa40>
 800cf1e:	4601      	mov	r1, r0
 800cf20:	9802      	ldr	r0, [sp, #8]
 800cf22:	f000 fc3f 	bl	800d7a4 <__mcmp>
 800cf26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf28:	4602      	mov	r2, r0
 800cf2a:	4631      	mov	r1, r6
 800cf2c:	4648      	mov	r0, r9
 800cf2e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf30:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf32:	f000 fa05 	bl	800d340 <_Bfree>
 800cf36:	9b07      	ldr	r3, [sp, #28]
 800cf38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf3a:	9e00      	ldr	r6, [sp, #0]
 800cf3c:	ea42 0103 	orr.w	r1, r2, r3
 800cf40:	9b06      	ldr	r3, [sp, #24]
 800cf42:	4319      	orrs	r1, r3
 800cf44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf46:	d10d      	bne.n	800cf64 <_dtoa_r+0xa44>
 800cf48:	2b39      	cmp	r3, #57	@ 0x39
 800cf4a:	d027      	beq.n	800cf9c <_dtoa_r+0xa7c>
 800cf4c:	9a04      	ldr	r2, [sp, #16]
 800cf4e:	2a00      	cmp	r2, #0
 800cf50:	dd01      	ble.n	800cf56 <_dtoa_r+0xa36>
 800cf52:	9b03      	ldr	r3, [sp, #12]
 800cf54:	3331      	adds	r3, #49	@ 0x31
 800cf56:	f88b 3000 	strb.w	r3, [fp]
 800cf5a:	e52e      	b.n	800c9ba <_dtoa_r+0x49a>
 800cf5c:	4628      	mov	r0, r5
 800cf5e:	e7b9      	b.n	800ced4 <_dtoa_r+0x9b4>
 800cf60:	2201      	movs	r2, #1
 800cf62:	e7e2      	b.n	800cf2a <_dtoa_r+0xa0a>
 800cf64:	9904      	ldr	r1, [sp, #16]
 800cf66:	2900      	cmp	r1, #0
 800cf68:	db04      	blt.n	800cf74 <_dtoa_r+0xa54>
 800cf6a:	9807      	ldr	r0, [sp, #28]
 800cf6c:	4301      	orrs	r1, r0
 800cf6e:	9806      	ldr	r0, [sp, #24]
 800cf70:	4301      	orrs	r1, r0
 800cf72:	d120      	bne.n	800cfb6 <_dtoa_r+0xa96>
 800cf74:	2a00      	cmp	r2, #0
 800cf76:	ddee      	ble.n	800cf56 <_dtoa_r+0xa36>
 800cf78:	9902      	ldr	r1, [sp, #8]
 800cf7a:	9300      	str	r3, [sp, #0]
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	4648      	mov	r0, r9
 800cf80:	f000 fba4 	bl	800d6cc <__lshift>
 800cf84:	4621      	mov	r1, r4
 800cf86:	9002      	str	r0, [sp, #8]
 800cf88:	f000 fc0c 	bl	800d7a4 <__mcmp>
 800cf8c:	2800      	cmp	r0, #0
 800cf8e:	9b00      	ldr	r3, [sp, #0]
 800cf90:	dc02      	bgt.n	800cf98 <_dtoa_r+0xa78>
 800cf92:	d1e0      	bne.n	800cf56 <_dtoa_r+0xa36>
 800cf94:	07da      	lsls	r2, r3, #31
 800cf96:	d5de      	bpl.n	800cf56 <_dtoa_r+0xa36>
 800cf98:	2b39      	cmp	r3, #57	@ 0x39
 800cf9a:	d1da      	bne.n	800cf52 <_dtoa_r+0xa32>
 800cf9c:	2339      	movs	r3, #57	@ 0x39
 800cf9e:	f88b 3000 	strb.w	r3, [fp]
 800cfa2:	4633      	mov	r3, r6
 800cfa4:	461e      	mov	r6, r3
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cfac:	2a39      	cmp	r2, #57	@ 0x39
 800cfae:	d04e      	beq.n	800d04e <_dtoa_r+0xb2e>
 800cfb0:	3201      	adds	r2, #1
 800cfb2:	701a      	strb	r2, [r3, #0]
 800cfb4:	e501      	b.n	800c9ba <_dtoa_r+0x49a>
 800cfb6:	2a00      	cmp	r2, #0
 800cfb8:	dd03      	ble.n	800cfc2 <_dtoa_r+0xaa2>
 800cfba:	2b39      	cmp	r3, #57	@ 0x39
 800cfbc:	d0ee      	beq.n	800cf9c <_dtoa_r+0xa7c>
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	e7c9      	b.n	800cf56 <_dtoa_r+0xa36>
 800cfc2:	9a00      	ldr	r2, [sp, #0]
 800cfc4:	9908      	ldr	r1, [sp, #32]
 800cfc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cfca:	428a      	cmp	r2, r1
 800cfcc:	d028      	beq.n	800d020 <_dtoa_r+0xb00>
 800cfce:	9902      	ldr	r1, [sp, #8]
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	220a      	movs	r2, #10
 800cfd4:	4648      	mov	r0, r9
 800cfd6:	f000 f9d5 	bl	800d384 <__multadd>
 800cfda:	42af      	cmp	r7, r5
 800cfdc:	9002      	str	r0, [sp, #8]
 800cfde:	f04f 0300 	mov.w	r3, #0
 800cfe2:	f04f 020a 	mov.w	r2, #10
 800cfe6:	4639      	mov	r1, r7
 800cfe8:	4648      	mov	r0, r9
 800cfea:	d107      	bne.n	800cffc <_dtoa_r+0xadc>
 800cfec:	f000 f9ca 	bl	800d384 <__multadd>
 800cff0:	4607      	mov	r7, r0
 800cff2:	4605      	mov	r5, r0
 800cff4:	9b00      	ldr	r3, [sp, #0]
 800cff6:	3301      	adds	r3, #1
 800cff8:	9300      	str	r3, [sp, #0]
 800cffa:	e777      	b.n	800ceec <_dtoa_r+0x9cc>
 800cffc:	f000 f9c2 	bl	800d384 <__multadd>
 800d000:	4629      	mov	r1, r5
 800d002:	4607      	mov	r7, r0
 800d004:	2300      	movs	r3, #0
 800d006:	220a      	movs	r2, #10
 800d008:	4648      	mov	r0, r9
 800d00a:	f000 f9bb 	bl	800d384 <__multadd>
 800d00e:	4605      	mov	r5, r0
 800d010:	e7f0      	b.n	800cff4 <_dtoa_r+0xad4>
 800d012:	f1bb 0f00 	cmp.w	fp, #0
 800d016:	bfcc      	ite	gt
 800d018:	465e      	movgt	r6, fp
 800d01a:	2601      	movle	r6, #1
 800d01c:	4456      	add	r6, sl
 800d01e:	2700      	movs	r7, #0
 800d020:	9902      	ldr	r1, [sp, #8]
 800d022:	9300      	str	r3, [sp, #0]
 800d024:	2201      	movs	r2, #1
 800d026:	4648      	mov	r0, r9
 800d028:	f000 fb50 	bl	800d6cc <__lshift>
 800d02c:	4621      	mov	r1, r4
 800d02e:	9002      	str	r0, [sp, #8]
 800d030:	f000 fbb8 	bl	800d7a4 <__mcmp>
 800d034:	2800      	cmp	r0, #0
 800d036:	dcb4      	bgt.n	800cfa2 <_dtoa_r+0xa82>
 800d038:	d102      	bne.n	800d040 <_dtoa_r+0xb20>
 800d03a:	9b00      	ldr	r3, [sp, #0]
 800d03c:	07db      	lsls	r3, r3, #31
 800d03e:	d4b0      	bmi.n	800cfa2 <_dtoa_r+0xa82>
 800d040:	4633      	mov	r3, r6
 800d042:	461e      	mov	r6, r3
 800d044:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d048:	2a30      	cmp	r2, #48	@ 0x30
 800d04a:	d0fa      	beq.n	800d042 <_dtoa_r+0xb22>
 800d04c:	e4b5      	b.n	800c9ba <_dtoa_r+0x49a>
 800d04e:	459a      	cmp	sl, r3
 800d050:	d1a8      	bne.n	800cfa4 <_dtoa_r+0xa84>
 800d052:	2331      	movs	r3, #49	@ 0x31
 800d054:	f108 0801 	add.w	r8, r8, #1
 800d058:	f88a 3000 	strb.w	r3, [sl]
 800d05c:	e4ad      	b.n	800c9ba <_dtoa_r+0x49a>
 800d05e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d060:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d0bc <_dtoa_r+0xb9c>
 800d064:	b11b      	cbz	r3, 800d06e <_dtoa_r+0xb4e>
 800d066:	f10a 0308 	add.w	r3, sl, #8
 800d06a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d06c:	6013      	str	r3, [r2, #0]
 800d06e:	4650      	mov	r0, sl
 800d070:	b017      	add	sp, #92	@ 0x5c
 800d072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d076:	9b07      	ldr	r3, [sp, #28]
 800d078:	2b01      	cmp	r3, #1
 800d07a:	f77f ae2e 	ble.w	800ccda <_dtoa_r+0x7ba>
 800d07e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d080:	9308      	str	r3, [sp, #32]
 800d082:	2001      	movs	r0, #1
 800d084:	e64d      	b.n	800cd22 <_dtoa_r+0x802>
 800d086:	f1bb 0f00 	cmp.w	fp, #0
 800d08a:	f77f aed9 	ble.w	800ce40 <_dtoa_r+0x920>
 800d08e:	4656      	mov	r6, sl
 800d090:	9802      	ldr	r0, [sp, #8]
 800d092:	4621      	mov	r1, r4
 800d094:	f7ff f9bb 	bl	800c40e <quorem>
 800d098:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d09c:	f806 3b01 	strb.w	r3, [r6], #1
 800d0a0:	eba6 020a 	sub.w	r2, r6, sl
 800d0a4:	4593      	cmp	fp, r2
 800d0a6:	ddb4      	ble.n	800d012 <_dtoa_r+0xaf2>
 800d0a8:	9902      	ldr	r1, [sp, #8]
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	220a      	movs	r2, #10
 800d0ae:	4648      	mov	r0, r9
 800d0b0:	f000 f968 	bl	800d384 <__multadd>
 800d0b4:	9002      	str	r0, [sp, #8]
 800d0b6:	e7eb      	b.n	800d090 <_dtoa_r+0xb70>
 800d0b8:	0800e824 	.word	0x0800e824
 800d0bc:	0800e7a8 	.word	0x0800e7a8

0800d0c0 <_free_r>:
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	4605      	mov	r5, r0
 800d0c4:	2900      	cmp	r1, #0
 800d0c6:	d041      	beq.n	800d14c <_free_r+0x8c>
 800d0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0cc:	1f0c      	subs	r4, r1, #4
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	bfb8      	it	lt
 800d0d2:	18e4      	addlt	r4, r4, r3
 800d0d4:	f000 f8e8 	bl	800d2a8 <__malloc_lock>
 800d0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800d150 <_free_r+0x90>)
 800d0da:	6813      	ldr	r3, [r2, #0]
 800d0dc:	b933      	cbnz	r3, 800d0ec <_free_r+0x2c>
 800d0de:	6063      	str	r3, [r4, #4]
 800d0e0:	6014      	str	r4, [r2, #0]
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0e8:	f000 b8e4 	b.w	800d2b4 <__malloc_unlock>
 800d0ec:	42a3      	cmp	r3, r4
 800d0ee:	d908      	bls.n	800d102 <_free_r+0x42>
 800d0f0:	6820      	ldr	r0, [r4, #0]
 800d0f2:	1821      	adds	r1, r4, r0
 800d0f4:	428b      	cmp	r3, r1
 800d0f6:	bf01      	itttt	eq
 800d0f8:	6819      	ldreq	r1, [r3, #0]
 800d0fa:	685b      	ldreq	r3, [r3, #4]
 800d0fc:	1809      	addeq	r1, r1, r0
 800d0fe:	6021      	streq	r1, [r4, #0]
 800d100:	e7ed      	b.n	800d0de <_free_r+0x1e>
 800d102:	461a      	mov	r2, r3
 800d104:	685b      	ldr	r3, [r3, #4]
 800d106:	b10b      	cbz	r3, 800d10c <_free_r+0x4c>
 800d108:	42a3      	cmp	r3, r4
 800d10a:	d9fa      	bls.n	800d102 <_free_r+0x42>
 800d10c:	6811      	ldr	r1, [r2, #0]
 800d10e:	1850      	adds	r0, r2, r1
 800d110:	42a0      	cmp	r0, r4
 800d112:	d10b      	bne.n	800d12c <_free_r+0x6c>
 800d114:	6820      	ldr	r0, [r4, #0]
 800d116:	4401      	add	r1, r0
 800d118:	1850      	adds	r0, r2, r1
 800d11a:	4283      	cmp	r3, r0
 800d11c:	6011      	str	r1, [r2, #0]
 800d11e:	d1e0      	bne.n	800d0e2 <_free_r+0x22>
 800d120:	6818      	ldr	r0, [r3, #0]
 800d122:	685b      	ldr	r3, [r3, #4]
 800d124:	6053      	str	r3, [r2, #4]
 800d126:	4408      	add	r0, r1
 800d128:	6010      	str	r0, [r2, #0]
 800d12a:	e7da      	b.n	800d0e2 <_free_r+0x22>
 800d12c:	d902      	bls.n	800d134 <_free_r+0x74>
 800d12e:	230c      	movs	r3, #12
 800d130:	602b      	str	r3, [r5, #0]
 800d132:	e7d6      	b.n	800d0e2 <_free_r+0x22>
 800d134:	6820      	ldr	r0, [r4, #0]
 800d136:	1821      	adds	r1, r4, r0
 800d138:	428b      	cmp	r3, r1
 800d13a:	bf04      	itt	eq
 800d13c:	6819      	ldreq	r1, [r3, #0]
 800d13e:	685b      	ldreq	r3, [r3, #4]
 800d140:	6063      	str	r3, [r4, #4]
 800d142:	bf04      	itt	eq
 800d144:	1809      	addeq	r1, r1, r0
 800d146:	6021      	streq	r1, [r4, #0]
 800d148:	6054      	str	r4, [r2, #4]
 800d14a:	e7ca      	b.n	800d0e2 <_free_r+0x22>
 800d14c:	bd38      	pop	{r3, r4, r5, pc}
 800d14e:	bf00      	nop
 800d150:	200005a4 	.word	0x200005a4

0800d154 <malloc>:
 800d154:	4b02      	ldr	r3, [pc, #8]	@ (800d160 <malloc+0xc>)
 800d156:	4601      	mov	r1, r0
 800d158:	6818      	ldr	r0, [r3, #0]
 800d15a:	f000 b825 	b.w	800d1a8 <_malloc_r>
 800d15e:	bf00      	nop
 800d160:	20000024 	.word	0x20000024

0800d164 <sbrk_aligned>:
 800d164:	b570      	push	{r4, r5, r6, lr}
 800d166:	4e0f      	ldr	r6, [pc, #60]	@ (800d1a4 <sbrk_aligned+0x40>)
 800d168:	460c      	mov	r4, r1
 800d16a:	6831      	ldr	r1, [r6, #0]
 800d16c:	4605      	mov	r5, r0
 800d16e:	b911      	cbnz	r1, 800d176 <sbrk_aligned+0x12>
 800d170:	f000 fe92 	bl	800de98 <_sbrk_r>
 800d174:	6030      	str	r0, [r6, #0]
 800d176:	4621      	mov	r1, r4
 800d178:	4628      	mov	r0, r5
 800d17a:	f000 fe8d 	bl	800de98 <_sbrk_r>
 800d17e:	1c43      	adds	r3, r0, #1
 800d180:	d103      	bne.n	800d18a <sbrk_aligned+0x26>
 800d182:	f04f 34ff 	mov.w	r4, #4294967295
 800d186:	4620      	mov	r0, r4
 800d188:	bd70      	pop	{r4, r5, r6, pc}
 800d18a:	1cc4      	adds	r4, r0, #3
 800d18c:	f024 0403 	bic.w	r4, r4, #3
 800d190:	42a0      	cmp	r0, r4
 800d192:	d0f8      	beq.n	800d186 <sbrk_aligned+0x22>
 800d194:	1a21      	subs	r1, r4, r0
 800d196:	4628      	mov	r0, r5
 800d198:	f000 fe7e 	bl	800de98 <_sbrk_r>
 800d19c:	3001      	adds	r0, #1
 800d19e:	d1f2      	bne.n	800d186 <sbrk_aligned+0x22>
 800d1a0:	e7ef      	b.n	800d182 <sbrk_aligned+0x1e>
 800d1a2:	bf00      	nop
 800d1a4:	200005a0 	.word	0x200005a0

0800d1a8 <_malloc_r>:
 800d1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1ac:	1ccd      	adds	r5, r1, #3
 800d1ae:	f025 0503 	bic.w	r5, r5, #3
 800d1b2:	3508      	adds	r5, #8
 800d1b4:	2d0c      	cmp	r5, #12
 800d1b6:	bf38      	it	cc
 800d1b8:	250c      	movcc	r5, #12
 800d1ba:	2d00      	cmp	r5, #0
 800d1bc:	4606      	mov	r6, r0
 800d1be:	db01      	blt.n	800d1c4 <_malloc_r+0x1c>
 800d1c0:	42a9      	cmp	r1, r5
 800d1c2:	d904      	bls.n	800d1ce <_malloc_r+0x26>
 800d1c4:	230c      	movs	r3, #12
 800d1c6:	6033      	str	r3, [r6, #0]
 800d1c8:	2000      	movs	r0, #0
 800d1ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d2a4 <_malloc_r+0xfc>
 800d1d2:	f000 f869 	bl	800d2a8 <__malloc_lock>
 800d1d6:	f8d8 3000 	ldr.w	r3, [r8]
 800d1da:	461c      	mov	r4, r3
 800d1dc:	bb44      	cbnz	r4, 800d230 <_malloc_r+0x88>
 800d1de:	4629      	mov	r1, r5
 800d1e0:	4630      	mov	r0, r6
 800d1e2:	f7ff ffbf 	bl	800d164 <sbrk_aligned>
 800d1e6:	1c43      	adds	r3, r0, #1
 800d1e8:	4604      	mov	r4, r0
 800d1ea:	d158      	bne.n	800d29e <_malloc_r+0xf6>
 800d1ec:	f8d8 4000 	ldr.w	r4, [r8]
 800d1f0:	4627      	mov	r7, r4
 800d1f2:	2f00      	cmp	r7, #0
 800d1f4:	d143      	bne.n	800d27e <_malloc_r+0xd6>
 800d1f6:	2c00      	cmp	r4, #0
 800d1f8:	d04b      	beq.n	800d292 <_malloc_r+0xea>
 800d1fa:	6823      	ldr	r3, [r4, #0]
 800d1fc:	4639      	mov	r1, r7
 800d1fe:	4630      	mov	r0, r6
 800d200:	eb04 0903 	add.w	r9, r4, r3
 800d204:	f000 fe48 	bl	800de98 <_sbrk_r>
 800d208:	4581      	cmp	r9, r0
 800d20a:	d142      	bne.n	800d292 <_malloc_r+0xea>
 800d20c:	6821      	ldr	r1, [r4, #0]
 800d20e:	1a6d      	subs	r5, r5, r1
 800d210:	4629      	mov	r1, r5
 800d212:	4630      	mov	r0, r6
 800d214:	f7ff ffa6 	bl	800d164 <sbrk_aligned>
 800d218:	3001      	adds	r0, #1
 800d21a:	d03a      	beq.n	800d292 <_malloc_r+0xea>
 800d21c:	6823      	ldr	r3, [r4, #0]
 800d21e:	442b      	add	r3, r5
 800d220:	6023      	str	r3, [r4, #0]
 800d222:	f8d8 3000 	ldr.w	r3, [r8]
 800d226:	685a      	ldr	r2, [r3, #4]
 800d228:	bb62      	cbnz	r2, 800d284 <_malloc_r+0xdc>
 800d22a:	f8c8 7000 	str.w	r7, [r8]
 800d22e:	e00f      	b.n	800d250 <_malloc_r+0xa8>
 800d230:	6822      	ldr	r2, [r4, #0]
 800d232:	1b52      	subs	r2, r2, r5
 800d234:	d420      	bmi.n	800d278 <_malloc_r+0xd0>
 800d236:	2a0b      	cmp	r2, #11
 800d238:	d917      	bls.n	800d26a <_malloc_r+0xc2>
 800d23a:	1961      	adds	r1, r4, r5
 800d23c:	42a3      	cmp	r3, r4
 800d23e:	6025      	str	r5, [r4, #0]
 800d240:	bf18      	it	ne
 800d242:	6059      	strne	r1, [r3, #4]
 800d244:	6863      	ldr	r3, [r4, #4]
 800d246:	bf08      	it	eq
 800d248:	f8c8 1000 	streq.w	r1, [r8]
 800d24c:	5162      	str	r2, [r4, r5]
 800d24e:	604b      	str	r3, [r1, #4]
 800d250:	4630      	mov	r0, r6
 800d252:	f000 f82f 	bl	800d2b4 <__malloc_unlock>
 800d256:	f104 000b 	add.w	r0, r4, #11
 800d25a:	1d23      	adds	r3, r4, #4
 800d25c:	f020 0007 	bic.w	r0, r0, #7
 800d260:	1ac2      	subs	r2, r0, r3
 800d262:	bf1c      	itt	ne
 800d264:	1a1b      	subne	r3, r3, r0
 800d266:	50a3      	strne	r3, [r4, r2]
 800d268:	e7af      	b.n	800d1ca <_malloc_r+0x22>
 800d26a:	6862      	ldr	r2, [r4, #4]
 800d26c:	42a3      	cmp	r3, r4
 800d26e:	bf0c      	ite	eq
 800d270:	f8c8 2000 	streq.w	r2, [r8]
 800d274:	605a      	strne	r2, [r3, #4]
 800d276:	e7eb      	b.n	800d250 <_malloc_r+0xa8>
 800d278:	4623      	mov	r3, r4
 800d27a:	6864      	ldr	r4, [r4, #4]
 800d27c:	e7ae      	b.n	800d1dc <_malloc_r+0x34>
 800d27e:	463c      	mov	r4, r7
 800d280:	687f      	ldr	r7, [r7, #4]
 800d282:	e7b6      	b.n	800d1f2 <_malloc_r+0x4a>
 800d284:	461a      	mov	r2, r3
 800d286:	685b      	ldr	r3, [r3, #4]
 800d288:	42a3      	cmp	r3, r4
 800d28a:	d1fb      	bne.n	800d284 <_malloc_r+0xdc>
 800d28c:	2300      	movs	r3, #0
 800d28e:	6053      	str	r3, [r2, #4]
 800d290:	e7de      	b.n	800d250 <_malloc_r+0xa8>
 800d292:	230c      	movs	r3, #12
 800d294:	6033      	str	r3, [r6, #0]
 800d296:	4630      	mov	r0, r6
 800d298:	f000 f80c 	bl	800d2b4 <__malloc_unlock>
 800d29c:	e794      	b.n	800d1c8 <_malloc_r+0x20>
 800d29e:	6005      	str	r5, [r0, #0]
 800d2a0:	e7d6      	b.n	800d250 <_malloc_r+0xa8>
 800d2a2:	bf00      	nop
 800d2a4:	200005a4 	.word	0x200005a4

0800d2a8 <__malloc_lock>:
 800d2a8:	4801      	ldr	r0, [pc, #4]	@ (800d2b0 <__malloc_lock+0x8>)
 800d2aa:	f7ff b8ae 	b.w	800c40a <__retarget_lock_acquire_recursive>
 800d2ae:	bf00      	nop
 800d2b0:	2000059c 	.word	0x2000059c

0800d2b4 <__malloc_unlock>:
 800d2b4:	4801      	ldr	r0, [pc, #4]	@ (800d2bc <__malloc_unlock+0x8>)
 800d2b6:	f7ff b8a9 	b.w	800c40c <__retarget_lock_release_recursive>
 800d2ba:	bf00      	nop
 800d2bc:	2000059c 	.word	0x2000059c

0800d2c0 <_Balloc>:
 800d2c0:	b570      	push	{r4, r5, r6, lr}
 800d2c2:	69c6      	ldr	r6, [r0, #28]
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	460d      	mov	r5, r1
 800d2c8:	b976      	cbnz	r6, 800d2e8 <_Balloc+0x28>
 800d2ca:	2010      	movs	r0, #16
 800d2cc:	f7ff ff42 	bl	800d154 <malloc>
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	61e0      	str	r0, [r4, #28]
 800d2d4:	b920      	cbnz	r0, 800d2e0 <_Balloc+0x20>
 800d2d6:	4b18      	ldr	r3, [pc, #96]	@ (800d338 <_Balloc+0x78>)
 800d2d8:	4818      	ldr	r0, [pc, #96]	@ (800d33c <_Balloc+0x7c>)
 800d2da:	216b      	movs	r1, #107	@ 0x6b
 800d2dc:	f000 fdfa 	bl	800ded4 <__assert_func>
 800d2e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2e4:	6006      	str	r6, [r0, #0]
 800d2e6:	60c6      	str	r6, [r0, #12]
 800d2e8:	69e6      	ldr	r6, [r4, #28]
 800d2ea:	68f3      	ldr	r3, [r6, #12]
 800d2ec:	b183      	cbz	r3, 800d310 <_Balloc+0x50>
 800d2ee:	69e3      	ldr	r3, [r4, #28]
 800d2f0:	68db      	ldr	r3, [r3, #12]
 800d2f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d2f6:	b9b8      	cbnz	r0, 800d328 <_Balloc+0x68>
 800d2f8:	2101      	movs	r1, #1
 800d2fa:	fa01 f605 	lsl.w	r6, r1, r5
 800d2fe:	1d72      	adds	r2, r6, #5
 800d300:	0092      	lsls	r2, r2, #2
 800d302:	4620      	mov	r0, r4
 800d304:	f000 fe04 	bl	800df10 <_calloc_r>
 800d308:	b160      	cbz	r0, 800d324 <_Balloc+0x64>
 800d30a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d30e:	e00e      	b.n	800d32e <_Balloc+0x6e>
 800d310:	2221      	movs	r2, #33	@ 0x21
 800d312:	2104      	movs	r1, #4
 800d314:	4620      	mov	r0, r4
 800d316:	f000 fdfb 	bl	800df10 <_calloc_r>
 800d31a:	69e3      	ldr	r3, [r4, #28]
 800d31c:	60f0      	str	r0, [r6, #12]
 800d31e:	68db      	ldr	r3, [r3, #12]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d1e4      	bne.n	800d2ee <_Balloc+0x2e>
 800d324:	2000      	movs	r0, #0
 800d326:	bd70      	pop	{r4, r5, r6, pc}
 800d328:	6802      	ldr	r2, [r0, #0]
 800d32a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d32e:	2300      	movs	r3, #0
 800d330:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d334:	e7f7      	b.n	800d326 <_Balloc+0x66>
 800d336:	bf00      	nop
 800d338:	0800e7b5 	.word	0x0800e7b5
 800d33c:	0800e835 	.word	0x0800e835

0800d340 <_Bfree>:
 800d340:	b570      	push	{r4, r5, r6, lr}
 800d342:	69c6      	ldr	r6, [r0, #28]
 800d344:	4605      	mov	r5, r0
 800d346:	460c      	mov	r4, r1
 800d348:	b976      	cbnz	r6, 800d368 <_Bfree+0x28>
 800d34a:	2010      	movs	r0, #16
 800d34c:	f7ff ff02 	bl	800d154 <malloc>
 800d350:	4602      	mov	r2, r0
 800d352:	61e8      	str	r0, [r5, #28]
 800d354:	b920      	cbnz	r0, 800d360 <_Bfree+0x20>
 800d356:	4b09      	ldr	r3, [pc, #36]	@ (800d37c <_Bfree+0x3c>)
 800d358:	4809      	ldr	r0, [pc, #36]	@ (800d380 <_Bfree+0x40>)
 800d35a:	218f      	movs	r1, #143	@ 0x8f
 800d35c:	f000 fdba 	bl	800ded4 <__assert_func>
 800d360:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d364:	6006      	str	r6, [r0, #0]
 800d366:	60c6      	str	r6, [r0, #12]
 800d368:	b13c      	cbz	r4, 800d37a <_Bfree+0x3a>
 800d36a:	69eb      	ldr	r3, [r5, #28]
 800d36c:	6862      	ldr	r2, [r4, #4]
 800d36e:	68db      	ldr	r3, [r3, #12]
 800d370:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d374:	6021      	str	r1, [r4, #0]
 800d376:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d37a:	bd70      	pop	{r4, r5, r6, pc}
 800d37c:	0800e7b5 	.word	0x0800e7b5
 800d380:	0800e835 	.word	0x0800e835

0800d384 <__multadd>:
 800d384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d388:	690d      	ldr	r5, [r1, #16]
 800d38a:	4607      	mov	r7, r0
 800d38c:	460c      	mov	r4, r1
 800d38e:	461e      	mov	r6, r3
 800d390:	f101 0c14 	add.w	ip, r1, #20
 800d394:	2000      	movs	r0, #0
 800d396:	f8dc 3000 	ldr.w	r3, [ip]
 800d39a:	b299      	uxth	r1, r3
 800d39c:	fb02 6101 	mla	r1, r2, r1, r6
 800d3a0:	0c1e      	lsrs	r6, r3, #16
 800d3a2:	0c0b      	lsrs	r3, r1, #16
 800d3a4:	fb02 3306 	mla	r3, r2, r6, r3
 800d3a8:	b289      	uxth	r1, r1
 800d3aa:	3001      	adds	r0, #1
 800d3ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3b0:	4285      	cmp	r5, r0
 800d3b2:	f84c 1b04 	str.w	r1, [ip], #4
 800d3b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3ba:	dcec      	bgt.n	800d396 <__multadd+0x12>
 800d3bc:	b30e      	cbz	r6, 800d402 <__multadd+0x7e>
 800d3be:	68a3      	ldr	r3, [r4, #8]
 800d3c0:	42ab      	cmp	r3, r5
 800d3c2:	dc19      	bgt.n	800d3f8 <__multadd+0x74>
 800d3c4:	6861      	ldr	r1, [r4, #4]
 800d3c6:	4638      	mov	r0, r7
 800d3c8:	3101      	adds	r1, #1
 800d3ca:	f7ff ff79 	bl	800d2c0 <_Balloc>
 800d3ce:	4680      	mov	r8, r0
 800d3d0:	b928      	cbnz	r0, 800d3de <__multadd+0x5a>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	4b0c      	ldr	r3, [pc, #48]	@ (800d408 <__multadd+0x84>)
 800d3d6:	480d      	ldr	r0, [pc, #52]	@ (800d40c <__multadd+0x88>)
 800d3d8:	21ba      	movs	r1, #186	@ 0xba
 800d3da:	f000 fd7b 	bl	800ded4 <__assert_func>
 800d3de:	6922      	ldr	r2, [r4, #16]
 800d3e0:	3202      	adds	r2, #2
 800d3e2:	f104 010c 	add.w	r1, r4, #12
 800d3e6:	0092      	lsls	r2, r2, #2
 800d3e8:	300c      	adds	r0, #12
 800d3ea:	f000 fd65 	bl	800deb8 <memcpy>
 800d3ee:	4621      	mov	r1, r4
 800d3f0:	4638      	mov	r0, r7
 800d3f2:	f7ff ffa5 	bl	800d340 <_Bfree>
 800d3f6:	4644      	mov	r4, r8
 800d3f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d3fc:	3501      	adds	r5, #1
 800d3fe:	615e      	str	r6, [r3, #20]
 800d400:	6125      	str	r5, [r4, #16]
 800d402:	4620      	mov	r0, r4
 800d404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d408:	0800e824 	.word	0x0800e824
 800d40c:	0800e835 	.word	0x0800e835

0800d410 <__hi0bits>:
 800d410:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d414:	4603      	mov	r3, r0
 800d416:	bf36      	itet	cc
 800d418:	0403      	lslcc	r3, r0, #16
 800d41a:	2000      	movcs	r0, #0
 800d41c:	2010      	movcc	r0, #16
 800d41e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d422:	bf3c      	itt	cc
 800d424:	021b      	lslcc	r3, r3, #8
 800d426:	3008      	addcc	r0, #8
 800d428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d42c:	bf3c      	itt	cc
 800d42e:	011b      	lslcc	r3, r3, #4
 800d430:	3004      	addcc	r0, #4
 800d432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d436:	bf3c      	itt	cc
 800d438:	009b      	lslcc	r3, r3, #2
 800d43a:	3002      	addcc	r0, #2
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	db05      	blt.n	800d44c <__hi0bits+0x3c>
 800d440:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d444:	f100 0001 	add.w	r0, r0, #1
 800d448:	bf08      	it	eq
 800d44a:	2020      	moveq	r0, #32
 800d44c:	4770      	bx	lr

0800d44e <__lo0bits>:
 800d44e:	6803      	ldr	r3, [r0, #0]
 800d450:	4602      	mov	r2, r0
 800d452:	f013 0007 	ands.w	r0, r3, #7
 800d456:	d00b      	beq.n	800d470 <__lo0bits+0x22>
 800d458:	07d9      	lsls	r1, r3, #31
 800d45a:	d421      	bmi.n	800d4a0 <__lo0bits+0x52>
 800d45c:	0798      	lsls	r0, r3, #30
 800d45e:	bf49      	itett	mi
 800d460:	085b      	lsrmi	r3, r3, #1
 800d462:	089b      	lsrpl	r3, r3, #2
 800d464:	2001      	movmi	r0, #1
 800d466:	6013      	strmi	r3, [r2, #0]
 800d468:	bf5c      	itt	pl
 800d46a:	6013      	strpl	r3, [r2, #0]
 800d46c:	2002      	movpl	r0, #2
 800d46e:	4770      	bx	lr
 800d470:	b299      	uxth	r1, r3
 800d472:	b909      	cbnz	r1, 800d478 <__lo0bits+0x2a>
 800d474:	0c1b      	lsrs	r3, r3, #16
 800d476:	2010      	movs	r0, #16
 800d478:	b2d9      	uxtb	r1, r3
 800d47a:	b909      	cbnz	r1, 800d480 <__lo0bits+0x32>
 800d47c:	3008      	adds	r0, #8
 800d47e:	0a1b      	lsrs	r3, r3, #8
 800d480:	0719      	lsls	r1, r3, #28
 800d482:	bf04      	itt	eq
 800d484:	091b      	lsreq	r3, r3, #4
 800d486:	3004      	addeq	r0, #4
 800d488:	0799      	lsls	r1, r3, #30
 800d48a:	bf04      	itt	eq
 800d48c:	089b      	lsreq	r3, r3, #2
 800d48e:	3002      	addeq	r0, #2
 800d490:	07d9      	lsls	r1, r3, #31
 800d492:	d403      	bmi.n	800d49c <__lo0bits+0x4e>
 800d494:	085b      	lsrs	r3, r3, #1
 800d496:	f100 0001 	add.w	r0, r0, #1
 800d49a:	d003      	beq.n	800d4a4 <__lo0bits+0x56>
 800d49c:	6013      	str	r3, [r2, #0]
 800d49e:	4770      	bx	lr
 800d4a0:	2000      	movs	r0, #0
 800d4a2:	4770      	bx	lr
 800d4a4:	2020      	movs	r0, #32
 800d4a6:	4770      	bx	lr

0800d4a8 <__i2b>:
 800d4a8:	b510      	push	{r4, lr}
 800d4aa:	460c      	mov	r4, r1
 800d4ac:	2101      	movs	r1, #1
 800d4ae:	f7ff ff07 	bl	800d2c0 <_Balloc>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	b928      	cbnz	r0, 800d4c2 <__i2b+0x1a>
 800d4b6:	4b05      	ldr	r3, [pc, #20]	@ (800d4cc <__i2b+0x24>)
 800d4b8:	4805      	ldr	r0, [pc, #20]	@ (800d4d0 <__i2b+0x28>)
 800d4ba:	f240 1145 	movw	r1, #325	@ 0x145
 800d4be:	f000 fd09 	bl	800ded4 <__assert_func>
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	6144      	str	r4, [r0, #20]
 800d4c6:	6103      	str	r3, [r0, #16]
 800d4c8:	bd10      	pop	{r4, pc}
 800d4ca:	bf00      	nop
 800d4cc:	0800e824 	.word	0x0800e824
 800d4d0:	0800e835 	.word	0x0800e835

0800d4d4 <__multiply>:
 800d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d8:	4617      	mov	r7, r2
 800d4da:	690a      	ldr	r2, [r1, #16]
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	bfa8      	it	ge
 800d4e2:	463b      	movge	r3, r7
 800d4e4:	4689      	mov	r9, r1
 800d4e6:	bfa4      	itt	ge
 800d4e8:	460f      	movge	r7, r1
 800d4ea:	4699      	movge	r9, r3
 800d4ec:	693d      	ldr	r5, [r7, #16]
 800d4ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	6879      	ldr	r1, [r7, #4]
 800d4f6:	eb05 060a 	add.w	r6, r5, sl
 800d4fa:	42b3      	cmp	r3, r6
 800d4fc:	b085      	sub	sp, #20
 800d4fe:	bfb8      	it	lt
 800d500:	3101      	addlt	r1, #1
 800d502:	f7ff fedd 	bl	800d2c0 <_Balloc>
 800d506:	b930      	cbnz	r0, 800d516 <__multiply+0x42>
 800d508:	4602      	mov	r2, r0
 800d50a:	4b41      	ldr	r3, [pc, #260]	@ (800d610 <__multiply+0x13c>)
 800d50c:	4841      	ldr	r0, [pc, #260]	@ (800d614 <__multiply+0x140>)
 800d50e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d512:	f000 fcdf 	bl	800ded4 <__assert_func>
 800d516:	f100 0414 	add.w	r4, r0, #20
 800d51a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d51e:	4623      	mov	r3, r4
 800d520:	2200      	movs	r2, #0
 800d522:	4573      	cmp	r3, lr
 800d524:	d320      	bcc.n	800d568 <__multiply+0x94>
 800d526:	f107 0814 	add.w	r8, r7, #20
 800d52a:	f109 0114 	add.w	r1, r9, #20
 800d52e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d532:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d536:	9302      	str	r3, [sp, #8]
 800d538:	1beb      	subs	r3, r5, r7
 800d53a:	3b15      	subs	r3, #21
 800d53c:	f023 0303 	bic.w	r3, r3, #3
 800d540:	3304      	adds	r3, #4
 800d542:	3715      	adds	r7, #21
 800d544:	42bd      	cmp	r5, r7
 800d546:	bf38      	it	cc
 800d548:	2304      	movcc	r3, #4
 800d54a:	9301      	str	r3, [sp, #4]
 800d54c:	9b02      	ldr	r3, [sp, #8]
 800d54e:	9103      	str	r1, [sp, #12]
 800d550:	428b      	cmp	r3, r1
 800d552:	d80c      	bhi.n	800d56e <__multiply+0x9a>
 800d554:	2e00      	cmp	r6, #0
 800d556:	dd03      	ble.n	800d560 <__multiply+0x8c>
 800d558:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d055      	beq.n	800d60c <__multiply+0x138>
 800d560:	6106      	str	r6, [r0, #16]
 800d562:	b005      	add	sp, #20
 800d564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d568:	f843 2b04 	str.w	r2, [r3], #4
 800d56c:	e7d9      	b.n	800d522 <__multiply+0x4e>
 800d56e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d572:	f1ba 0f00 	cmp.w	sl, #0
 800d576:	d01f      	beq.n	800d5b8 <__multiply+0xe4>
 800d578:	46c4      	mov	ip, r8
 800d57a:	46a1      	mov	r9, r4
 800d57c:	2700      	movs	r7, #0
 800d57e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d582:	f8d9 3000 	ldr.w	r3, [r9]
 800d586:	fa1f fb82 	uxth.w	fp, r2
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d590:	443b      	add	r3, r7
 800d592:	f8d9 7000 	ldr.w	r7, [r9]
 800d596:	0c12      	lsrs	r2, r2, #16
 800d598:	0c3f      	lsrs	r7, r7, #16
 800d59a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d59e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5a8:	4565      	cmp	r5, ip
 800d5aa:	f849 3b04 	str.w	r3, [r9], #4
 800d5ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5b2:	d8e4      	bhi.n	800d57e <__multiply+0xaa>
 800d5b4:	9b01      	ldr	r3, [sp, #4]
 800d5b6:	50e7      	str	r7, [r4, r3]
 800d5b8:	9b03      	ldr	r3, [sp, #12]
 800d5ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5be:	3104      	adds	r1, #4
 800d5c0:	f1b9 0f00 	cmp.w	r9, #0
 800d5c4:	d020      	beq.n	800d608 <__multiply+0x134>
 800d5c6:	6823      	ldr	r3, [r4, #0]
 800d5c8:	4647      	mov	r7, r8
 800d5ca:	46a4      	mov	ip, r4
 800d5cc:	f04f 0a00 	mov.w	sl, #0
 800d5d0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d5d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d5d8:	fb09 220b 	mla	r2, r9, fp, r2
 800d5dc:	4452      	add	r2, sl
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5e4:	f84c 3b04 	str.w	r3, [ip], #4
 800d5e8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d5ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5f0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d5f4:	fb09 330a 	mla	r3, r9, sl, r3
 800d5f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d5fc:	42bd      	cmp	r5, r7
 800d5fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d602:	d8e5      	bhi.n	800d5d0 <__multiply+0xfc>
 800d604:	9a01      	ldr	r2, [sp, #4]
 800d606:	50a3      	str	r3, [r4, r2]
 800d608:	3404      	adds	r4, #4
 800d60a:	e79f      	b.n	800d54c <__multiply+0x78>
 800d60c:	3e01      	subs	r6, #1
 800d60e:	e7a1      	b.n	800d554 <__multiply+0x80>
 800d610:	0800e824 	.word	0x0800e824
 800d614:	0800e835 	.word	0x0800e835

0800d618 <__pow5mult>:
 800d618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d61c:	4615      	mov	r5, r2
 800d61e:	f012 0203 	ands.w	r2, r2, #3
 800d622:	4607      	mov	r7, r0
 800d624:	460e      	mov	r6, r1
 800d626:	d007      	beq.n	800d638 <__pow5mult+0x20>
 800d628:	4c25      	ldr	r4, [pc, #148]	@ (800d6c0 <__pow5mult+0xa8>)
 800d62a:	3a01      	subs	r2, #1
 800d62c:	2300      	movs	r3, #0
 800d62e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d632:	f7ff fea7 	bl	800d384 <__multadd>
 800d636:	4606      	mov	r6, r0
 800d638:	10ad      	asrs	r5, r5, #2
 800d63a:	d03d      	beq.n	800d6b8 <__pow5mult+0xa0>
 800d63c:	69fc      	ldr	r4, [r7, #28]
 800d63e:	b97c      	cbnz	r4, 800d660 <__pow5mult+0x48>
 800d640:	2010      	movs	r0, #16
 800d642:	f7ff fd87 	bl	800d154 <malloc>
 800d646:	4602      	mov	r2, r0
 800d648:	61f8      	str	r0, [r7, #28]
 800d64a:	b928      	cbnz	r0, 800d658 <__pow5mult+0x40>
 800d64c:	4b1d      	ldr	r3, [pc, #116]	@ (800d6c4 <__pow5mult+0xac>)
 800d64e:	481e      	ldr	r0, [pc, #120]	@ (800d6c8 <__pow5mult+0xb0>)
 800d650:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d654:	f000 fc3e 	bl	800ded4 <__assert_func>
 800d658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d65c:	6004      	str	r4, [r0, #0]
 800d65e:	60c4      	str	r4, [r0, #12]
 800d660:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d668:	b94c      	cbnz	r4, 800d67e <__pow5mult+0x66>
 800d66a:	f240 2171 	movw	r1, #625	@ 0x271
 800d66e:	4638      	mov	r0, r7
 800d670:	f7ff ff1a 	bl	800d4a8 <__i2b>
 800d674:	2300      	movs	r3, #0
 800d676:	f8c8 0008 	str.w	r0, [r8, #8]
 800d67a:	4604      	mov	r4, r0
 800d67c:	6003      	str	r3, [r0, #0]
 800d67e:	f04f 0900 	mov.w	r9, #0
 800d682:	07eb      	lsls	r3, r5, #31
 800d684:	d50a      	bpl.n	800d69c <__pow5mult+0x84>
 800d686:	4631      	mov	r1, r6
 800d688:	4622      	mov	r2, r4
 800d68a:	4638      	mov	r0, r7
 800d68c:	f7ff ff22 	bl	800d4d4 <__multiply>
 800d690:	4631      	mov	r1, r6
 800d692:	4680      	mov	r8, r0
 800d694:	4638      	mov	r0, r7
 800d696:	f7ff fe53 	bl	800d340 <_Bfree>
 800d69a:	4646      	mov	r6, r8
 800d69c:	106d      	asrs	r5, r5, #1
 800d69e:	d00b      	beq.n	800d6b8 <__pow5mult+0xa0>
 800d6a0:	6820      	ldr	r0, [r4, #0]
 800d6a2:	b938      	cbnz	r0, 800d6b4 <__pow5mult+0x9c>
 800d6a4:	4622      	mov	r2, r4
 800d6a6:	4621      	mov	r1, r4
 800d6a8:	4638      	mov	r0, r7
 800d6aa:	f7ff ff13 	bl	800d4d4 <__multiply>
 800d6ae:	6020      	str	r0, [r4, #0]
 800d6b0:	f8c0 9000 	str.w	r9, [r0]
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	e7e4      	b.n	800d682 <__pow5mult+0x6a>
 800d6b8:	4630      	mov	r0, r6
 800d6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6be:	bf00      	nop
 800d6c0:	0800e8e8 	.word	0x0800e8e8
 800d6c4:	0800e7b5 	.word	0x0800e7b5
 800d6c8:	0800e835 	.word	0x0800e835

0800d6cc <__lshift>:
 800d6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6d0:	460c      	mov	r4, r1
 800d6d2:	6849      	ldr	r1, [r1, #4]
 800d6d4:	6923      	ldr	r3, [r4, #16]
 800d6d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6da:	68a3      	ldr	r3, [r4, #8]
 800d6dc:	4607      	mov	r7, r0
 800d6de:	4691      	mov	r9, r2
 800d6e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6e4:	f108 0601 	add.w	r6, r8, #1
 800d6e8:	42b3      	cmp	r3, r6
 800d6ea:	db0b      	blt.n	800d704 <__lshift+0x38>
 800d6ec:	4638      	mov	r0, r7
 800d6ee:	f7ff fde7 	bl	800d2c0 <_Balloc>
 800d6f2:	4605      	mov	r5, r0
 800d6f4:	b948      	cbnz	r0, 800d70a <__lshift+0x3e>
 800d6f6:	4602      	mov	r2, r0
 800d6f8:	4b28      	ldr	r3, [pc, #160]	@ (800d79c <__lshift+0xd0>)
 800d6fa:	4829      	ldr	r0, [pc, #164]	@ (800d7a0 <__lshift+0xd4>)
 800d6fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d700:	f000 fbe8 	bl	800ded4 <__assert_func>
 800d704:	3101      	adds	r1, #1
 800d706:	005b      	lsls	r3, r3, #1
 800d708:	e7ee      	b.n	800d6e8 <__lshift+0x1c>
 800d70a:	2300      	movs	r3, #0
 800d70c:	f100 0114 	add.w	r1, r0, #20
 800d710:	f100 0210 	add.w	r2, r0, #16
 800d714:	4618      	mov	r0, r3
 800d716:	4553      	cmp	r3, sl
 800d718:	db33      	blt.n	800d782 <__lshift+0xb6>
 800d71a:	6920      	ldr	r0, [r4, #16]
 800d71c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d720:	f104 0314 	add.w	r3, r4, #20
 800d724:	f019 091f 	ands.w	r9, r9, #31
 800d728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d72c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d730:	d02b      	beq.n	800d78a <__lshift+0xbe>
 800d732:	f1c9 0e20 	rsb	lr, r9, #32
 800d736:	468a      	mov	sl, r1
 800d738:	2200      	movs	r2, #0
 800d73a:	6818      	ldr	r0, [r3, #0]
 800d73c:	fa00 f009 	lsl.w	r0, r0, r9
 800d740:	4310      	orrs	r0, r2
 800d742:	f84a 0b04 	str.w	r0, [sl], #4
 800d746:	f853 2b04 	ldr.w	r2, [r3], #4
 800d74a:	459c      	cmp	ip, r3
 800d74c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d750:	d8f3      	bhi.n	800d73a <__lshift+0x6e>
 800d752:	ebac 0304 	sub.w	r3, ip, r4
 800d756:	3b15      	subs	r3, #21
 800d758:	f023 0303 	bic.w	r3, r3, #3
 800d75c:	3304      	adds	r3, #4
 800d75e:	f104 0015 	add.w	r0, r4, #21
 800d762:	4560      	cmp	r0, ip
 800d764:	bf88      	it	hi
 800d766:	2304      	movhi	r3, #4
 800d768:	50ca      	str	r2, [r1, r3]
 800d76a:	b10a      	cbz	r2, 800d770 <__lshift+0xa4>
 800d76c:	f108 0602 	add.w	r6, r8, #2
 800d770:	3e01      	subs	r6, #1
 800d772:	4638      	mov	r0, r7
 800d774:	612e      	str	r6, [r5, #16]
 800d776:	4621      	mov	r1, r4
 800d778:	f7ff fde2 	bl	800d340 <_Bfree>
 800d77c:	4628      	mov	r0, r5
 800d77e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d782:	f842 0f04 	str.w	r0, [r2, #4]!
 800d786:	3301      	adds	r3, #1
 800d788:	e7c5      	b.n	800d716 <__lshift+0x4a>
 800d78a:	3904      	subs	r1, #4
 800d78c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d790:	f841 2f04 	str.w	r2, [r1, #4]!
 800d794:	459c      	cmp	ip, r3
 800d796:	d8f9      	bhi.n	800d78c <__lshift+0xc0>
 800d798:	e7ea      	b.n	800d770 <__lshift+0xa4>
 800d79a:	bf00      	nop
 800d79c:	0800e824 	.word	0x0800e824
 800d7a0:	0800e835 	.word	0x0800e835

0800d7a4 <__mcmp>:
 800d7a4:	690a      	ldr	r2, [r1, #16]
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	6900      	ldr	r0, [r0, #16]
 800d7aa:	1a80      	subs	r0, r0, r2
 800d7ac:	b530      	push	{r4, r5, lr}
 800d7ae:	d10e      	bne.n	800d7ce <__mcmp+0x2a>
 800d7b0:	3314      	adds	r3, #20
 800d7b2:	3114      	adds	r1, #20
 800d7b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7c4:	4295      	cmp	r5, r2
 800d7c6:	d003      	beq.n	800d7d0 <__mcmp+0x2c>
 800d7c8:	d205      	bcs.n	800d7d6 <__mcmp+0x32>
 800d7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ce:	bd30      	pop	{r4, r5, pc}
 800d7d0:	42a3      	cmp	r3, r4
 800d7d2:	d3f3      	bcc.n	800d7bc <__mcmp+0x18>
 800d7d4:	e7fb      	b.n	800d7ce <__mcmp+0x2a>
 800d7d6:	2001      	movs	r0, #1
 800d7d8:	e7f9      	b.n	800d7ce <__mcmp+0x2a>
	...

0800d7dc <__mdiff>:
 800d7dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e0:	4689      	mov	r9, r1
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	4648      	mov	r0, r9
 800d7e8:	4614      	mov	r4, r2
 800d7ea:	f7ff ffdb 	bl	800d7a4 <__mcmp>
 800d7ee:	1e05      	subs	r5, r0, #0
 800d7f0:	d112      	bne.n	800d818 <__mdiff+0x3c>
 800d7f2:	4629      	mov	r1, r5
 800d7f4:	4630      	mov	r0, r6
 800d7f6:	f7ff fd63 	bl	800d2c0 <_Balloc>
 800d7fa:	4602      	mov	r2, r0
 800d7fc:	b928      	cbnz	r0, 800d80a <__mdiff+0x2e>
 800d7fe:	4b3f      	ldr	r3, [pc, #252]	@ (800d8fc <__mdiff+0x120>)
 800d800:	f240 2137 	movw	r1, #567	@ 0x237
 800d804:	483e      	ldr	r0, [pc, #248]	@ (800d900 <__mdiff+0x124>)
 800d806:	f000 fb65 	bl	800ded4 <__assert_func>
 800d80a:	2301      	movs	r3, #1
 800d80c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d810:	4610      	mov	r0, r2
 800d812:	b003      	add	sp, #12
 800d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d818:	bfbc      	itt	lt
 800d81a:	464b      	movlt	r3, r9
 800d81c:	46a1      	movlt	r9, r4
 800d81e:	4630      	mov	r0, r6
 800d820:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d824:	bfba      	itte	lt
 800d826:	461c      	movlt	r4, r3
 800d828:	2501      	movlt	r5, #1
 800d82a:	2500      	movge	r5, #0
 800d82c:	f7ff fd48 	bl	800d2c0 <_Balloc>
 800d830:	4602      	mov	r2, r0
 800d832:	b918      	cbnz	r0, 800d83c <__mdiff+0x60>
 800d834:	4b31      	ldr	r3, [pc, #196]	@ (800d8fc <__mdiff+0x120>)
 800d836:	f240 2145 	movw	r1, #581	@ 0x245
 800d83a:	e7e3      	b.n	800d804 <__mdiff+0x28>
 800d83c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d840:	6926      	ldr	r6, [r4, #16]
 800d842:	60c5      	str	r5, [r0, #12]
 800d844:	f109 0310 	add.w	r3, r9, #16
 800d848:	f109 0514 	add.w	r5, r9, #20
 800d84c:	f104 0e14 	add.w	lr, r4, #20
 800d850:	f100 0b14 	add.w	fp, r0, #20
 800d854:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d858:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d85c:	9301      	str	r3, [sp, #4]
 800d85e:	46d9      	mov	r9, fp
 800d860:	f04f 0c00 	mov.w	ip, #0
 800d864:	9b01      	ldr	r3, [sp, #4]
 800d866:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d86a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d86e:	9301      	str	r3, [sp, #4]
 800d870:	fa1f f38a 	uxth.w	r3, sl
 800d874:	4619      	mov	r1, r3
 800d876:	b283      	uxth	r3, r0
 800d878:	1acb      	subs	r3, r1, r3
 800d87a:	0c00      	lsrs	r0, r0, #16
 800d87c:	4463      	add	r3, ip
 800d87e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d882:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d886:	b29b      	uxth	r3, r3
 800d888:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d88c:	4576      	cmp	r6, lr
 800d88e:	f849 3b04 	str.w	r3, [r9], #4
 800d892:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d896:	d8e5      	bhi.n	800d864 <__mdiff+0x88>
 800d898:	1b33      	subs	r3, r6, r4
 800d89a:	3b15      	subs	r3, #21
 800d89c:	f023 0303 	bic.w	r3, r3, #3
 800d8a0:	3415      	adds	r4, #21
 800d8a2:	3304      	adds	r3, #4
 800d8a4:	42a6      	cmp	r6, r4
 800d8a6:	bf38      	it	cc
 800d8a8:	2304      	movcc	r3, #4
 800d8aa:	441d      	add	r5, r3
 800d8ac:	445b      	add	r3, fp
 800d8ae:	461e      	mov	r6, r3
 800d8b0:	462c      	mov	r4, r5
 800d8b2:	4544      	cmp	r4, r8
 800d8b4:	d30e      	bcc.n	800d8d4 <__mdiff+0xf8>
 800d8b6:	f108 0103 	add.w	r1, r8, #3
 800d8ba:	1b49      	subs	r1, r1, r5
 800d8bc:	f021 0103 	bic.w	r1, r1, #3
 800d8c0:	3d03      	subs	r5, #3
 800d8c2:	45a8      	cmp	r8, r5
 800d8c4:	bf38      	it	cc
 800d8c6:	2100      	movcc	r1, #0
 800d8c8:	440b      	add	r3, r1
 800d8ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8ce:	b191      	cbz	r1, 800d8f6 <__mdiff+0x11a>
 800d8d0:	6117      	str	r7, [r2, #16]
 800d8d2:	e79d      	b.n	800d810 <__mdiff+0x34>
 800d8d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d8d8:	46e6      	mov	lr, ip
 800d8da:	0c08      	lsrs	r0, r1, #16
 800d8dc:	fa1c fc81 	uxtah	ip, ip, r1
 800d8e0:	4471      	add	r1, lr
 800d8e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d8e6:	b289      	uxth	r1, r1
 800d8e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8ec:	f846 1b04 	str.w	r1, [r6], #4
 800d8f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8f4:	e7dd      	b.n	800d8b2 <__mdiff+0xd6>
 800d8f6:	3f01      	subs	r7, #1
 800d8f8:	e7e7      	b.n	800d8ca <__mdiff+0xee>
 800d8fa:	bf00      	nop
 800d8fc:	0800e824 	.word	0x0800e824
 800d900:	0800e835 	.word	0x0800e835

0800d904 <__d2b>:
 800d904:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d908:	460f      	mov	r7, r1
 800d90a:	2101      	movs	r1, #1
 800d90c:	ec59 8b10 	vmov	r8, r9, d0
 800d910:	4616      	mov	r6, r2
 800d912:	f7ff fcd5 	bl	800d2c0 <_Balloc>
 800d916:	4604      	mov	r4, r0
 800d918:	b930      	cbnz	r0, 800d928 <__d2b+0x24>
 800d91a:	4602      	mov	r2, r0
 800d91c:	4b23      	ldr	r3, [pc, #140]	@ (800d9ac <__d2b+0xa8>)
 800d91e:	4824      	ldr	r0, [pc, #144]	@ (800d9b0 <__d2b+0xac>)
 800d920:	f240 310f 	movw	r1, #783	@ 0x30f
 800d924:	f000 fad6 	bl	800ded4 <__assert_func>
 800d928:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d92c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d930:	b10d      	cbz	r5, 800d936 <__d2b+0x32>
 800d932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d936:	9301      	str	r3, [sp, #4]
 800d938:	f1b8 0300 	subs.w	r3, r8, #0
 800d93c:	d023      	beq.n	800d986 <__d2b+0x82>
 800d93e:	4668      	mov	r0, sp
 800d940:	9300      	str	r3, [sp, #0]
 800d942:	f7ff fd84 	bl	800d44e <__lo0bits>
 800d946:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d94a:	b1d0      	cbz	r0, 800d982 <__d2b+0x7e>
 800d94c:	f1c0 0320 	rsb	r3, r0, #32
 800d950:	fa02 f303 	lsl.w	r3, r2, r3
 800d954:	430b      	orrs	r3, r1
 800d956:	40c2      	lsrs	r2, r0
 800d958:	6163      	str	r3, [r4, #20]
 800d95a:	9201      	str	r2, [sp, #4]
 800d95c:	9b01      	ldr	r3, [sp, #4]
 800d95e:	61a3      	str	r3, [r4, #24]
 800d960:	2b00      	cmp	r3, #0
 800d962:	bf0c      	ite	eq
 800d964:	2201      	moveq	r2, #1
 800d966:	2202      	movne	r2, #2
 800d968:	6122      	str	r2, [r4, #16]
 800d96a:	b1a5      	cbz	r5, 800d996 <__d2b+0x92>
 800d96c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d970:	4405      	add	r5, r0
 800d972:	603d      	str	r5, [r7, #0]
 800d974:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d978:	6030      	str	r0, [r6, #0]
 800d97a:	4620      	mov	r0, r4
 800d97c:	b003      	add	sp, #12
 800d97e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d982:	6161      	str	r1, [r4, #20]
 800d984:	e7ea      	b.n	800d95c <__d2b+0x58>
 800d986:	a801      	add	r0, sp, #4
 800d988:	f7ff fd61 	bl	800d44e <__lo0bits>
 800d98c:	9b01      	ldr	r3, [sp, #4]
 800d98e:	6163      	str	r3, [r4, #20]
 800d990:	3020      	adds	r0, #32
 800d992:	2201      	movs	r2, #1
 800d994:	e7e8      	b.n	800d968 <__d2b+0x64>
 800d996:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d99a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d99e:	6038      	str	r0, [r7, #0]
 800d9a0:	6918      	ldr	r0, [r3, #16]
 800d9a2:	f7ff fd35 	bl	800d410 <__hi0bits>
 800d9a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9aa:	e7e5      	b.n	800d978 <__d2b+0x74>
 800d9ac:	0800e824 	.word	0x0800e824
 800d9b0:	0800e835 	.word	0x0800e835

0800d9b4 <__sfputc_r>:
 800d9b4:	6893      	ldr	r3, [r2, #8]
 800d9b6:	3b01      	subs	r3, #1
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	b410      	push	{r4}
 800d9bc:	6093      	str	r3, [r2, #8]
 800d9be:	da08      	bge.n	800d9d2 <__sfputc_r+0x1e>
 800d9c0:	6994      	ldr	r4, [r2, #24]
 800d9c2:	42a3      	cmp	r3, r4
 800d9c4:	db01      	blt.n	800d9ca <__sfputc_r+0x16>
 800d9c6:	290a      	cmp	r1, #10
 800d9c8:	d103      	bne.n	800d9d2 <__sfputc_r+0x1e>
 800d9ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9ce:	f7fe bbfa 	b.w	800c1c6 <__swbuf_r>
 800d9d2:	6813      	ldr	r3, [r2, #0]
 800d9d4:	1c58      	adds	r0, r3, #1
 800d9d6:	6010      	str	r0, [r2, #0]
 800d9d8:	7019      	strb	r1, [r3, #0]
 800d9da:	4608      	mov	r0, r1
 800d9dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9e0:	4770      	bx	lr

0800d9e2 <__sfputs_r>:
 800d9e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e4:	4606      	mov	r6, r0
 800d9e6:	460f      	mov	r7, r1
 800d9e8:	4614      	mov	r4, r2
 800d9ea:	18d5      	adds	r5, r2, r3
 800d9ec:	42ac      	cmp	r4, r5
 800d9ee:	d101      	bne.n	800d9f4 <__sfputs_r+0x12>
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	e007      	b.n	800da04 <__sfputs_r+0x22>
 800d9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9f8:	463a      	mov	r2, r7
 800d9fa:	4630      	mov	r0, r6
 800d9fc:	f7ff ffda 	bl	800d9b4 <__sfputc_r>
 800da00:	1c43      	adds	r3, r0, #1
 800da02:	d1f3      	bne.n	800d9ec <__sfputs_r+0xa>
 800da04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800da08 <_vfiprintf_r>:
 800da08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da0c:	460d      	mov	r5, r1
 800da0e:	b09d      	sub	sp, #116	@ 0x74
 800da10:	4614      	mov	r4, r2
 800da12:	4698      	mov	r8, r3
 800da14:	4606      	mov	r6, r0
 800da16:	b118      	cbz	r0, 800da20 <_vfiprintf_r+0x18>
 800da18:	6a03      	ldr	r3, [r0, #32]
 800da1a:	b90b      	cbnz	r3, 800da20 <_vfiprintf_r+0x18>
 800da1c:	f7fe faea 	bl	800bff4 <__sinit>
 800da20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da22:	07d9      	lsls	r1, r3, #31
 800da24:	d405      	bmi.n	800da32 <_vfiprintf_r+0x2a>
 800da26:	89ab      	ldrh	r3, [r5, #12]
 800da28:	059a      	lsls	r2, r3, #22
 800da2a:	d402      	bmi.n	800da32 <_vfiprintf_r+0x2a>
 800da2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da2e:	f7fe fcec 	bl	800c40a <__retarget_lock_acquire_recursive>
 800da32:	89ab      	ldrh	r3, [r5, #12]
 800da34:	071b      	lsls	r3, r3, #28
 800da36:	d501      	bpl.n	800da3c <_vfiprintf_r+0x34>
 800da38:	692b      	ldr	r3, [r5, #16]
 800da3a:	b99b      	cbnz	r3, 800da64 <_vfiprintf_r+0x5c>
 800da3c:	4629      	mov	r1, r5
 800da3e:	4630      	mov	r0, r6
 800da40:	f7fe fc00 	bl	800c244 <__swsetup_r>
 800da44:	b170      	cbz	r0, 800da64 <_vfiprintf_r+0x5c>
 800da46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da48:	07dc      	lsls	r4, r3, #31
 800da4a:	d504      	bpl.n	800da56 <_vfiprintf_r+0x4e>
 800da4c:	f04f 30ff 	mov.w	r0, #4294967295
 800da50:	b01d      	add	sp, #116	@ 0x74
 800da52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da56:	89ab      	ldrh	r3, [r5, #12]
 800da58:	0598      	lsls	r0, r3, #22
 800da5a:	d4f7      	bmi.n	800da4c <_vfiprintf_r+0x44>
 800da5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da5e:	f7fe fcd5 	bl	800c40c <__retarget_lock_release_recursive>
 800da62:	e7f3      	b.n	800da4c <_vfiprintf_r+0x44>
 800da64:	2300      	movs	r3, #0
 800da66:	9309      	str	r3, [sp, #36]	@ 0x24
 800da68:	2320      	movs	r3, #32
 800da6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800da6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800da72:	2330      	movs	r3, #48	@ 0x30
 800da74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc24 <_vfiprintf_r+0x21c>
 800da78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800da7c:	f04f 0901 	mov.w	r9, #1
 800da80:	4623      	mov	r3, r4
 800da82:	469a      	mov	sl, r3
 800da84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da88:	b10a      	cbz	r2, 800da8e <_vfiprintf_r+0x86>
 800da8a:	2a25      	cmp	r2, #37	@ 0x25
 800da8c:	d1f9      	bne.n	800da82 <_vfiprintf_r+0x7a>
 800da8e:	ebba 0b04 	subs.w	fp, sl, r4
 800da92:	d00b      	beq.n	800daac <_vfiprintf_r+0xa4>
 800da94:	465b      	mov	r3, fp
 800da96:	4622      	mov	r2, r4
 800da98:	4629      	mov	r1, r5
 800da9a:	4630      	mov	r0, r6
 800da9c:	f7ff ffa1 	bl	800d9e2 <__sfputs_r>
 800daa0:	3001      	adds	r0, #1
 800daa2:	f000 80a7 	beq.w	800dbf4 <_vfiprintf_r+0x1ec>
 800daa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800daa8:	445a      	add	r2, fp
 800daaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800daac:	f89a 3000 	ldrb.w	r3, [sl]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	f000 809f 	beq.w	800dbf4 <_vfiprintf_r+0x1ec>
 800dab6:	2300      	movs	r3, #0
 800dab8:	f04f 32ff 	mov.w	r2, #4294967295
 800dabc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dac0:	f10a 0a01 	add.w	sl, sl, #1
 800dac4:	9304      	str	r3, [sp, #16]
 800dac6:	9307      	str	r3, [sp, #28]
 800dac8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dacc:	931a      	str	r3, [sp, #104]	@ 0x68
 800dace:	4654      	mov	r4, sl
 800dad0:	2205      	movs	r2, #5
 800dad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dad6:	4853      	ldr	r0, [pc, #332]	@ (800dc24 <_vfiprintf_r+0x21c>)
 800dad8:	f7f2 fb52 	bl	8000180 <memchr>
 800dadc:	9a04      	ldr	r2, [sp, #16]
 800dade:	b9d8      	cbnz	r0, 800db18 <_vfiprintf_r+0x110>
 800dae0:	06d1      	lsls	r1, r2, #27
 800dae2:	bf44      	itt	mi
 800dae4:	2320      	movmi	r3, #32
 800dae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800daea:	0713      	lsls	r3, r2, #28
 800daec:	bf44      	itt	mi
 800daee:	232b      	movmi	r3, #43	@ 0x2b
 800daf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800daf4:	f89a 3000 	ldrb.w	r3, [sl]
 800daf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800dafa:	d015      	beq.n	800db28 <_vfiprintf_r+0x120>
 800dafc:	9a07      	ldr	r2, [sp, #28]
 800dafe:	4654      	mov	r4, sl
 800db00:	2000      	movs	r0, #0
 800db02:	f04f 0c0a 	mov.w	ip, #10
 800db06:	4621      	mov	r1, r4
 800db08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db0c:	3b30      	subs	r3, #48	@ 0x30
 800db0e:	2b09      	cmp	r3, #9
 800db10:	d94b      	bls.n	800dbaa <_vfiprintf_r+0x1a2>
 800db12:	b1b0      	cbz	r0, 800db42 <_vfiprintf_r+0x13a>
 800db14:	9207      	str	r2, [sp, #28]
 800db16:	e014      	b.n	800db42 <_vfiprintf_r+0x13a>
 800db18:	eba0 0308 	sub.w	r3, r0, r8
 800db1c:	fa09 f303 	lsl.w	r3, r9, r3
 800db20:	4313      	orrs	r3, r2
 800db22:	9304      	str	r3, [sp, #16]
 800db24:	46a2      	mov	sl, r4
 800db26:	e7d2      	b.n	800dace <_vfiprintf_r+0xc6>
 800db28:	9b03      	ldr	r3, [sp, #12]
 800db2a:	1d19      	adds	r1, r3, #4
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	9103      	str	r1, [sp, #12]
 800db30:	2b00      	cmp	r3, #0
 800db32:	bfbb      	ittet	lt
 800db34:	425b      	neglt	r3, r3
 800db36:	f042 0202 	orrlt.w	r2, r2, #2
 800db3a:	9307      	strge	r3, [sp, #28]
 800db3c:	9307      	strlt	r3, [sp, #28]
 800db3e:	bfb8      	it	lt
 800db40:	9204      	strlt	r2, [sp, #16]
 800db42:	7823      	ldrb	r3, [r4, #0]
 800db44:	2b2e      	cmp	r3, #46	@ 0x2e
 800db46:	d10a      	bne.n	800db5e <_vfiprintf_r+0x156>
 800db48:	7863      	ldrb	r3, [r4, #1]
 800db4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800db4c:	d132      	bne.n	800dbb4 <_vfiprintf_r+0x1ac>
 800db4e:	9b03      	ldr	r3, [sp, #12]
 800db50:	1d1a      	adds	r2, r3, #4
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	9203      	str	r2, [sp, #12]
 800db56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db5a:	3402      	adds	r4, #2
 800db5c:	9305      	str	r3, [sp, #20]
 800db5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc34 <_vfiprintf_r+0x22c>
 800db62:	7821      	ldrb	r1, [r4, #0]
 800db64:	2203      	movs	r2, #3
 800db66:	4650      	mov	r0, sl
 800db68:	f7f2 fb0a 	bl	8000180 <memchr>
 800db6c:	b138      	cbz	r0, 800db7e <_vfiprintf_r+0x176>
 800db6e:	9b04      	ldr	r3, [sp, #16]
 800db70:	eba0 000a 	sub.w	r0, r0, sl
 800db74:	2240      	movs	r2, #64	@ 0x40
 800db76:	4082      	lsls	r2, r0
 800db78:	4313      	orrs	r3, r2
 800db7a:	3401      	adds	r4, #1
 800db7c:	9304      	str	r3, [sp, #16]
 800db7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db82:	4829      	ldr	r0, [pc, #164]	@ (800dc28 <_vfiprintf_r+0x220>)
 800db84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800db88:	2206      	movs	r2, #6
 800db8a:	f7f2 faf9 	bl	8000180 <memchr>
 800db8e:	2800      	cmp	r0, #0
 800db90:	d03f      	beq.n	800dc12 <_vfiprintf_r+0x20a>
 800db92:	4b26      	ldr	r3, [pc, #152]	@ (800dc2c <_vfiprintf_r+0x224>)
 800db94:	bb1b      	cbnz	r3, 800dbde <_vfiprintf_r+0x1d6>
 800db96:	9b03      	ldr	r3, [sp, #12]
 800db98:	3307      	adds	r3, #7
 800db9a:	f023 0307 	bic.w	r3, r3, #7
 800db9e:	3308      	adds	r3, #8
 800dba0:	9303      	str	r3, [sp, #12]
 800dba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba4:	443b      	add	r3, r7
 800dba6:	9309      	str	r3, [sp, #36]	@ 0x24
 800dba8:	e76a      	b.n	800da80 <_vfiprintf_r+0x78>
 800dbaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbae:	460c      	mov	r4, r1
 800dbb0:	2001      	movs	r0, #1
 800dbb2:	e7a8      	b.n	800db06 <_vfiprintf_r+0xfe>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	3401      	adds	r4, #1
 800dbb8:	9305      	str	r3, [sp, #20]
 800dbba:	4619      	mov	r1, r3
 800dbbc:	f04f 0c0a 	mov.w	ip, #10
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbc6:	3a30      	subs	r2, #48	@ 0x30
 800dbc8:	2a09      	cmp	r2, #9
 800dbca:	d903      	bls.n	800dbd4 <_vfiprintf_r+0x1cc>
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d0c6      	beq.n	800db5e <_vfiprintf_r+0x156>
 800dbd0:	9105      	str	r1, [sp, #20]
 800dbd2:	e7c4      	b.n	800db5e <_vfiprintf_r+0x156>
 800dbd4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbd8:	4604      	mov	r4, r0
 800dbda:	2301      	movs	r3, #1
 800dbdc:	e7f0      	b.n	800dbc0 <_vfiprintf_r+0x1b8>
 800dbde:	ab03      	add	r3, sp, #12
 800dbe0:	9300      	str	r3, [sp, #0]
 800dbe2:	462a      	mov	r2, r5
 800dbe4:	4b12      	ldr	r3, [pc, #72]	@ (800dc30 <_vfiprintf_r+0x228>)
 800dbe6:	a904      	add	r1, sp, #16
 800dbe8:	4630      	mov	r0, r6
 800dbea:	f7fd fdc1 	bl	800b770 <_printf_float>
 800dbee:	4607      	mov	r7, r0
 800dbf0:	1c78      	adds	r0, r7, #1
 800dbf2:	d1d6      	bne.n	800dba2 <_vfiprintf_r+0x19a>
 800dbf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbf6:	07d9      	lsls	r1, r3, #31
 800dbf8:	d405      	bmi.n	800dc06 <_vfiprintf_r+0x1fe>
 800dbfa:	89ab      	ldrh	r3, [r5, #12]
 800dbfc:	059a      	lsls	r2, r3, #22
 800dbfe:	d402      	bmi.n	800dc06 <_vfiprintf_r+0x1fe>
 800dc00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc02:	f7fe fc03 	bl	800c40c <__retarget_lock_release_recursive>
 800dc06:	89ab      	ldrh	r3, [r5, #12]
 800dc08:	065b      	lsls	r3, r3, #25
 800dc0a:	f53f af1f 	bmi.w	800da4c <_vfiprintf_r+0x44>
 800dc0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc10:	e71e      	b.n	800da50 <_vfiprintf_r+0x48>
 800dc12:	ab03      	add	r3, sp, #12
 800dc14:	9300      	str	r3, [sp, #0]
 800dc16:	462a      	mov	r2, r5
 800dc18:	4b05      	ldr	r3, [pc, #20]	@ (800dc30 <_vfiprintf_r+0x228>)
 800dc1a:	a904      	add	r1, sp, #16
 800dc1c:	4630      	mov	r0, r6
 800dc1e:	f7fe f83f 	bl	800bca0 <_printf_i>
 800dc22:	e7e4      	b.n	800dbee <_vfiprintf_r+0x1e6>
 800dc24:	0800e88e 	.word	0x0800e88e
 800dc28:	0800e898 	.word	0x0800e898
 800dc2c:	0800b771 	.word	0x0800b771
 800dc30:	0800d9e3 	.word	0x0800d9e3
 800dc34:	0800e894 	.word	0x0800e894

0800dc38 <__sflush_r>:
 800dc38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc40:	0716      	lsls	r6, r2, #28
 800dc42:	4605      	mov	r5, r0
 800dc44:	460c      	mov	r4, r1
 800dc46:	d454      	bmi.n	800dcf2 <__sflush_r+0xba>
 800dc48:	684b      	ldr	r3, [r1, #4]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	dc02      	bgt.n	800dc54 <__sflush_r+0x1c>
 800dc4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	dd48      	ble.n	800dce6 <__sflush_r+0xae>
 800dc54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc56:	2e00      	cmp	r6, #0
 800dc58:	d045      	beq.n	800dce6 <__sflush_r+0xae>
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dc60:	682f      	ldr	r7, [r5, #0]
 800dc62:	6a21      	ldr	r1, [r4, #32]
 800dc64:	602b      	str	r3, [r5, #0]
 800dc66:	d030      	beq.n	800dcca <__sflush_r+0x92>
 800dc68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dc6a:	89a3      	ldrh	r3, [r4, #12]
 800dc6c:	0759      	lsls	r1, r3, #29
 800dc6e:	d505      	bpl.n	800dc7c <__sflush_r+0x44>
 800dc70:	6863      	ldr	r3, [r4, #4]
 800dc72:	1ad2      	subs	r2, r2, r3
 800dc74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dc76:	b10b      	cbz	r3, 800dc7c <__sflush_r+0x44>
 800dc78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc7a:	1ad2      	subs	r2, r2, r3
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc80:	6a21      	ldr	r1, [r4, #32]
 800dc82:	4628      	mov	r0, r5
 800dc84:	47b0      	blx	r6
 800dc86:	1c43      	adds	r3, r0, #1
 800dc88:	89a3      	ldrh	r3, [r4, #12]
 800dc8a:	d106      	bne.n	800dc9a <__sflush_r+0x62>
 800dc8c:	6829      	ldr	r1, [r5, #0]
 800dc8e:	291d      	cmp	r1, #29
 800dc90:	d82b      	bhi.n	800dcea <__sflush_r+0xb2>
 800dc92:	4a2a      	ldr	r2, [pc, #168]	@ (800dd3c <__sflush_r+0x104>)
 800dc94:	40ca      	lsrs	r2, r1
 800dc96:	07d6      	lsls	r6, r2, #31
 800dc98:	d527      	bpl.n	800dcea <__sflush_r+0xb2>
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	6062      	str	r2, [r4, #4]
 800dc9e:	04d9      	lsls	r1, r3, #19
 800dca0:	6922      	ldr	r2, [r4, #16]
 800dca2:	6022      	str	r2, [r4, #0]
 800dca4:	d504      	bpl.n	800dcb0 <__sflush_r+0x78>
 800dca6:	1c42      	adds	r2, r0, #1
 800dca8:	d101      	bne.n	800dcae <__sflush_r+0x76>
 800dcaa:	682b      	ldr	r3, [r5, #0]
 800dcac:	b903      	cbnz	r3, 800dcb0 <__sflush_r+0x78>
 800dcae:	6560      	str	r0, [r4, #84]	@ 0x54
 800dcb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dcb2:	602f      	str	r7, [r5, #0]
 800dcb4:	b1b9      	cbz	r1, 800dce6 <__sflush_r+0xae>
 800dcb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dcba:	4299      	cmp	r1, r3
 800dcbc:	d002      	beq.n	800dcc4 <__sflush_r+0x8c>
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	f7ff f9fe 	bl	800d0c0 <_free_r>
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	6363      	str	r3, [r4, #52]	@ 0x34
 800dcc8:	e00d      	b.n	800dce6 <__sflush_r+0xae>
 800dcca:	2301      	movs	r3, #1
 800dccc:	4628      	mov	r0, r5
 800dcce:	47b0      	blx	r6
 800dcd0:	4602      	mov	r2, r0
 800dcd2:	1c50      	adds	r0, r2, #1
 800dcd4:	d1c9      	bne.n	800dc6a <__sflush_r+0x32>
 800dcd6:	682b      	ldr	r3, [r5, #0]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d0c6      	beq.n	800dc6a <__sflush_r+0x32>
 800dcdc:	2b1d      	cmp	r3, #29
 800dcde:	d001      	beq.n	800dce4 <__sflush_r+0xac>
 800dce0:	2b16      	cmp	r3, #22
 800dce2:	d11e      	bne.n	800dd22 <__sflush_r+0xea>
 800dce4:	602f      	str	r7, [r5, #0]
 800dce6:	2000      	movs	r0, #0
 800dce8:	e022      	b.n	800dd30 <__sflush_r+0xf8>
 800dcea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcee:	b21b      	sxth	r3, r3
 800dcf0:	e01b      	b.n	800dd2a <__sflush_r+0xf2>
 800dcf2:	690f      	ldr	r7, [r1, #16]
 800dcf4:	2f00      	cmp	r7, #0
 800dcf6:	d0f6      	beq.n	800dce6 <__sflush_r+0xae>
 800dcf8:	0793      	lsls	r3, r2, #30
 800dcfa:	680e      	ldr	r6, [r1, #0]
 800dcfc:	bf08      	it	eq
 800dcfe:	694b      	ldreq	r3, [r1, #20]
 800dd00:	600f      	str	r7, [r1, #0]
 800dd02:	bf18      	it	ne
 800dd04:	2300      	movne	r3, #0
 800dd06:	eba6 0807 	sub.w	r8, r6, r7
 800dd0a:	608b      	str	r3, [r1, #8]
 800dd0c:	f1b8 0f00 	cmp.w	r8, #0
 800dd10:	dde9      	ble.n	800dce6 <__sflush_r+0xae>
 800dd12:	6a21      	ldr	r1, [r4, #32]
 800dd14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd16:	4643      	mov	r3, r8
 800dd18:	463a      	mov	r2, r7
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b0      	blx	r6
 800dd1e:	2800      	cmp	r0, #0
 800dd20:	dc08      	bgt.n	800dd34 <__sflush_r+0xfc>
 800dd22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd2a:	81a3      	strh	r3, [r4, #12]
 800dd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd34:	4407      	add	r7, r0
 800dd36:	eba8 0800 	sub.w	r8, r8, r0
 800dd3a:	e7e7      	b.n	800dd0c <__sflush_r+0xd4>
 800dd3c:	20400001 	.word	0x20400001

0800dd40 <_fflush_r>:
 800dd40:	b538      	push	{r3, r4, r5, lr}
 800dd42:	690b      	ldr	r3, [r1, #16]
 800dd44:	4605      	mov	r5, r0
 800dd46:	460c      	mov	r4, r1
 800dd48:	b913      	cbnz	r3, 800dd50 <_fflush_r+0x10>
 800dd4a:	2500      	movs	r5, #0
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	bd38      	pop	{r3, r4, r5, pc}
 800dd50:	b118      	cbz	r0, 800dd5a <_fflush_r+0x1a>
 800dd52:	6a03      	ldr	r3, [r0, #32]
 800dd54:	b90b      	cbnz	r3, 800dd5a <_fflush_r+0x1a>
 800dd56:	f7fe f94d 	bl	800bff4 <__sinit>
 800dd5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d0f3      	beq.n	800dd4a <_fflush_r+0xa>
 800dd62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd64:	07d0      	lsls	r0, r2, #31
 800dd66:	d404      	bmi.n	800dd72 <_fflush_r+0x32>
 800dd68:	0599      	lsls	r1, r3, #22
 800dd6a:	d402      	bmi.n	800dd72 <_fflush_r+0x32>
 800dd6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd6e:	f7fe fb4c 	bl	800c40a <__retarget_lock_acquire_recursive>
 800dd72:	4628      	mov	r0, r5
 800dd74:	4621      	mov	r1, r4
 800dd76:	f7ff ff5f 	bl	800dc38 <__sflush_r>
 800dd7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd7c:	07da      	lsls	r2, r3, #31
 800dd7e:	4605      	mov	r5, r0
 800dd80:	d4e4      	bmi.n	800dd4c <_fflush_r+0xc>
 800dd82:	89a3      	ldrh	r3, [r4, #12]
 800dd84:	059b      	lsls	r3, r3, #22
 800dd86:	d4e1      	bmi.n	800dd4c <_fflush_r+0xc>
 800dd88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd8a:	f7fe fb3f 	bl	800c40c <__retarget_lock_release_recursive>
 800dd8e:	e7dd      	b.n	800dd4c <_fflush_r+0xc>

0800dd90 <__swhatbuf_r>:
 800dd90:	b570      	push	{r4, r5, r6, lr}
 800dd92:	460c      	mov	r4, r1
 800dd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd98:	2900      	cmp	r1, #0
 800dd9a:	b096      	sub	sp, #88	@ 0x58
 800dd9c:	4615      	mov	r5, r2
 800dd9e:	461e      	mov	r6, r3
 800dda0:	da0d      	bge.n	800ddbe <__swhatbuf_r+0x2e>
 800dda2:	89a3      	ldrh	r3, [r4, #12]
 800dda4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dda8:	f04f 0100 	mov.w	r1, #0
 800ddac:	bf14      	ite	ne
 800ddae:	2340      	movne	r3, #64	@ 0x40
 800ddb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ddb4:	2000      	movs	r0, #0
 800ddb6:	6031      	str	r1, [r6, #0]
 800ddb8:	602b      	str	r3, [r5, #0]
 800ddba:	b016      	add	sp, #88	@ 0x58
 800ddbc:	bd70      	pop	{r4, r5, r6, pc}
 800ddbe:	466a      	mov	r2, sp
 800ddc0:	f000 f848 	bl	800de54 <_fstat_r>
 800ddc4:	2800      	cmp	r0, #0
 800ddc6:	dbec      	blt.n	800dda2 <__swhatbuf_r+0x12>
 800ddc8:	9901      	ldr	r1, [sp, #4]
 800ddca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ddce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ddd2:	4259      	negs	r1, r3
 800ddd4:	4159      	adcs	r1, r3
 800ddd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ddda:	e7eb      	b.n	800ddb4 <__swhatbuf_r+0x24>

0800dddc <__smakebuf_r>:
 800dddc:	898b      	ldrh	r3, [r1, #12]
 800ddde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dde0:	079d      	lsls	r5, r3, #30
 800dde2:	4606      	mov	r6, r0
 800dde4:	460c      	mov	r4, r1
 800dde6:	d507      	bpl.n	800ddf8 <__smakebuf_r+0x1c>
 800dde8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ddec:	6023      	str	r3, [r4, #0]
 800ddee:	6123      	str	r3, [r4, #16]
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	6163      	str	r3, [r4, #20]
 800ddf4:	b003      	add	sp, #12
 800ddf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddf8:	ab01      	add	r3, sp, #4
 800ddfa:	466a      	mov	r2, sp
 800ddfc:	f7ff ffc8 	bl	800dd90 <__swhatbuf_r>
 800de00:	9f00      	ldr	r7, [sp, #0]
 800de02:	4605      	mov	r5, r0
 800de04:	4639      	mov	r1, r7
 800de06:	4630      	mov	r0, r6
 800de08:	f7ff f9ce 	bl	800d1a8 <_malloc_r>
 800de0c:	b948      	cbnz	r0, 800de22 <__smakebuf_r+0x46>
 800de0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de12:	059a      	lsls	r2, r3, #22
 800de14:	d4ee      	bmi.n	800ddf4 <__smakebuf_r+0x18>
 800de16:	f023 0303 	bic.w	r3, r3, #3
 800de1a:	f043 0302 	orr.w	r3, r3, #2
 800de1e:	81a3      	strh	r3, [r4, #12]
 800de20:	e7e2      	b.n	800dde8 <__smakebuf_r+0xc>
 800de22:	89a3      	ldrh	r3, [r4, #12]
 800de24:	6020      	str	r0, [r4, #0]
 800de26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de2a:	81a3      	strh	r3, [r4, #12]
 800de2c:	9b01      	ldr	r3, [sp, #4]
 800de2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de32:	b15b      	cbz	r3, 800de4c <__smakebuf_r+0x70>
 800de34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de38:	4630      	mov	r0, r6
 800de3a:	f000 f81d 	bl	800de78 <_isatty_r>
 800de3e:	b128      	cbz	r0, 800de4c <__smakebuf_r+0x70>
 800de40:	89a3      	ldrh	r3, [r4, #12]
 800de42:	f023 0303 	bic.w	r3, r3, #3
 800de46:	f043 0301 	orr.w	r3, r3, #1
 800de4a:	81a3      	strh	r3, [r4, #12]
 800de4c:	89a3      	ldrh	r3, [r4, #12]
 800de4e:	431d      	orrs	r5, r3
 800de50:	81a5      	strh	r5, [r4, #12]
 800de52:	e7cf      	b.n	800ddf4 <__smakebuf_r+0x18>

0800de54 <_fstat_r>:
 800de54:	b538      	push	{r3, r4, r5, lr}
 800de56:	4d07      	ldr	r5, [pc, #28]	@ (800de74 <_fstat_r+0x20>)
 800de58:	2300      	movs	r3, #0
 800de5a:	4604      	mov	r4, r0
 800de5c:	4608      	mov	r0, r1
 800de5e:	4611      	mov	r1, r2
 800de60:	602b      	str	r3, [r5, #0]
 800de62:	f7f4 f997 	bl	8002194 <_fstat>
 800de66:	1c43      	adds	r3, r0, #1
 800de68:	d102      	bne.n	800de70 <_fstat_r+0x1c>
 800de6a:	682b      	ldr	r3, [r5, #0]
 800de6c:	b103      	cbz	r3, 800de70 <_fstat_r+0x1c>
 800de6e:	6023      	str	r3, [r4, #0]
 800de70:	bd38      	pop	{r3, r4, r5, pc}
 800de72:	bf00      	nop
 800de74:	20000598 	.word	0x20000598

0800de78 <_isatty_r>:
 800de78:	b538      	push	{r3, r4, r5, lr}
 800de7a:	4d06      	ldr	r5, [pc, #24]	@ (800de94 <_isatty_r+0x1c>)
 800de7c:	2300      	movs	r3, #0
 800de7e:	4604      	mov	r4, r0
 800de80:	4608      	mov	r0, r1
 800de82:	602b      	str	r3, [r5, #0]
 800de84:	f7f4 f996 	bl	80021b4 <_isatty>
 800de88:	1c43      	adds	r3, r0, #1
 800de8a:	d102      	bne.n	800de92 <_isatty_r+0x1a>
 800de8c:	682b      	ldr	r3, [r5, #0]
 800de8e:	b103      	cbz	r3, 800de92 <_isatty_r+0x1a>
 800de90:	6023      	str	r3, [r4, #0]
 800de92:	bd38      	pop	{r3, r4, r5, pc}
 800de94:	20000598 	.word	0x20000598

0800de98 <_sbrk_r>:
 800de98:	b538      	push	{r3, r4, r5, lr}
 800de9a:	4d06      	ldr	r5, [pc, #24]	@ (800deb4 <_sbrk_r+0x1c>)
 800de9c:	2300      	movs	r3, #0
 800de9e:	4604      	mov	r4, r0
 800dea0:	4608      	mov	r0, r1
 800dea2:	602b      	str	r3, [r5, #0]
 800dea4:	f7f4 f99e 	bl	80021e4 <_sbrk>
 800dea8:	1c43      	adds	r3, r0, #1
 800deaa:	d102      	bne.n	800deb2 <_sbrk_r+0x1a>
 800deac:	682b      	ldr	r3, [r5, #0]
 800deae:	b103      	cbz	r3, 800deb2 <_sbrk_r+0x1a>
 800deb0:	6023      	str	r3, [r4, #0]
 800deb2:	bd38      	pop	{r3, r4, r5, pc}
 800deb4:	20000598 	.word	0x20000598

0800deb8 <memcpy>:
 800deb8:	440a      	add	r2, r1
 800deba:	4291      	cmp	r1, r2
 800debc:	f100 33ff 	add.w	r3, r0, #4294967295
 800dec0:	d100      	bne.n	800dec4 <memcpy+0xc>
 800dec2:	4770      	bx	lr
 800dec4:	b510      	push	{r4, lr}
 800dec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800deca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dece:	4291      	cmp	r1, r2
 800ded0:	d1f9      	bne.n	800dec6 <memcpy+0xe>
 800ded2:	bd10      	pop	{r4, pc}

0800ded4 <__assert_func>:
 800ded4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ded6:	4614      	mov	r4, r2
 800ded8:	461a      	mov	r2, r3
 800deda:	4b09      	ldr	r3, [pc, #36]	@ (800df00 <__assert_func+0x2c>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	4605      	mov	r5, r0
 800dee0:	68d8      	ldr	r0, [r3, #12]
 800dee2:	b14c      	cbz	r4, 800def8 <__assert_func+0x24>
 800dee4:	4b07      	ldr	r3, [pc, #28]	@ (800df04 <__assert_func+0x30>)
 800dee6:	9100      	str	r1, [sp, #0]
 800dee8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800deec:	4906      	ldr	r1, [pc, #24]	@ (800df08 <__assert_func+0x34>)
 800deee:	462b      	mov	r3, r5
 800def0:	f000 f842 	bl	800df78 <fiprintf>
 800def4:	f000 f852 	bl	800df9c <abort>
 800def8:	4b04      	ldr	r3, [pc, #16]	@ (800df0c <__assert_func+0x38>)
 800defa:	461c      	mov	r4, r3
 800defc:	e7f3      	b.n	800dee6 <__assert_func+0x12>
 800defe:	bf00      	nop
 800df00:	20000024 	.word	0x20000024
 800df04:	0800e8a9 	.word	0x0800e8a9
 800df08:	0800e8b6 	.word	0x0800e8b6
 800df0c:	0800e8e4 	.word	0x0800e8e4

0800df10 <_calloc_r>:
 800df10:	b570      	push	{r4, r5, r6, lr}
 800df12:	fba1 5402 	umull	r5, r4, r1, r2
 800df16:	b934      	cbnz	r4, 800df26 <_calloc_r+0x16>
 800df18:	4629      	mov	r1, r5
 800df1a:	f7ff f945 	bl	800d1a8 <_malloc_r>
 800df1e:	4606      	mov	r6, r0
 800df20:	b928      	cbnz	r0, 800df2e <_calloc_r+0x1e>
 800df22:	4630      	mov	r0, r6
 800df24:	bd70      	pop	{r4, r5, r6, pc}
 800df26:	220c      	movs	r2, #12
 800df28:	6002      	str	r2, [r0, #0]
 800df2a:	2600      	movs	r6, #0
 800df2c:	e7f9      	b.n	800df22 <_calloc_r+0x12>
 800df2e:	462a      	mov	r2, r5
 800df30:	4621      	mov	r1, r4
 800df32:	f7fe f9ed 	bl	800c310 <memset>
 800df36:	e7f4      	b.n	800df22 <_calloc_r+0x12>

0800df38 <__ascii_mbtowc>:
 800df38:	b082      	sub	sp, #8
 800df3a:	b901      	cbnz	r1, 800df3e <__ascii_mbtowc+0x6>
 800df3c:	a901      	add	r1, sp, #4
 800df3e:	b142      	cbz	r2, 800df52 <__ascii_mbtowc+0x1a>
 800df40:	b14b      	cbz	r3, 800df56 <__ascii_mbtowc+0x1e>
 800df42:	7813      	ldrb	r3, [r2, #0]
 800df44:	600b      	str	r3, [r1, #0]
 800df46:	7812      	ldrb	r2, [r2, #0]
 800df48:	1e10      	subs	r0, r2, #0
 800df4a:	bf18      	it	ne
 800df4c:	2001      	movne	r0, #1
 800df4e:	b002      	add	sp, #8
 800df50:	4770      	bx	lr
 800df52:	4610      	mov	r0, r2
 800df54:	e7fb      	b.n	800df4e <__ascii_mbtowc+0x16>
 800df56:	f06f 0001 	mvn.w	r0, #1
 800df5a:	e7f8      	b.n	800df4e <__ascii_mbtowc+0x16>

0800df5c <__ascii_wctomb>:
 800df5c:	4603      	mov	r3, r0
 800df5e:	4608      	mov	r0, r1
 800df60:	b141      	cbz	r1, 800df74 <__ascii_wctomb+0x18>
 800df62:	2aff      	cmp	r2, #255	@ 0xff
 800df64:	d904      	bls.n	800df70 <__ascii_wctomb+0x14>
 800df66:	228a      	movs	r2, #138	@ 0x8a
 800df68:	601a      	str	r2, [r3, #0]
 800df6a:	f04f 30ff 	mov.w	r0, #4294967295
 800df6e:	4770      	bx	lr
 800df70:	700a      	strb	r2, [r1, #0]
 800df72:	2001      	movs	r0, #1
 800df74:	4770      	bx	lr
	...

0800df78 <fiprintf>:
 800df78:	b40e      	push	{r1, r2, r3}
 800df7a:	b503      	push	{r0, r1, lr}
 800df7c:	4601      	mov	r1, r0
 800df7e:	ab03      	add	r3, sp, #12
 800df80:	4805      	ldr	r0, [pc, #20]	@ (800df98 <fiprintf+0x20>)
 800df82:	f853 2b04 	ldr.w	r2, [r3], #4
 800df86:	6800      	ldr	r0, [r0, #0]
 800df88:	9301      	str	r3, [sp, #4]
 800df8a:	f7ff fd3d 	bl	800da08 <_vfiprintf_r>
 800df8e:	b002      	add	sp, #8
 800df90:	f85d eb04 	ldr.w	lr, [sp], #4
 800df94:	b003      	add	sp, #12
 800df96:	4770      	bx	lr
 800df98:	20000024 	.word	0x20000024

0800df9c <abort>:
 800df9c:	b508      	push	{r3, lr}
 800df9e:	2006      	movs	r0, #6
 800dfa0:	f000 f82c 	bl	800dffc <raise>
 800dfa4:	2001      	movs	r0, #1
 800dfa6:	f7f4 f8c1 	bl	800212c <_exit>

0800dfaa <_raise_r>:
 800dfaa:	291f      	cmp	r1, #31
 800dfac:	b538      	push	{r3, r4, r5, lr}
 800dfae:	4605      	mov	r5, r0
 800dfb0:	460c      	mov	r4, r1
 800dfb2:	d904      	bls.n	800dfbe <_raise_r+0x14>
 800dfb4:	2316      	movs	r3, #22
 800dfb6:	6003      	str	r3, [r0, #0]
 800dfb8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfbc:	bd38      	pop	{r3, r4, r5, pc}
 800dfbe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dfc0:	b112      	cbz	r2, 800dfc8 <_raise_r+0x1e>
 800dfc2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dfc6:	b94b      	cbnz	r3, 800dfdc <_raise_r+0x32>
 800dfc8:	4628      	mov	r0, r5
 800dfca:	f000 f831 	bl	800e030 <_getpid_r>
 800dfce:	4622      	mov	r2, r4
 800dfd0:	4601      	mov	r1, r0
 800dfd2:	4628      	mov	r0, r5
 800dfd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfd8:	f000 b818 	b.w	800e00c <_kill_r>
 800dfdc:	2b01      	cmp	r3, #1
 800dfde:	d00a      	beq.n	800dff6 <_raise_r+0x4c>
 800dfe0:	1c59      	adds	r1, r3, #1
 800dfe2:	d103      	bne.n	800dfec <_raise_r+0x42>
 800dfe4:	2316      	movs	r3, #22
 800dfe6:	6003      	str	r3, [r0, #0]
 800dfe8:	2001      	movs	r0, #1
 800dfea:	e7e7      	b.n	800dfbc <_raise_r+0x12>
 800dfec:	2100      	movs	r1, #0
 800dfee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dff2:	4620      	mov	r0, r4
 800dff4:	4798      	blx	r3
 800dff6:	2000      	movs	r0, #0
 800dff8:	e7e0      	b.n	800dfbc <_raise_r+0x12>
	...

0800dffc <raise>:
 800dffc:	4b02      	ldr	r3, [pc, #8]	@ (800e008 <raise+0xc>)
 800dffe:	4601      	mov	r1, r0
 800e000:	6818      	ldr	r0, [r3, #0]
 800e002:	f7ff bfd2 	b.w	800dfaa <_raise_r>
 800e006:	bf00      	nop
 800e008:	20000024 	.word	0x20000024

0800e00c <_kill_r>:
 800e00c:	b538      	push	{r3, r4, r5, lr}
 800e00e:	4d07      	ldr	r5, [pc, #28]	@ (800e02c <_kill_r+0x20>)
 800e010:	2300      	movs	r3, #0
 800e012:	4604      	mov	r4, r0
 800e014:	4608      	mov	r0, r1
 800e016:	4611      	mov	r1, r2
 800e018:	602b      	str	r3, [r5, #0]
 800e01a:	f7f4 f877 	bl	800210c <_kill>
 800e01e:	1c43      	adds	r3, r0, #1
 800e020:	d102      	bne.n	800e028 <_kill_r+0x1c>
 800e022:	682b      	ldr	r3, [r5, #0]
 800e024:	b103      	cbz	r3, 800e028 <_kill_r+0x1c>
 800e026:	6023      	str	r3, [r4, #0]
 800e028:	bd38      	pop	{r3, r4, r5, pc}
 800e02a:	bf00      	nop
 800e02c:	20000598 	.word	0x20000598

0800e030 <_getpid_r>:
 800e030:	f7f4 b864 	b.w	80020fc <_getpid>

0800e034 <expf>:
 800e034:	b508      	push	{r3, lr}
 800e036:	ed2d 8b02 	vpush	{d8}
 800e03a:	eef0 8a40 	vmov.f32	s17, s0
 800e03e:	f000 f86d 	bl	800e11c <__ieee754_expf>
 800e042:	eeb0 8a40 	vmov.f32	s16, s0
 800e046:	eeb0 0a68 	vmov.f32	s0, s17
 800e04a:	f000 f857 	bl	800e0fc <finitef>
 800e04e:	b160      	cbz	r0, 800e06a <expf+0x36>
 800e050:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800e090 <expf+0x5c>
 800e054:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e05c:	dd0a      	ble.n	800e074 <expf+0x40>
 800e05e:	f7fe f9a9 	bl	800c3b4 <__errno>
 800e062:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800e094 <expf+0x60>
 800e066:	2322      	movs	r3, #34	@ 0x22
 800e068:	6003      	str	r3, [r0, #0]
 800e06a:	eeb0 0a48 	vmov.f32	s0, s16
 800e06e:	ecbd 8b02 	vpop	{d8}
 800e072:	bd08      	pop	{r3, pc}
 800e074:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e098 <expf+0x64>
 800e078:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e080:	d5f3      	bpl.n	800e06a <expf+0x36>
 800e082:	f7fe f997 	bl	800c3b4 <__errno>
 800e086:	2322      	movs	r3, #34	@ 0x22
 800e088:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800e09c <expf+0x68>
 800e08c:	6003      	str	r3, [r0, #0]
 800e08e:	e7ec      	b.n	800e06a <expf+0x36>
 800e090:	42b17217 	.word	0x42b17217
 800e094:	7f800000 	.word	0x7f800000
 800e098:	c2cff1b5 	.word	0xc2cff1b5
 800e09c:	00000000 	.word	0x00000000

0800e0a0 <logf>:
 800e0a0:	b508      	push	{r3, lr}
 800e0a2:	ed2d 8b02 	vpush	{d8}
 800e0a6:	eeb0 8a40 	vmov.f32	s16, s0
 800e0aa:	f000 f905 	bl	800e2b8 <__ieee754_logf>
 800e0ae:	eeb4 8a48 	vcmp.f32	s16, s16
 800e0b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0b6:	d60f      	bvs.n	800e0d8 <logf+0x38>
 800e0b8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e0bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0c0:	dc0a      	bgt.n	800e0d8 <logf+0x38>
 800e0c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e0c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ca:	d108      	bne.n	800e0de <logf+0x3e>
 800e0cc:	f7fe f972 	bl	800c3b4 <__errno>
 800e0d0:	2322      	movs	r3, #34	@ 0x22
 800e0d2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e0f4 <logf+0x54>
 800e0d6:	6003      	str	r3, [r0, #0]
 800e0d8:	ecbd 8b02 	vpop	{d8}
 800e0dc:	bd08      	pop	{r3, pc}
 800e0de:	f7fe f969 	bl	800c3b4 <__errno>
 800e0e2:	ecbd 8b02 	vpop	{d8}
 800e0e6:	2321      	movs	r3, #33	@ 0x21
 800e0e8:	6003      	str	r3, [r0, #0]
 800e0ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e0ee:	4802      	ldr	r0, [pc, #8]	@ (800e0f8 <logf+0x58>)
 800e0f0:	f000 b80e 	b.w	800e110 <nanf>
 800e0f4:	ff800000 	.word	0xff800000
 800e0f8:	0800e8e4 	.word	0x0800e8e4

0800e0fc <finitef>:
 800e0fc:	ee10 3a10 	vmov	r3, s0
 800e100:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e104:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e108:	bfac      	ite	ge
 800e10a:	2000      	movge	r0, #0
 800e10c:	2001      	movlt	r0, #1
 800e10e:	4770      	bx	lr

0800e110 <nanf>:
 800e110:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e118 <nanf+0x8>
 800e114:	4770      	bx	lr
 800e116:	bf00      	nop
 800e118:	7fc00000 	.word	0x7fc00000

0800e11c <__ieee754_expf>:
 800e11c:	ee10 2a10 	vmov	r2, s0
 800e120:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800e124:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e128:	d902      	bls.n	800e130 <__ieee754_expf+0x14>
 800e12a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e12e:	4770      	bx	lr
 800e130:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800e134:	d106      	bne.n	800e144 <__ieee754_expf+0x28>
 800e136:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800e270 <__ieee754_expf+0x154>
 800e13a:	2900      	cmp	r1, #0
 800e13c:	bf18      	it	ne
 800e13e:	eeb0 0a67 	vmovne.f32	s0, s15
 800e142:	4770      	bx	lr
 800e144:	484b      	ldr	r0, [pc, #300]	@ (800e274 <__ieee754_expf+0x158>)
 800e146:	4282      	cmp	r2, r0
 800e148:	dd02      	ble.n	800e150 <__ieee754_expf+0x34>
 800e14a:	2000      	movs	r0, #0
 800e14c:	f000 b9c6 	b.w	800e4dc <__math_oflowf>
 800e150:	2a00      	cmp	r2, #0
 800e152:	da05      	bge.n	800e160 <__ieee754_expf+0x44>
 800e154:	4a48      	ldr	r2, [pc, #288]	@ (800e278 <__ieee754_expf+0x15c>)
 800e156:	4293      	cmp	r3, r2
 800e158:	d902      	bls.n	800e160 <__ieee754_expf+0x44>
 800e15a:	2000      	movs	r0, #0
 800e15c:	f000 b9b8 	b.w	800e4d0 <__math_uflowf>
 800e160:	4a46      	ldr	r2, [pc, #280]	@ (800e27c <__ieee754_expf+0x160>)
 800e162:	4293      	cmp	r3, r2
 800e164:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e168:	d952      	bls.n	800e210 <__ieee754_expf+0xf4>
 800e16a:	4a45      	ldr	r2, [pc, #276]	@ (800e280 <__ieee754_expf+0x164>)
 800e16c:	4293      	cmp	r3, r2
 800e16e:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800e172:	d834      	bhi.n	800e1de <__ieee754_expf+0xc2>
 800e174:	4b43      	ldr	r3, [pc, #268]	@ (800e284 <__ieee754_expf+0x168>)
 800e176:	4413      	add	r3, r2
 800e178:	ed93 7a00 	vldr	s14, [r3]
 800e17c:	4b42      	ldr	r3, [pc, #264]	@ (800e288 <__ieee754_expf+0x16c>)
 800e17e:	4413      	add	r3, r2
 800e180:	ee30 7a47 	vsub.f32	s14, s0, s14
 800e184:	f081 0201 	eor.w	r2, r1, #1
 800e188:	edd3 7a00 	vldr	s15, [r3]
 800e18c:	1a52      	subs	r2, r2, r1
 800e18e:	ee37 0a67 	vsub.f32	s0, s14, s15
 800e192:	ee20 6a00 	vmul.f32	s12, s0, s0
 800e196:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800e28c <__ieee754_expf+0x170>
 800e19a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e290 <__ieee754_expf+0x174>
 800e19e:	eee6 6a05 	vfma.f32	s13, s12, s10
 800e1a2:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800e294 <__ieee754_expf+0x178>
 800e1a6:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e1aa:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e298 <__ieee754_expf+0x17c>
 800e1ae:	eee5 6a06 	vfma.f32	s13, s10, s12
 800e1b2:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800e29c <__ieee754_expf+0x180>
 800e1b6:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e1ba:	eef0 6a40 	vmov.f32	s13, s0
 800e1be:	eee5 6a46 	vfms.f32	s13, s10, s12
 800e1c2:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800e1c6:	ee20 5a26 	vmul.f32	s10, s0, s13
 800e1ca:	bb92      	cbnz	r2, 800e232 <__ieee754_expf+0x116>
 800e1cc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800e1d0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800e1d4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e1d8:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800e1dc:	4770      	bx	lr
 800e1de:	4b30      	ldr	r3, [pc, #192]	@ (800e2a0 <__ieee754_expf+0x184>)
 800e1e0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800e2a4 <__ieee754_expf+0x188>
 800e1e4:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800e2a8 <__ieee754_expf+0x18c>
 800e1e8:	4413      	add	r3, r2
 800e1ea:	edd3 7a00 	vldr	s15, [r3]
 800e1ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e1f2:	eeb0 7a40 	vmov.f32	s14, s0
 800e1f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e1fa:	ee17 2a90 	vmov	r2, s15
 800e1fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e202:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e206:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800e2ac <__ieee754_expf+0x190>
 800e20a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e20e:	e7be      	b.n	800e18e <__ieee754_expf+0x72>
 800e210:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800e214:	d20b      	bcs.n	800e22e <__ieee754_expf+0x112>
 800e216:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e2b0 <__ieee754_expf+0x194>
 800e21a:	ee70 6a26 	vadd.f32	s13, s0, s13
 800e21e:	eef4 6ae5 	vcmpe.f32	s13, s11
 800e222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e226:	dd02      	ble.n	800e22e <__ieee754_expf+0x112>
 800e228:	ee30 0a25 	vadd.f32	s0, s0, s11
 800e22c:	4770      	bx	lr
 800e22e:	2200      	movs	r2, #0
 800e230:	e7af      	b.n	800e192 <__ieee754_expf+0x76>
 800e232:	ee36 6a66 	vsub.f32	s12, s12, s13
 800e236:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800e23a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800e23e:	bfb8      	it	lt
 800e240:	3264      	addlt	r2, #100	@ 0x64
 800e242:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e246:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e24a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e24e:	ee17 3a90 	vmov	r3, s15
 800e252:	bfab      	itete	ge
 800e254:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800e258:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800e25c:	ee00 3a10 	vmovge	s0, r3
 800e260:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800e2b4 <__ieee754_expf+0x198>
 800e264:	bfbc      	itt	lt
 800e266:	ee00 3a10 	vmovlt	s0, r3
 800e26a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800e26e:	4770      	bx	lr
 800e270:	00000000 	.word	0x00000000
 800e274:	42b17217 	.word	0x42b17217
 800e278:	42cff1b5 	.word	0x42cff1b5
 800e27c:	3eb17218 	.word	0x3eb17218
 800e280:	3f851591 	.word	0x3f851591
 800e284:	0800eaf4 	.word	0x0800eaf4
 800e288:	0800eaec 	.word	0x0800eaec
 800e28c:	3331bb4c 	.word	0x3331bb4c
 800e290:	b5ddea0e 	.word	0xb5ddea0e
 800e294:	388ab355 	.word	0x388ab355
 800e298:	bb360b61 	.word	0xbb360b61
 800e29c:	3e2aaaab 	.word	0x3e2aaaab
 800e2a0:	0800eafc 	.word	0x0800eafc
 800e2a4:	3fb8aa3b 	.word	0x3fb8aa3b
 800e2a8:	3f317180 	.word	0x3f317180
 800e2ac:	3717f7d1 	.word	0x3717f7d1
 800e2b0:	7149f2ca 	.word	0x7149f2ca
 800e2b4:	0d800000 	.word	0x0d800000

0800e2b8 <__ieee754_logf>:
 800e2b8:	ee10 3a10 	vmov	r3, s0
 800e2bc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e2c0:	d106      	bne.n	800e2d0 <__ieee754_logf+0x18>
 800e2c2:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800e45c <__ieee754_logf+0x1a4>
 800e2c6:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800e460 <__ieee754_logf+0x1a8>
 800e2ca:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e2ce:	4770      	bx	lr
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	461a      	mov	r2, r3
 800e2d4:	da02      	bge.n	800e2dc <__ieee754_logf+0x24>
 800e2d6:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e2da:	e7f4      	b.n	800e2c6 <__ieee754_logf+0xe>
 800e2dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e2e0:	db02      	blt.n	800e2e8 <__ieee754_logf+0x30>
 800e2e2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e2e6:	4770      	bx	lr
 800e2e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e2ec:	bfb8      	it	lt
 800e2ee:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800e464 <__ieee754_logf+0x1ac>
 800e2f2:	485d      	ldr	r0, [pc, #372]	@ (800e468 <__ieee754_logf+0x1b0>)
 800e2f4:	bfbe      	ittt	lt
 800e2f6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e2fa:	f06f 0118 	mvnlt.w	r1, #24
 800e2fe:	ee17 2a90 	vmovlt	r2, s15
 800e302:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e306:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e30a:	4410      	add	r0, r2
 800e30c:	bfa8      	it	ge
 800e30e:	2100      	movge	r1, #0
 800e310:	3b7f      	subs	r3, #127	@ 0x7f
 800e312:	440b      	add	r3, r1
 800e314:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800e318:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800e31c:	4311      	orrs	r1, r2
 800e31e:	ee00 1a10 	vmov	s0, r1
 800e322:	4952      	ldr	r1, [pc, #328]	@ (800e46c <__ieee754_logf+0x1b4>)
 800e324:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800e328:	f102 000f 	add.w	r0, r2, #15
 800e32c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e330:	4001      	ands	r1, r0
 800e332:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e336:	bb89      	cbnz	r1, 800e39c <__ieee754_logf+0xe4>
 800e338:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e340:	d10f      	bne.n	800e362 <__ieee754_logf+0xaa>
 800e342:	2b00      	cmp	r3, #0
 800e344:	f000 8087 	beq.w	800e456 <__ieee754_logf+0x19e>
 800e348:	ee07 3a90 	vmov	s15, r3
 800e34c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800e470 <__ieee754_logf+0x1b8>
 800e350:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e474 <__ieee754_logf+0x1bc>
 800e354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e358:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e35c:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e360:	4770      	bx	lr
 800e362:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800e478 <__ieee754_logf+0x1c0>
 800e366:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e36a:	eee0 7a66 	vfms.f32	s15, s0, s13
 800e36e:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e372:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e376:	b913      	cbnz	r3, 800e37e <__ieee754_logf+0xc6>
 800e378:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e37c:	4770      	bx	lr
 800e37e:	ee07 3a90 	vmov	s15, r3
 800e382:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e470 <__ieee754_logf+0x1b8>
 800e386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e38a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e38e:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e392:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e474 <__ieee754_logf+0x1bc>
 800e396:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800e39a:	4770      	bx	lr
 800e39c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e3a0:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e3a4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e47c <__ieee754_logf+0x1c4>
 800e3a8:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800e480 <__ieee754_logf+0x1c8>
 800e3ac:	4935      	ldr	r1, [pc, #212]	@ (800e484 <__ieee754_logf+0x1cc>)
 800e3ae:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800e3b2:	4411      	add	r1, r2
 800e3b4:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800e3b8:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800e3bc:	430a      	orrs	r2, r1
 800e3be:	2a00      	cmp	r2, #0
 800e3c0:	ee07 3a90 	vmov	s15, r3
 800e3c4:	ee26 5a06 	vmul.f32	s10, s12, s12
 800e3c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e3cc:	ee25 7a05 	vmul.f32	s14, s10, s10
 800e3d0:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800e488 <__ieee754_logf+0x1d0>
 800e3d4:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e3d8:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800e48c <__ieee754_logf+0x1d4>
 800e3dc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e3e0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800e490 <__ieee754_logf+0x1d8>
 800e3e4:	eee7 7a24 	vfma.f32	s15, s14, s9
 800e3e8:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800e494 <__ieee754_logf+0x1dc>
 800e3ec:	eee7 4a87 	vfma.f32	s9, s15, s14
 800e3f0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800e498 <__ieee754_logf+0x1e0>
 800e3f4:	eee4 7a87 	vfma.f32	s15, s9, s14
 800e3f8:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e3fc:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e400:	dd1a      	ble.n	800e438 <__ieee754_logf+0x180>
 800e402:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e406:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e40a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800e40e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e412:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e416:	b913      	cbnz	r3, 800e41e <__ieee754_logf+0x166>
 800e418:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e41c:	e7ac      	b.n	800e378 <__ieee754_logf+0xc0>
 800e41e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e470 <__ieee754_logf+0x1b8>
 800e422:	eee6 7a86 	vfma.f32	s15, s13, s12
 800e426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e42a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e42e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e474 <__ieee754_logf+0x1bc>
 800e432:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800e436:	4770      	bx	lr
 800e438:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e43c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e440:	b913      	cbnz	r3, 800e448 <__ieee754_logf+0x190>
 800e442:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e446:	4770      	bx	lr
 800e448:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800e470 <__ieee754_logf+0x1b8>
 800e44c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800e450:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e454:	e7eb      	b.n	800e42e <__ieee754_logf+0x176>
 800e456:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800e460 <__ieee754_logf+0x1a8>
 800e45a:	4770      	bx	lr
 800e45c:	cc000000 	.word	0xcc000000
 800e460:	00000000 	.word	0x00000000
 800e464:	4c000000 	.word	0x4c000000
 800e468:	004afb20 	.word	0x004afb20
 800e46c:	007ffff0 	.word	0x007ffff0
 800e470:	3717f7d1 	.word	0x3717f7d1
 800e474:	3f317180 	.word	0x3f317180
 800e478:	3eaaaaab 	.word	0x3eaaaaab
 800e47c:	3e1cd04f 	.word	0x3e1cd04f
 800e480:	3e178897 	.word	0x3e178897
 800e484:	ffcf5c30 	.word	0xffcf5c30
 800e488:	3e638e29 	.word	0x3e638e29
 800e48c:	3ecccccd 	.word	0x3ecccccd
 800e490:	3e3a3325 	.word	0x3e3a3325
 800e494:	3e924925 	.word	0x3e924925
 800e498:	3f2aaaab 	.word	0x3f2aaaab

0800e49c <with_errnof>:
 800e49c:	b510      	push	{r4, lr}
 800e49e:	ed2d 8b02 	vpush	{d8}
 800e4a2:	eeb0 8a40 	vmov.f32	s16, s0
 800e4a6:	4604      	mov	r4, r0
 800e4a8:	f7fd ff84 	bl	800c3b4 <__errno>
 800e4ac:	eeb0 0a48 	vmov.f32	s0, s16
 800e4b0:	ecbd 8b02 	vpop	{d8}
 800e4b4:	6004      	str	r4, [r0, #0]
 800e4b6:	bd10      	pop	{r4, pc}

0800e4b8 <xflowf>:
 800e4b8:	b130      	cbz	r0, 800e4c8 <xflowf+0x10>
 800e4ba:	eef1 7a40 	vneg.f32	s15, s0
 800e4be:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e4c2:	2022      	movs	r0, #34	@ 0x22
 800e4c4:	f7ff bfea 	b.w	800e49c <with_errnof>
 800e4c8:	eef0 7a40 	vmov.f32	s15, s0
 800e4cc:	e7f7      	b.n	800e4be <xflowf+0x6>
	...

0800e4d0 <__math_uflowf>:
 800e4d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e4d8 <__math_uflowf+0x8>
 800e4d4:	f7ff bff0 	b.w	800e4b8 <xflowf>
 800e4d8:	10000000 	.word	0x10000000

0800e4dc <__math_oflowf>:
 800e4dc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e4e4 <__math_oflowf+0x8>
 800e4e0:	f7ff bfea 	b.w	800e4b8 <xflowf>
 800e4e4:	70000000 	.word	0x70000000

0800e4e8 <_init>:
 800e4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ea:	bf00      	nop
 800e4ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ee:	bc08      	pop	{r3}
 800e4f0:	469e      	mov	lr, r3
 800e4f2:	4770      	bx	lr

0800e4f4 <_fini>:
 800e4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f6:	bf00      	nop
 800e4f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4fa:	bc08      	pop	{r3}
 800e4fc:	469e      	mov	lr, r3
 800e4fe:	4770      	bx	lr
