# Demystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis

```bibtex
@inproceedings{abdelkhalik2022demystifying,
  title={Demystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis},
  author={Abdelkhalik, Hamdy and Arafa, Yehia and Santhi, Nandakishore and Badawy, Abdel-Hameed A},
  booktitle={2022 IEEE High Performance Extreme Computing Conference (HPEC)},
  pages={1--8},
  year={2022},
  organization={IEEE}
}
```

## Nov 22 2022
This paper focus on the instruction latencies of various PTX instructions.
Table V summarizes their findings.

- Provides the A100 Tensor Core latency and throughput in Table III.
