

================================================================
== Vivado HLS Report for 'chacha_hw'
================================================================
* Date:           Mon Jul  3 14:35:06 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  602775|  660753|  602775|  660753|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+-----------------+-----------+-----------+------+----------+
        |             |     Latency     |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+-----------------+-----------+-----------+------+----------+
        |- Loop 1     |     750|     750|                2|          1|          1|   750|    yes   |
        |- Loop 2     |      64|      64|                2|          1|          1|    64|    yes   |
        |- Loop 3     |      24|      24|                2|          1|          1|    24|    yes   |
        |- Loop 4     |       8|       8|                2|          1|          1|     8|    yes   |
        |- Loop 5     |     135|     135|               45|         13|          1|     8|    yes   |
        |- Loop 6     |  600276|  658254| 100046 ~ 109709 |          -|          -|     6|    no    |
        | + Loop 6.1  |      65|      65|                3|          1|          1|    64|    yes   |
        | + Loop 6.2  |      24|      24|                2|          1|          1|    24|    yes   |
        | + Loop 6.3  |       8|       8|                2|          1|          1|     8|    yes   |
        | + Loop 6.4  |     129|     129|                3|          1|          1|   128|    yes   |
        | + Loop 6.5  |   97920|  107520|   9792 ~ 10752  |          -|          -|    10|    no    |
        | + Loop 6.6  |    1664|    1664|              104|          -|          -|    16|    no    |
        |- Loop 7     |     753|     753|                5|          1|          1|   750|    yes   |
        |- Loop 8     |     750|     750|                2|          1|          1|   750|    yes   |
        +-------------+--------+--------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 13, depth = 45
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 5
  * Pipeline-10: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 350
* Pipeline : 11
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 2, States = { 11 12 }
  Pipeline-4 : II = 13, D = 45, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 }
  Pipeline-5 : II = 1, D = 3, States = { 132 133 134 }
  Pipeline-6 : II = 1, D = 2, States = { 136 137 }
  Pipeline-7 : II = 1, D = 2, States = { 140 141 }
  Pipeline-8 : II = 1, D = 3, States = { 143 144 145 }
  Pipeline-9 : II = 1, D = 5, States = { 342 343 344 345 346 }
  Pipeline-10 : II = 1, D = 2, States = { 348 349 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 14 
14 --> 59 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 14 
59 --> 60 
60 --> 61 342 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 135 133 
133 --> 134 
134 --> 132 
135 --> 136 
136 --> 138 137 
137 --> 136 
138 --> 139 
139 --> 140 
140 --> 142 141 
141 --> 140 
142 --> 143 
143 --> 146 144 
144 --> 145 
145 --> 143 
146 --> 147 
147 --> 148 339 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 147 
339 --> 340 341 
340 --> 339 
341 --> 60 
342 --> 347 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 342 
347 --> 348 
348 --> 350 349 
349 --> 348 
350 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %output_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str205, i32 0, i32 0, [1 x i8]* @p_str206, [1 x i8]* @p_str207, [1 x i8]* @p_str208, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str209, [1 x i8]* @p_str210)"   --->   Operation 351 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str199, i32 0, i32 0, [1 x i8]* @p_str200, [1 x i8]* @p_str201, [1 x i8]* @p_str202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str203, [1 x i8]* @p_str204)"   --->   Operation 352 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 353 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"   --->   Operation 354 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_V_data), !map !81"   --->   Operation 355 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !85"   --->   Operation 356 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data), !map !89"   --->   Operation 357 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !93"   --->   Operation 358 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @chacha_hw_str) nounwind"   --->   Operation 359 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%plaintext = alloca [750 x i8], align 16" [Chacha/chacha.cpp:458]   --->   Operation 360 'alloca' 'plaintext' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%key = alloca [64 x i8], align 16" [Chacha/chacha.cpp:459]   --->   Operation 361 'alloca' 'key' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%nonce = alloca [24 x i8], align 16" [Chacha/chacha.cpp:460]   --->   Operation 362 'alloca' 'nonce' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%counter = alloca [8 x i8], align 1" [Chacha/chacha.cpp:461]   --->   Operation 363 'alloca' 'counter' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%cipher = alloca [750 x i8], align 16" [Chacha/chacha.cpp:462]   --->   Operation 364 'alloca' 'cipher' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%hex_arr_test1 = alloca [8 x i8], align 1" [Chacha/chacha.cpp:495]   --->   Operation 365 'alloca' 'hex_arr_test1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%hex_arr_test2 = alloca [8 x i8], align 1" [Chacha/chacha.cpp:496]   --->   Operation 366 'alloca' 'hex_arr_test2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%bin_arr_test1 = alloca [32 x i8], align 16" [Chacha/chacha.cpp:498]   --->   Operation 367 'alloca' 'bin_arr_test1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%bin_arr_test2 = alloca [32 x i8], align 16" [Chacha/chacha.cpp:500]   --->   Operation 368 'alloca' 'bin_arr_test2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%state_matrix = alloca [144 x i8], align 1" [Chacha/chacha.cpp:520]   --->   Operation 369 'alloca' 'state_matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 0" [Chacha/chacha.cpp:520]   --->   Operation 370 'getelementptr' 'state_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%state_matrix_addr_5 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 1" [Chacha/chacha.cpp:520]   --->   Operation 371 'getelementptr' 'state_matrix_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%state_matrix_addr_6 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 2" [Chacha/chacha.cpp:520]   --->   Operation 372 'getelementptr' 'state_matrix_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%state_matrix_addr_7 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 3" [Chacha/chacha.cpp:520]   --->   Operation 373 'getelementptr' 'state_matrix_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%state_matrix_addr_8 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 4" [Chacha/chacha.cpp:520]   --->   Operation 374 'getelementptr' 'state_matrix_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%state_matrix_addr_9 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 5" [Chacha/chacha.cpp:520]   --->   Operation 375 'getelementptr' 'state_matrix_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%state_matrix_addr_10 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 6" [Chacha/chacha.cpp:520]   --->   Operation 376 'getelementptr' 'state_matrix_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%state_matrix_addr_11 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 7" [Chacha/chacha.cpp:520]   --->   Operation 377 'getelementptr' 'state_matrix_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%state_matrix_addr_12 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 8" [Chacha/chacha.cpp:520]   --->   Operation 378 'getelementptr' 'state_matrix_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%state_matrix_addr_13 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 9" [Chacha/chacha.cpp:520]   --->   Operation 379 'getelementptr' 'state_matrix_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%state_matrix_addr_14 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 10" [Chacha/chacha.cpp:520]   --->   Operation 380 'getelementptr' 'state_matrix_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%state_matrix_addr_15 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 11" [Chacha/chacha.cpp:520]   --->   Operation 381 'getelementptr' 'state_matrix_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%state_matrix_addr_16 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 12" [Chacha/chacha.cpp:520]   --->   Operation 382 'getelementptr' 'state_matrix_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%state_matrix_addr_17 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 13" [Chacha/chacha.cpp:520]   --->   Operation 383 'getelementptr' 'state_matrix_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%state_matrix_addr_18 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 14" [Chacha/chacha.cpp:520]   --->   Operation 384 'getelementptr' 'state_matrix_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%state_matrix_addr_19 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 15" [Chacha/chacha.cpp:520]   --->   Operation 385 'getelementptr' 'state_matrix_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%state_matrix_addr_20 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 16" [Chacha/chacha.cpp:520]   --->   Operation 386 'getelementptr' 'state_matrix_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%state_matrix_addr_21 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 17" [Chacha/chacha.cpp:520]   --->   Operation 387 'getelementptr' 'state_matrix_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%state_matrix_addr_22 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 18" [Chacha/chacha.cpp:520]   --->   Operation 388 'getelementptr' 'state_matrix_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%state_matrix_addr_23 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 19" [Chacha/chacha.cpp:520]   --->   Operation 389 'getelementptr' 'state_matrix_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%state_matrix_addr_24 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 20" [Chacha/chacha.cpp:520]   --->   Operation 390 'getelementptr' 'state_matrix_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%state_matrix_addr_25 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 21" [Chacha/chacha.cpp:520]   --->   Operation 391 'getelementptr' 'state_matrix_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%state_matrix_addr_26 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 22" [Chacha/chacha.cpp:520]   --->   Operation 392 'getelementptr' 'state_matrix_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%state_matrix_addr_27 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 23" [Chacha/chacha.cpp:520]   --->   Operation 393 'getelementptr' 'state_matrix_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%state_matrix_addr_28 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 24" [Chacha/chacha.cpp:520]   --->   Operation 394 'getelementptr' 'state_matrix_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%state_matrix_addr_29 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 25" [Chacha/chacha.cpp:520]   --->   Operation 395 'getelementptr' 'state_matrix_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%state_matrix_addr_30 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 26" [Chacha/chacha.cpp:520]   --->   Operation 396 'getelementptr' 'state_matrix_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%state_matrix_addr_31 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 27" [Chacha/chacha.cpp:520]   --->   Operation 397 'getelementptr' 'state_matrix_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%state_matrix_addr_32 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 28" [Chacha/chacha.cpp:520]   --->   Operation 398 'getelementptr' 'state_matrix_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%state_matrix_addr_33 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 29" [Chacha/chacha.cpp:520]   --->   Operation 399 'getelementptr' 'state_matrix_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%state_matrix_addr_34 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 30" [Chacha/chacha.cpp:520]   --->   Operation 400 'getelementptr' 'state_matrix_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%state_matrix_addr_35 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 31" [Chacha/chacha.cpp:520]   --->   Operation 401 'getelementptr' 'state_matrix_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%state_matrix_addr_36 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 32" [Chacha/chacha.cpp:520]   --->   Operation 402 'getelementptr' 'state_matrix_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%state_matrix_addr_37 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 33" [Chacha/chacha.cpp:520]   --->   Operation 403 'getelementptr' 'state_matrix_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%state_matrix_addr_38 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 34" [Chacha/chacha.cpp:520]   --->   Operation 404 'getelementptr' 'state_matrix_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%state_matrix_addr_39 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 35" [Chacha/chacha.cpp:520]   --->   Operation 405 'getelementptr' 'state_matrix_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%state_matrix_addr_40 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 36" [Chacha/chacha.cpp:520]   --->   Operation 406 'getelementptr' 'state_matrix_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%state_matrix_addr_41 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 37" [Chacha/chacha.cpp:520]   --->   Operation 407 'getelementptr' 'state_matrix_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%state_matrix_addr_42 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 38" [Chacha/chacha.cpp:520]   --->   Operation 408 'getelementptr' 'state_matrix_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%state_matrix_addr_43 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 39" [Chacha/chacha.cpp:520]   --->   Operation 409 'getelementptr' 'state_matrix_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%state_matrix_addr_44 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 40" [Chacha/chacha.cpp:520]   --->   Operation 410 'getelementptr' 'state_matrix_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%state_matrix_addr_45 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 41" [Chacha/chacha.cpp:520]   --->   Operation 411 'getelementptr' 'state_matrix_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%state_matrix_addr_46 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 42" [Chacha/chacha.cpp:520]   --->   Operation 412 'getelementptr' 'state_matrix_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%state_matrix_addr_47 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 43" [Chacha/chacha.cpp:520]   --->   Operation 413 'getelementptr' 'state_matrix_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%state_matrix_addr_48 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 44" [Chacha/chacha.cpp:520]   --->   Operation 414 'getelementptr' 'state_matrix_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%state_matrix_addr_49 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 45" [Chacha/chacha.cpp:520]   --->   Operation 415 'getelementptr' 'state_matrix_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%state_matrix_addr_50 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 46" [Chacha/chacha.cpp:520]   --->   Operation 416 'getelementptr' 'state_matrix_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%state_matrix_addr_51 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 47" [Chacha/chacha.cpp:520]   --->   Operation 417 'getelementptr' 'state_matrix_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%state_matrix_addr_52 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 48" [Chacha/chacha.cpp:520]   --->   Operation 418 'getelementptr' 'state_matrix_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%state_matrix_addr_53 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 49" [Chacha/chacha.cpp:520]   --->   Operation 419 'getelementptr' 'state_matrix_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%state_matrix_addr_54 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 50" [Chacha/chacha.cpp:520]   --->   Operation 420 'getelementptr' 'state_matrix_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%state_matrix_addr_55 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 51" [Chacha/chacha.cpp:520]   --->   Operation 421 'getelementptr' 'state_matrix_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%state_matrix_addr_56 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 52" [Chacha/chacha.cpp:520]   --->   Operation 422 'getelementptr' 'state_matrix_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%state_matrix_addr_57 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 53" [Chacha/chacha.cpp:520]   --->   Operation 423 'getelementptr' 'state_matrix_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%state_matrix_addr_58 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 54" [Chacha/chacha.cpp:520]   --->   Operation 424 'getelementptr' 'state_matrix_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%state_matrix_addr_59 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 55" [Chacha/chacha.cpp:520]   --->   Operation 425 'getelementptr' 'state_matrix_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%state_matrix_addr_60 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 56" [Chacha/chacha.cpp:520]   --->   Operation 426 'getelementptr' 'state_matrix_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%state_matrix_addr_61 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 57" [Chacha/chacha.cpp:520]   --->   Operation 427 'getelementptr' 'state_matrix_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%state_matrix_addr_62 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 58" [Chacha/chacha.cpp:520]   --->   Operation 428 'getelementptr' 'state_matrix_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%state_matrix_addr_63 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 59" [Chacha/chacha.cpp:520]   --->   Operation 429 'getelementptr' 'state_matrix_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%state_matrix_addr_64 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 60" [Chacha/chacha.cpp:520]   --->   Operation 430 'getelementptr' 'state_matrix_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%state_matrix_addr_65 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 61" [Chacha/chacha.cpp:520]   --->   Operation 431 'getelementptr' 'state_matrix_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%state_matrix_addr_66 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 62" [Chacha/chacha.cpp:520]   --->   Operation 432 'getelementptr' 'state_matrix_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%state_matrix_addr_67 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 63" [Chacha/chacha.cpp:520]   --->   Operation 433 'getelementptr' 'state_matrix_addr_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%state_matrix_addr_68 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 64" [Chacha/chacha.cpp:520]   --->   Operation 434 'getelementptr' 'state_matrix_addr_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%state_matrix_addr_69 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 65" [Chacha/chacha.cpp:520]   --->   Operation 435 'getelementptr' 'state_matrix_addr_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%state_matrix_addr_70 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 66" [Chacha/chacha.cpp:520]   --->   Operation 436 'getelementptr' 'state_matrix_addr_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%state_matrix_addr_71 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 67" [Chacha/chacha.cpp:520]   --->   Operation 437 'getelementptr' 'state_matrix_addr_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%state_matrix_addr_72 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 68" [Chacha/chacha.cpp:520]   --->   Operation 438 'getelementptr' 'state_matrix_addr_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%state_matrix_addr_73 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 69" [Chacha/chacha.cpp:520]   --->   Operation 439 'getelementptr' 'state_matrix_addr_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%state_matrix_addr_74 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 70" [Chacha/chacha.cpp:520]   --->   Operation 440 'getelementptr' 'state_matrix_addr_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%state_matrix_addr_75 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 71" [Chacha/chacha.cpp:520]   --->   Operation 441 'getelementptr' 'state_matrix_addr_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%state_matrix_addr_76 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 72" [Chacha/chacha.cpp:520]   --->   Operation 442 'getelementptr' 'state_matrix_addr_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%state_matrix_addr_77 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 73" [Chacha/chacha.cpp:520]   --->   Operation 443 'getelementptr' 'state_matrix_addr_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%state_matrix_addr_78 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 74" [Chacha/chacha.cpp:520]   --->   Operation 444 'getelementptr' 'state_matrix_addr_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%state_matrix_addr_79 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 75" [Chacha/chacha.cpp:520]   --->   Operation 445 'getelementptr' 'state_matrix_addr_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%state_matrix_addr_80 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 76" [Chacha/chacha.cpp:520]   --->   Operation 446 'getelementptr' 'state_matrix_addr_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%state_matrix_addr_81 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 77" [Chacha/chacha.cpp:520]   --->   Operation 447 'getelementptr' 'state_matrix_addr_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%state_matrix_addr_82 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 78" [Chacha/chacha.cpp:520]   --->   Operation 448 'getelementptr' 'state_matrix_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%state_matrix_addr_83 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 79" [Chacha/chacha.cpp:520]   --->   Operation 449 'getelementptr' 'state_matrix_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%state_matrix_addr_84 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 80" [Chacha/chacha.cpp:520]   --->   Operation 450 'getelementptr' 'state_matrix_addr_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%state_matrix_addr_85 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 81" [Chacha/chacha.cpp:520]   --->   Operation 451 'getelementptr' 'state_matrix_addr_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%state_matrix_addr_86 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 82" [Chacha/chacha.cpp:520]   --->   Operation 452 'getelementptr' 'state_matrix_addr_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%state_matrix_addr_87 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 83" [Chacha/chacha.cpp:520]   --->   Operation 453 'getelementptr' 'state_matrix_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%state_matrix_addr_88 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 84" [Chacha/chacha.cpp:520]   --->   Operation 454 'getelementptr' 'state_matrix_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%state_matrix_addr_89 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 85" [Chacha/chacha.cpp:520]   --->   Operation 455 'getelementptr' 'state_matrix_addr_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%state_matrix_addr_90 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 86" [Chacha/chacha.cpp:520]   --->   Operation 456 'getelementptr' 'state_matrix_addr_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%state_matrix_addr_91 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 87" [Chacha/chacha.cpp:520]   --->   Operation 457 'getelementptr' 'state_matrix_addr_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%state_matrix_addr_92 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 88" [Chacha/chacha.cpp:520]   --->   Operation 458 'getelementptr' 'state_matrix_addr_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%state_matrix_addr_93 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 89" [Chacha/chacha.cpp:520]   --->   Operation 459 'getelementptr' 'state_matrix_addr_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%state_matrix_addr_94 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 90" [Chacha/chacha.cpp:520]   --->   Operation 460 'getelementptr' 'state_matrix_addr_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%state_matrix_addr_95 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 91" [Chacha/chacha.cpp:520]   --->   Operation 461 'getelementptr' 'state_matrix_addr_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%state_matrix_addr_96 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 92" [Chacha/chacha.cpp:520]   --->   Operation 462 'getelementptr' 'state_matrix_addr_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%state_matrix_addr_97 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 93" [Chacha/chacha.cpp:520]   --->   Operation 463 'getelementptr' 'state_matrix_addr_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%state_matrix_addr_98 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 94" [Chacha/chacha.cpp:520]   --->   Operation 464 'getelementptr' 'state_matrix_addr_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%state_matrix_addr_99 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 95" [Chacha/chacha.cpp:520]   --->   Operation 465 'getelementptr' 'state_matrix_addr_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%state_matrix_addr_100 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 96" [Chacha/chacha.cpp:520]   --->   Operation 466 'getelementptr' 'state_matrix_addr_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%state_matrix_addr_101 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 97" [Chacha/chacha.cpp:520]   --->   Operation 467 'getelementptr' 'state_matrix_addr_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%state_matrix_addr_102 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 98" [Chacha/chacha.cpp:520]   --->   Operation 468 'getelementptr' 'state_matrix_addr_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%state_matrix_addr_103 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 99" [Chacha/chacha.cpp:520]   --->   Operation 469 'getelementptr' 'state_matrix_addr_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%state_matrix_addr_104 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 100" [Chacha/chacha.cpp:520]   --->   Operation 470 'getelementptr' 'state_matrix_addr_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%state_matrix_addr_105 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 101" [Chacha/chacha.cpp:520]   --->   Operation 471 'getelementptr' 'state_matrix_addr_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%state_matrix_addr_106 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 102" [Chacha/chacha.cpp:520]   --->   Operation 472 'getelementptr' 'state_matrix_addr_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%state_matrix_addr_107 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 103" [Chacha/chacha.cpp:520]   --->   Operation 473 'getelementptr' 'state_matrix_addr_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%state_matrix_addr_108 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 104" [Chacha/chacha.cpp:520]   --->   Operation 474 'getelementptr' 'state_matrix_addr_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%state_matrix_addr_109 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 105" [Chacha/chacha.cpp:520]   --->   Operation 475 'getelementptr' 'state_matrix_addr_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%state_matrix_addr_110 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 106" [Chacha/chacha.cpp:520]   --->   Operation 476 'getelementptr' 'state_matrix_addr_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%state_matrix_addr_111 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 107" [Chacha/chacha.cpp:520]   --->   Operation 477 'getelementptr' 'state_matrix_addr_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%state_matrix_addr_112 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 108" [Chacha/chacha.cpp:520]   --->   Operation 478 'getelementptr' 'state_matrix_addr_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%state_matrix_addr_113 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 109" [Chacha/chacha.cpp:520]   --->   Operation 479 'getelementptr' 'state_matrix_addr_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%state_matrix_addr_114 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 110" [Chacha/chacha.cpp:520]   --->   Operation 480 'getelementptr' 'state_matrix_addr_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%state_matrix_addr_115 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 111" [Chacha/chacha.cpp:520]   --->   Operation 481 'getelementptr' 'state_matrix_addr_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%state_matrix_addr_116 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 112" [Chacha/chacha.cpp:520]   --->   Operation 482 'getelementptr' 'state_matrix_addr_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%state_matrix_addr_117 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 113" [Chacha/chacha.cpp:520]   --->   Operation 483 'getelementptr' 'state_matrix_addr_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%state_matrix_addr_118 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 114" [Chacha/chacha.cpp:520]   --->   Operation 484 'getelementptr' 'state_matrix_addr_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%state_matrix_addr_119 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 115" [Chacha/chacha.cpp:520]   --->   Operation 485 'getelementptr' 'state_matrix_addr_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%state_matrix_addr_120 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 116" [Chacha/chacha.cpp:520]   --->   Operation 486 'getelementptr' 'state_matrix_addr_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%state_matrix_addr_121 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 117" [Chacha/chacha.cpp:520]   --->   Operation 487 'getelementptr' 'state_matrix_addr_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%state_matrix_addr_122 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 118" [Chacha/chacha.cpp:520]   --->   Operation 488 'getelementptr' 'state_matrix_addr_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%state_matrix_addr_123 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 119" [Chacha/chacha.cpp:520]   --->   Operation 489 'getelementptr' 'state_matrix_addr_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%state_matrix_addr_124 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 120" [Chacha/chacha.cpp:520]   --->   Operation 490 'getelementptr' 'state_matrix_addr_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%state_matrix_addr_125 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 121" [Chacha/chacha.cpp:520]   --->   Operation 491 'getelementptr' 'state_matrix_addr_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%state_matrix_addr_126 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 122" [Chacha/chacha.cpp:520]   --->   Operation 492 'getelementptr' 'state_matrix_addr_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%state_matrix_addr_127 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 123" [Chacha/chacha.cpp:520]   --->   Operation 493 'getelementptr' 'state_matrix_addr_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%state_matrix_addr_128 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 124" [Chacha/chacha.cpp:520]   --->   Operation 494 'getelementptr' 'state_matrix_addr_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%state_matrix_addr_129 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 125" [Chacha/chacha.cpp:520]   --->   Operation 495 'getelementptr' 'state_matrix_addr_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%state_matrix_addr_130 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 126" [Chacha/chacha.cpp:520]   --->   Operation 496 'getelementptr' 'state_matrix_addr_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%state_matrix_addr_131 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 127" [Chacha/chacha.cpp:520]   --->   Operation 497 'getelementptr' 'state_matrix_addr_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%state_matrix_addr_132 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 128" [Chacha/chacha.cpp:520]   --->   Operation 498 'getelementptr' 'state_matrix_addr_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%state_matrix_addr_133 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 129" [Chacha/chacha.cpp:520]   --->   Operation 499 'getelementptr' 'state_matrix_addr_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%state_matrix_addr_134 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 130" [Chacha/chacha.cpp:520]   --->   Operation 500 'getelementptr' 'state_matrix_addr_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%state_matrix_addr_135 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 131" [Chacha/chacha.cpp:520]   --->   Operation 501 'getelementptr' 'state_matrix_addr_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%state_matrix_addr_136 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 132" [Chacha/chacha.cpp:520]   --->   Operation 502 'getelementptr' 'state_matrix_addr_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%state_matrix_addr_137 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 133" [Chacha/chacha.cpp:520]   --->   Operation 503 'getelementptr' 'state_matrix_addr_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%state_matrix_addr_138 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 134" [Chacha/chacha.cpp:520]   --->   Operation 504 'getelementptr' 'state_matrix_addr_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%state_matrix_addr_139 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 135" [Chacha/chacha.cpp:520]   --->   Operation 505 'getelementptr' 'state_matrix_addr_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%state_matrix_addr_140 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 136" [Chacha/chacha.cpp:520]   --->   Operation 506 'getelementptr' 'state_matrix_addr_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%state_matrix_addr_141 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 137" [Chacha/chacha.cpp:520]   --->   Operation 507 'getelementptr' 'state_matrix_addr_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%state_matrix_addr_142 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 138" [Chacha/chacha.cpp:520]   --->   Operation 508 'getelementptr' 'state_matrix_addr_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%state_matrix_addr_143 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 139" [Chacha/chacha.cpp:520]   --->   Operation 509 'getelementptr' 'state_matrix_addr_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%state_matrix_addr_144 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 140" [Chacha/chacha.cpp:520]   --->   Operation 510 'getelementptr' 'state_matrix_addr_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%state_matrix_addr_145 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 141" [Chacha/chacha.cpp:520]   --->   Operation 511 'getelementptr' 'state_matrix_addr_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%state_matrix_addr_146 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 142" [Chacha/chacha.cpp:520]   --->   Operation 512 'getelementptr' 'state_matrix_addr_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%state_matrix_addr_147 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 143" [Chacha/chacha.cpp:520]   --->   Operation 513 'getelementptr' 'state_matrix_addr_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%key_arr = alloca [64 x i8], align 1"   --->   Operation 514 'alloca' 'key_arr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%nonce_arr = alloca [24 x i8], align 1"   --->   Operation 515 'alloca' 'nonce_arr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%copy_state_matrix = alloca [144 x i8], align 1" [Chacha/chacha.cpp:557]   --->   Operation 516 'alloca' 'copy_state_matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:457]   --->   Operation 517 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:466]   --->   Operation 518 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_25 ]"   --->   Operation 519 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.77ns)   --->   "%icmp_ln466 = icmp eq i10 %i_0, -274" [Chacha/chacha.cpp:466]   --->   Operation 520 'icmp' 'icmp_ln466' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 750, i64 750, i64 750)"   --->   Operation 521 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [Chacha/chacha.cpp:466]   --->   Operation 522 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln466, label %.preheader42.preheader, label %hls_label_25" [Chacha/chacha.cpp:466]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [Chacha/chacha.cpp:466]   --->   Operation 524 'specregionbegin' 'tmp' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:467]   --->   Operation 525 'specpipeline' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (3.63ns)   --->   "%empty_67 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_V_data, i1* %input_V_last_V)" [Chacha/chacha.cpp:468]   --->   Operation 526 'read' 'empty_67' <Predicate = (!icmp_ln466)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i8, i1 } %empty_67, 0" [Chacha/chacha.cpp:468]   --->   Operation 527 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln469 = zext i10 %i_0 to i64" [Chacha/chacha.cpp:469]   --->   Operation 528 'zext' 'zext_ln469' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr inbounds [750 x i8]* %plaintext, i64 0, i64 %zext_ln469" [Chacha/chacha.cpp:469]   --->   Operation 529 'getelementptr' 'plaintext_addr' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (3.25ns)   --->   "store i8 %tmp_data, i8* %plaintext_addr, align 1" [Chacha/chacha.cpp:469]   --->   Operation 530 'store' <Predicate = (!icmp_ln466)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)" [Chacha/chacha.cpp:470]   --->   Operation 531 'specregionend' 'empty_68' <Predicate = (!icmp_ln466)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:466]   --->   Operation 532 'br' <Predicate = (!icmp_ln466)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 533 [1/1] (1.76ns)   --->   "br label %.preheader42" [Chacha/chacha.cpp:472]   --->   Operation 533 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.87>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_13, %hls_label_26 ], [ 0, %.preheader42.preheader ]"   --->   Operation 534 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (1.48ns)   --->   "%icmp_ln472 = icmp eq i7 %i1_0, -64" [Chacha/chacha.cpp:472]   --->   Operation 535 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 536 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (1.87ns)   --->   "%i_13 = add i7 %i1_0, 1" [Chacha/chacha.cpp:472]   --->   Operation 537 'add' 'i_13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader41.preheader, label %hls_label_26" [Chacha/chacha.cpp:472]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.95>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [Chacha/chacha.cpp:472]   --->   Operation 539 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:473]   --->   Operation 540 'specpipeline' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 541 [1/1] (3.63ns)   --->   "%empty_70 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_V_data, i1* %input_V_last_V)" [Chacha/chacha.cpp:474]   --->   Operation 541 'read' 'empty_70' <Predicate = (!icmp_ln472)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i8, i1 } %empty_70, 0" [Chacha/chacha.cpp:474]   --->   Operation 542 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i7 %i1_0 to i64" [Chacha/chacha.cpp:475]   --->   Operation 543 'zext' 'zext_ln475' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%key_addr = getelementptr inbounds [64 x i8]* %key, i64 0, i64 %zext_ln475" [Chacha/chacha.cpp:475]   --->   Operation 544 'getelementptr' 'key_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 545 [1/1] (2.32ns)   --->   "store i8 %tmp_data_1, i8* %key_addr, align 1" [Chacha/chacha.cpp:475]   --->   Operation 545 'store' <Predicate = (!icmp_ln472)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_s)" [Chacha/chacha.cpp:476]   --->   Operation 546 'specregionend' 'empty_71' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "br label %.preheader42" [Chacha/chacha.cpp:472]   --->   Operation 547 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 548 [1/1] (1.76ns)   --->   "br label %.preheader41" [Chacha/chacha.cpp:478]   --->   Operation 548 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.78>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ %i_17, %hls_label_27 ], [ 0, %.preheader41.preheader ]"   --->   Operation 549 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (1.36ns)   --->   "%icmp_ln478 = icmp eq i5 %i2_0, -8" [Chacha/chacha.cpp:478]   --->   Operation 550 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 551 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (1.78ns)   --->   "%i_17 = add i5 %i2_0, 1" [Chacha/chacha.cpp:478]   --->   Operation 552 'add' 'i_17' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %icmp_ln478, label %.preheader40.preheader, label %hls_label_27" [Chacha/chacha.cpp:478]   --->   Operation 553 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 5.95>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [Chacha/chacha.cpp:478]   --->   Operation 554 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:479]   --->   Operation 555 'specpipeline' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (3.63ns)   --->   "%empty_73 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_V_data, i1* %input_V_last_V)" [Chacha/chacha.cpp:480]   --->   Operation 556 'read' 'empty_73' <Predicate = (!icmp_ln478)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { i8, i1 } %empty_73, 0" [Chacha/chacha.cpp:480]   --->   Operation 557 'extractvalue' 'tmp_data_2' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i5 %i2_0 to i64" [Chacha/chacha.cpp:481]   --->   Operation 558 'zext' 'zext_ln481' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%nonce_addr = getelementptr inbounds [24 x i8]* %nonce, i64 0, i64 %zext_ln481" [Chacha/chacha.cpp:481]   --->   Operation 559 'getelementptr' 'nonce_addr' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (2.32ns)   --->   "store i8 %tmp_data_2, i8* %nonce_addr, align 1" [Chacha/chacha.cpp:481]   --->   Operation 560 'store' <Predicate = (!icmp_ln478)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_6)" [Chacha/chacha.cpp:482]   --->   Operation 561 'specregionend' 'empty_74' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "br label %.preheader41" [Chacha/chacha.cpp:478]   --->   Operation 562 'br' <Predicate = (!icmp_ln478)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 563 [1/1] (1.76ns)   --->   "br label %.preheader40" [Chacha/chacha.cpp:484]   --->   Operation 563 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 7> <Delay = 1.73>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_21, %hls_label_28 ], [ 0, %.preheader40.preheader ]"   --->   Operation 564 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (1.30ns)   --->   "%icmp_ln484 = icmp eq i4 %i3_0, -8" [Chacha/chacha.cpp:484]   --->   Operation 565 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 566 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] (1.73ns)   --->   "%i_21 = add i4 %i3_0, 1" [Chacha/chacha.cpp:484]   --->   Operation 567 'add' 'i_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %.preheader206.preheader, label %hls_label_28" [Chacha/chacha.cpp:484]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 5.95>
ST_12 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [Chacha/chacha.cpp:484]   --->   Operation 569 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:485]   --->   Operation 570 'specpipeline' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (3.63ns)   --->   "%empty_76 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_V_data, i1* %input_V_last_V)" [Chacha/chacha.cpp:486]   --->   Operation 571 'read' 'empty_76' <Predicate = (!icmp_ln484)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_data_3 = extractvalue { i8, i1 } %empty_76, 0" [Chacha/chacha.cpp:486]   --->   Operation 572 'extractvalue' 'tmp_data_3' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i4 %i3_0 to i64" [Chacha/chacha.cpp:487]   --->   Operation 573 'zext' 'zext_ln487' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%counter_addr = getelementptr inbounds [8 x i8]* %counter, i64 0, i64 %zext_ln487" [Chacha/chacha.cpp:487]   --->   Operation 574 'getelementptr' 'counter_addr' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (2.32ns)   --->   "store i8 %tmp_data_3, i8* %counter_addr, align 1" [Chacha/chacha.cpp:487]   --->   Operation 575 'store' <Predicate = (!icmp_ln484)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_7)" [Chacha/chacha.cpp:488]   --->   Operation 576 'specregionend' 'empty_77' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "br label %.preheader40" [Chacha/chacha.cpp:484]   --->   Operation 577 'br' <Predicate = (!icmp_ln484)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.76>
ST_13 : Operation 578 [1/1] (1.76ns)   --->   "br label %.preheader206" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 578 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 9> <Delay = 8.01>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%counter_val_arr_0 = phi i32 [ %p_Val2_42, %hls_label_7 ], [ 0, %.preheader206.preheader ]"   --->   Operation 579 'phi' 'counter_val_arr_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_22, %hls_label_7 ], [ 0, %.preheader206.preheader ]"   --->   Operation 580 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (1.30ns)   --->   "%icmp_ln214 = icmp eq i4 %i_0_i, -8" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 581 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 582 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 582 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 583 [1/1] (1.73ns)   --->   "%i_22 = add i4 %i_0_i, 1" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 583 'add' 'i_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln214, label %convert_hex_to_decimal_hw.exit, label %hls_label_7" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (1.73ns)   --->   "%sub_ln223 = sub i4 7, %i_0_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 585 'sub' 'sub_ln223' <Predicate = (!icmp_ln214)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i4 %sub_ln223 to i32" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 586 'zext' 'zext_ln223' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_14 : Operation 587 [6/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 587 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.28>
ST_15 : Operation 588 [5/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 588 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 6.28>
ST_16 : Operation 589 [4/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 589 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 6.28>
ST_17 : Operation 590 [3/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 590 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.28>
ST_18 : Operation 591 [2/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 591 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 14> <Delay = 6.28>
ST_19 : Operation 592 [1/6] (6.28ns)   --->   "%y_assign = sitofp i32 %zext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 592 'sitodp' 'y_assign' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 15> <Delay = 8.25>
ST_20 : Operation 593 [26/26] (8.25ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 593 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 594 [25/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 594 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 595 [24/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 595 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 596 [23/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 596 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 597 [22/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 597 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 598 [21/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 598 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 599 [20/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 599 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %i_0_i to i64" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 600 'zext' 'zext_ln217' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_27 : Operation 601 [1/1] (0.00ns)   --->   "%counter_addr_2 = getelementptr [8 x i8]* %counter, i64 0, i64 %zext_ln217" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 601 'getelementptr' 'counter_addr_2' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_27 : Operation 602 [2/2] (2.32ns)   --->   "%counter_load_1 = load i8* %counter_addr_2, align 1" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 602 'load' 'counter_load_1' <Predicate = (!icmp_ln214)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_27 : Operation 603 [19/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 603 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 23> <Delay = 8.75>
ST_28 : Operation 604 [1/2] (2.32ns)   --->   "%counter_load_1 = load i8* %counter_addr_2, align 1" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 604 'load' 'counter_load_1' <Predicate = (!icmp_ln214)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_28 : Operation 605 [1/1] (1.55ns)   --->   "%icmp_ln217 = icmp sgt i8 %counter_load_1, 47" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 605 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln214)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 606 [1/1] (1.55ns)   --->   "%icmp_ln217_1 = icmp slt i8 %counter_load_1, 58" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 606 'icmp' 'icmp_ln217_1' <Predicate = (!icmp_ln214)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%and_ln217 = and i1 %icmp_ln217, %icmp_ln217_1" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 607 'and' 'and_ln217' <Predicate = (!icmp_ln214)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i8 %counter_load_1 to i9" [Chacha/chacha.cpp:218->Chacha/chacha.cpp:515]   --->   Operation 608 'zext' 'zext_ln218' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (1.91ns)   --->   "%val = add i9 -48, %zext_ln218" [Chacha/chacha.cpp:218->Chacha/chacha.cpp:515]   --->   Operation 609 'add' 'val' <Predicate = (!icmp_ln214)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i8 %counter_load_1 to i9" [Chacha/chacha.cpp:221->Chacha/chacha.cpp:515]   --->   Operation 610 'sext' 'sext_ln221' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_28 : Operation 611 [1/1] (1.91ns)   --->   "%val_1 = add i9 -87, %sext_ln221" [Chacha/chacha.cpp:221->Chacha/chacha.cpp:515]   --->   Operation 611 'add' 'val_1' <Predicate = (!icmp_ln214)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 612 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_2 = select i1 %and_ln217, i9 %val, i9 %val_1" [Chacha/chacha.cpp:217->Chacha/chacha.cpp:515]   --->   Operation 612 'select' 'val_2' <Predicate = (!icmp_ln214)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 613 [18/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 613 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 8.75>
ST_29 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i9 %val_2 to i32" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 614 'sext' 'sext_ln223' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_29 : Operation 615 [6/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 615 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 616 [17/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 616 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 8.75>
ST_30 : Operation 617 [5/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 617 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 618 [16/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 618 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 26> <Delay = 8.75>
ST_31 : Operation 619 [4/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 619 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 620 [15/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 620 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 8.75>
ST_32 : Operation 621 [3/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 621 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 622 [14/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 622 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 8.75>
ST_33 : Operation 623 [2/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 623 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 624 [13/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 624 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 8.75>
ST_34 : Operation 625 [1/6] (6.28ns)   --->   "%tmp_i = sitofp i32 %sext_ln223 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 625 'sitodp' 'tmp_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 626 [12/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 626 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 8.75>
ST_35 : Operation 627 [11/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 627 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 8.75>
ST_36 : Operation 628 [10/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 628 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 8.75>
ST_37 : Operation 629 [9/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 629 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 8.75>
ST_38 : Operation 630 [8/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 630 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 8.75>
ST_39 : Operation 631 [7/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 631 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 8.75>
ST_40 : Operation 632 [6/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 632 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 8.75>
ST_41 : Operation 633 [5/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 633 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 37> <Delay = 8.75>
ST_42 : Operation 634 [4/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 634 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 38> <Delay = 8.75>
ST_43 : Operation 635 [3/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 635 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 39> <Delay = 8.75>
ST_44 : Operation 636 [2/26] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 636 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 40> <Delay = 5.31>
ST_45 : Operation 637 [1/26] (5.31ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 637 'call' 'tmp_i_i' <Predicate = (!icmp_ln214)> <Delay = 5.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 41> <Delay = 7.78>
ST_46 : Operation 638 [6/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 638 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 639 [6/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 639 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 42> <Delay = 7.78>
ST_47 : Operation 640 [5/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 640 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 641 [5/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 641 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 43> <Delay = 7.78>
ST_48 : Operation 642 [4/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 642 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 643 [4/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 643 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 44> <Delay = 7.78>
ST_49 : Operation 644 [3/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 644 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 645 [3/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 645 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 45> <Delay = 7.78>
ST_50 : Operation 646 [2/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 646 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 647 [2/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 647 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 46> <Delay = 7.78>
ST_51 : Operation 648 [1/6] (7.78ns)   --->   "%tmp_i_79 = fmul double %tmp_i, %tmp_i_i" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 648 'dmul' 'tmp_i_79' <Predicate = (!icmp_ln214)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 649 [1/6] (6.28ns)   --->   "%tmp_4_i = sitofp i32 %counter_val_arr_0 to double" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 649 'sitodp' 'tmp_4_i' <Predicate = (!icmp_ln214)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 47> <Delay = 8.23>
ST_52 : Operation 650 [5/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_4_i, %tmp_i_79" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 650 'dadd' 'x_assign' <Predicate = (!icmp_ln214)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 8.23>
ST_53 : Operation 651 [4/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_4_i, %tmp_i_79" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 651 'dadd' 'x_assign' <Predicate = (!icmp_ln214)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 8.23>
ST_54 : Operation 652 [3/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_4_i, %tmp_i_79" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 652 'dadd' 'x_assign' <Predicate = (!icmp_ln214)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 8.23>
ST_55 : Operation 653 [2/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_4_i, %tmp_i_79" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 653 'dadd' 'x_assign' <Predicate = (!icmp_ln214)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 8.23>
ST_56 : Operation 654 [1/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_4_i, %tmp_i_79" [Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 654 'dadd' 'x_assign' <Predicate = (!icmp_ln214)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 6.94>
ST_57 : Operation 655 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 655 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 656 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 657 'partselect' 'tmp_V' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 658 'trunc' 'tmp_V_2' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 659 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_2, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 659 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 660 'zext' 'zext_ln682' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 661 'zext' 'zext_ln502' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 662 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 662 'add' 'add_ln502' <Predicate = (!icmp_ln214)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 663 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 663 'bitselect' 'isNeg' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 664 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 664 'sub' 'sub_ln1311' <Predicate = (!icmp_ln214)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 665 'sext' 'sext_ln1311' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 666 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 666 'select' 'ush' <Predicate = (!icmp_ln214)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 667 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i137" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 668 'zext' 'zext_ln1287' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_3 to i54" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 669 'zext' 'zext_ln1285' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 670 'lshr' 'r_V' <Predicate = (!icmp_ln214)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%r_V_19 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 671 'shl' 'r_V_19' <Predicate = (!icmp_ln214)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 672 'bitselect' 'tmp_15' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln662 = zext i1 %tmp_15 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 673 'zext' 'zext_ln662' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_19, i32 53, i32 84)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 674 'partselect' 'tmp_10' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_57 : Operation 675 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_41 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_10" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 675 'select' 'p_Val2_41' <Predicate = (!icmp_ln214)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 53> <Delay = 3.25>
ST_58 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 676 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_58 : Operation 677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:215->Chacha/chacha.cpp:515]   --->   Operation 677 'specpipeline' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_58 : Operation 678 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_41" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 678 'sub' 'result_V_1' <Predicate = (!icmp_ln214 & p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 679 [1/1] (0.69ns)   --->   "%p_Val2_42 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_41" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515]   --->   Operation 679 'select' 'p_Val2_42' <Predicate = (!icmp_ln214)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 680 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3_i)" [Chacha/chacha.cpp:224->Chacha/chacha.cpp:515]   --->   Operation 680 'specregionend' 'empty_80' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_58 : Operation 681 [1/1] (0.00ns)   --->   "br label %.preheader206" [Chacha/chacha.cpp:214->Chacha/chacha.cpp:515]   --->   Operation 681 'br' <Predicate = (!icmp_ln214)> <Delay = 0.00>

State 59 <SV = 10> <Delay = 2.55>
ST_59 : Operation 682 [1/1] (2.55ns)   --->   "%add_ln519 = add i32 %counter_val_arr_0, 6" [Chacha/chacha.cpp:519]   --->   Operation 682 'add' 'add_ln519' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 683 [1/1] (1.76ns)   --->   "br label %2" [Chacha/chacha.cpp:519]   --->   Operation 683 'br' <Predicate = true> <Delay = 1.76>

State 60 <SV = 11> <Delay = 3.45>
ST_60 : Operation 684 [1/1] (0.00ns)   --->   "%arr1_0 = phi i32 [ %counter_val_arr_0, %convert_hex_to_decimal_hw.exit ], [ %counter_val_1, %11 ]"   --->   Operation 684 'phi' 'arr1_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 685 [1/1] (0.00ns)   --->   "%a_0 = phi i3 [ 0, %convert_hex_to_decimal_hw.exit ], [ %a, %11 ]"   --->   Operation 685 'phi' 'a_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 686 [1/1] (2.47ns)   --->   "%icmp_ln519 = icmp eq i32 %arr1_0, %add_ln519" [Chacha/chacha.cpp:519]   --->   Operation 686 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 687 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 687 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 688 [1/1] (1.65ns)   --->   "%a = add i3 %a_0, 1" [Chacha/chacha.cpp:519]   --->   Operation 688 'add' 'a' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 689 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %.preheader30.preheader, label %3" [Chacha/chacha.cpp:519]   --->   Operation 689 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 690 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr, align 16" [Chacha/chacha.cpp:520]   --->   Operation 690 'store' <Predicate = (!icmp_ln519)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_60 : Operation 691 [1/1] (3.25ns)   --->   "store i8 49, i8* %state_matrix_addr_5, align 1" [Chacha/chacha.cpp:520]   --->   Operation 691 'store' <Predicate = (!icmp_ln519)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_60 : Operation 692 [1/1] (0.00ns)   --->   "%bin_arr_2_3_1 = alloca i8"   --->   Operation 692 'alloca' 'bin_arr_2_3_1' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 693 [1/1] (0.00ns)   --->   "%bin_arr_1_0_021 = alloca i6"   --->   Operation 693 'alloca' 'bin_arr_1_0_021' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 694 [1/1] (0.00ns)   --->   "%bin_arr_1_1_022 = alloca i6"   --->   Operation 694 'alloca' 'bin_arr_1_1_022' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 695 [1/1] (0.00ns)   --->   "%bin_arr_1_2_023 = alloca i6"   --->   Operation 695 'alloca' 'bin_arr_1_2_023' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 696 [1/1] (0.00ns)   --->   "%bin_arr_1_3_024 = alloca i6"   --->   Operation 696 'alloca' 'bin_arr_1_3_024' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 697 [1/1] (0.00ns)   --->   "%bin_arr_2_0_1 = alloca i8"   --->   Operation 697 'alloca' 'bin_arr_2_0_1' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 698 [1/1] (0.00ns)   --->   "%bin_arr_2_1_1 = alloca i8"   --->   Operation 698 'alloca' 'bin_arr_2_1_1' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 699 [1/1] (0.00ns)   --->   "%bin_arr_2_2_1 = alloca i8"   --->   Operation 699 'alloca' 'bin_arr_2_2_1' <Predicate = (icmp_ln519)> <Delay = 0.00>
ST_60 : Operation 700 [1/1] (1.76ns)   --->   "br label %.preheader30" [Chacha/chacha.cpp:599]   --->   Operation 700 'br' <Predicate = (icmp_ln519)> <Delay = 1.76>

State 61 <SV = 12> <Delay = 3.25>
ST_61 : Operation 701 [1/1] (3.25ns)   --->   "store i8 55, i8* %state_matrix_addr_6, align 2" [Chacha/chacha.cpp:520]   --->   Operation 701 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_61 : Operation 702 [1/1] (3.25ns)   --->   "store i8 48, i8* %state_matrix_addr_7, align 1" [Chacha/chacha.cpp:520]   --->   Operation 702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 62 <SV = 13> <Delay = 3.25>
ST_62 : Operation 703 [1/1] (3.25ns)   --->   "store i8 55, i8* %state_matrix_addr_8, align 4" [Chacha/chacha.cpp:520]   --->   Operation 703 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_62 : Operation 704 [1/1] (3.25ns)   --->   "store i8 56, i8* %state_matrix_addr_9, align 1" [Chacha/chacha.cpp:520]   --->   Operation 704 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 63 <SV = 14> <Delay = 3.25>
ST_63 : Operation 705 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_10, align 2" [Chacha/chacha.cpp:520]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_63 : Operation 706 [1/1] (3.25ns)   --->   "store i8 53, i8* %state_matrix_addr_11, align 1" [Chacha/chacha.cpp:520]   --->   Operation 706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 64 <SV = 15> <Delay = 3.25>
ST_64 : Operation 707 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_12, align 8" [Chacha/chacha.cpp:520]   --->   Operation 707 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_64 : Operation 708 [1/1] (3.25ns)   --->   "store i8 51, i8* %state_matrix_addr_13, align 1" [Chacha/chacha.cpp:520]   --->   Operation 708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 65 <SV = 16> <Delay = 3.25>
ST_65 : Operation 709 [1/1] (3.25ns)   --->   "store i8 51, i8* %state_matrix_addr_14, align 1" [Chacha/chacha.cpp:520]   --->   Operation 709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_65 : Operation 710 [1/1] (3.25ns)   --->   "store i8 50, i8* %state_matrix_addr_15, align 1" [Chacha/chacha.cpp:520]   --->   Operation 710 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 66 <SV = 17> <Delay = 3.25>
ST_66 : Operation 711 [1/1] (3.25ns)   --->   "store i8 48, i8* %state_matrix_addr_16, align 1" [Chacha/chacha.cpp:520]   --->   Operation 711 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_66 : Operation 712 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_17, align 1" [Chacha/chacha.cpp:520]   --->   Operation 712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 67 <SV = 18> <Delay = 3.25>
ST_67 : Operation 713 [1/1] (3.25ns)   --->   "store i8 52, i8* %state_matrix_addr_18, align 1" [Chacha/chacha.cpp:520]   --->   Operation 713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_67 : Operation 714 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_19, align 1" [Chacha/chacha.cpp:520]   --->   Operation 714 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 68 <SV = 19> <Delay = 3.25>
ST_68 : Operation 715 [1/1] (3.25ns)   --->   "store i8 101, i8* %state_matrix_addr_20, align 1" [Chacha/chacha.cpp:520]   --->   Operation 715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_68 : Operation 716 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_21, align 1" [Chacha/chacha.cpp:520]   --->   Operation 716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 69 <SV = 20> <Delay = 3.25>
ST_69 : Operation 717 [1/1] (3.25ns)   --->   "store i8 55, i8* %state_matrix_addr_22, align 2" [Chacha/chacha.cpp:520]   --->   Operation 717 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_69 : Operation 718 [1/1] (3.25ns)   --->   "store i8 57, i8* %state_matrix_addr_23, align 1" [Chacha/chacha.cpp:520]   --->   Operation 718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 70 <SV = 21> <Delay = 3.25>
ST_70 : Operation 719 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_24, align 2" [Chacha/chacha.cpp:520]   --->   Operation 719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_70 : Operation 720 [1/1] (3.25ns)   --->   "store i8 50, i8* %state_matrix_addr_25, align 1" [Chacha/chacha.cpp:520]   --->   Operation 720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 71 <SV = 22> <Delay = 3.25>
ST_71 : Operation 721 [1/1] (3.25ns)   --->   "store i8 50, i8* %state_matrix_addr_26, align 2" [Chacha/chacha.cpp:520]   --->   Operation 721 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_71 : Operation 722 [1/1] (3.25ns)   --->   "store i8 100, i8* %state_matrix_addr_27, align 1" [Chacha/chacha.cpp:520]   --->   Operation 722 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 72 <SV = 23> <Delay = 3.25>
ST_72 : Operation 723 [1/1] (3.25ns)   --->   "store i8 51, i8* %state_matrix_addr_28, align 2" [Chacha/chacha.cpp:520]   --->   Operation 723 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_72 : Operation 724 [1/1] (3.25ns)   --->   "store i8 50, i8* %state_matrix_addr_29, align 1" [Chacha/chacha.cpp:520]   --->   Operation 724 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 73 <SV = 24> <Delay = 3.25>
ST_73 : Operation 725 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_30, align 2" [Chacha/chacha.cpp:520]   --->   Operation 725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_73 : Operation 726 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_31, align 1" [Chacha/chacha.cpp:520]   --->   Operation 726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 74 <SV = 25> <Delay = 3.25>
ST_74 : Operation 727 [1/1] (3.25ns)   --->   "store i8 98, i8* %state_matrix_addr_32, align 1" [Chacha/chacha.cpp:520]   --->   Operation 727 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_74 : Operation 728 [1/1] (3.25ns)   --->   "store i8 50, i8* %state_matrix_addr_33, align 1" [Chacha/chacha.cpp:520]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 75 <SV = 26> <Delay = 3.25>
ST_75 : Operation 729 [1/1] (3.25ns)   --->   "store i8 48, i8* %state_matrix_addr_34, align 1" [Chacha/chacha.cpp:520]   --->   Operation 729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_75 : Operation 730 [1/1] (3.25ns)   --->   "store i8 54, i8* %state_matrix_addr_35, align 1" [Chacha/chacha.cpp:520]   --->   Operation 730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 76 <SV = 27> <Delay = 3.25>
ST_76 : Operation 731 [1/1] (3.25ns)   --->   "store i8 53, i8* %state_matrix_addr_36, align 1" [Chacha/chacha.cpp:520]   --->   Operation 731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_76 : Operation 732 [1/1] (3.25ns)   --->   "store i8 55, i8* %state_matrix_addr_37, align 1" [Chacha/chacha.cpp:520]   --->   Operation 732 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 77 <SV = 28> <Delay = 3.25>
ST_77 : Operation 733 [1/1] (3.25ns)   --->   "store i8 52, i8* %state_matrix_addr_38, align 1" [Chacha/chacha.cpp:520]   --->   Operation 733 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_77 : Operation 734 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_39, align 1" [Chacha/chacha.cpp:520]   --->   Operation 734 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 78 <SV = 29> <Delay = 3.25>
ST_78 : Operation 735 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_40, align 4" [Chacha/chacha.cpp:520]   --->   Operation 735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_78 : Operation 736 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_41, align 1" [Chacha/chacha.cpp:520]   --->   Operation 736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 79 <SV = 30> <Delay = 3.25>
ST_79 : Operation 737 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_42, align 2" [Chacha/chacha.cpp:520]   --->   Operation 737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_79 : Operation 738 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_43, align 1" [Chacha/chacha.cpp:520]   --->   Operation 738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 80 <SV = 31> <Delay = 3.25>
ST_80 : Operation 739 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_44, align 4" [Chacha/chacha.cpp:520]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_80 : Operation 740 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_45, align 1" [Chacha/chacha.cpp:520]   --->   Operation 740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 81 <SV = 32> <Delay = 3.25>
ST_81 : Operation 741 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_46, align 2" [Chacha/chacha.cpp:520]   --->   Operation 741 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_81 : Operation 742 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_47, align 1" [Chacha/chacha.cpp:520]   --->   Operation 742 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 82 <SV = 33> <Delay = 3.25>
ST_82 : Operation 743 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_48, align 4" [Chacha/chacha.cpp:520]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_82 : Operation 744 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_49, align 1" [Chacha/chacha.cpp:520]   --->   Operation 744 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 83 <SV = 34> <Delay = 3.25>
ST_83 : Operation 745 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_50, align 1" [Chacha/chacha.cpp:520]   --->   Operation 745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_83 : Operation 746 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_51, align 1" [Chacha/chacha.cpp:520]   --->   Operation 746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 84 <SV = 35> <Delay = 3.25>
ST_84 : Operation 747 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_52, align 1" [Chacha/chacha.cpp:520]   --->   Operation 747 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_84 : Operation 748 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_53, align 1" [Chacha/chacha.cpp:520]   --->   Operation 748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 85 <SV = 36> <Delay = 3.25>
ST_85 : Operation 749 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_54, align 1" [Chacha/chacha.cpp:520]   --->   Operation 749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_85 : Operation 750 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_55, align 1" [Chacha/chacha.cpp:520]   --->   Operation 750 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 86 <SV = 37> <Delay = 3.25>
ST_86 : Operation 751 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_56, align 1" [Chacha/chacha.cpp:520]   --->   Operation 751 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_86 : Operation 752 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_57, align 1" [Chacha/chacha.cpp:520]   --->   Operation 752 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 87 <SV = 38> <Delay = 3.25>
ST_87 : Operation 753 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_58, align 2" [Chacha/chacha.cpp:520]   --->   Operation 753 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_87 : Operation 754 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_59, align 1" [Chacha/chacha.cpp:520]   --->   Operation 754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 88 <SV = 39> <Delay = 3.25>
ST_88 : Operation 755 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_60, align 2" [Chacha/chacha.cpp:520]   --->   Operation 755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_88 : Operation 756 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_61, align 1" [Chacha/chacha.cpp:520]   --->   Operation 756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 89 <SV = 40> <Delay = 3.25>
ST_89 : Operation 757 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_62, align 2" [Chacha/chacha.cpp:520]   --->   Operation 757 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_89 : Operation 758 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_63, align 1" [Chacha/chacha.cpp:520]   --->   Operation 758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 90 <SV = 41> <Delay = 3.25>
ST_90 : Operation 759 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_64, align 2" [Chacha/chacha.cpp:520]   --->   Operation 759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_90 : Operation 760 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_65, align 1" [Chacha/chacha.cpp:520]   --->   Operation 760 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 91 <SV = 42> <Delay = 3.25>
ST_91 : Operation 761 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_66, align 2" [Chacha/chacha.cpp:520]   --->   Operation 761 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_91 : Operation 762 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_67, align 1" [Chacha/chacha.cpp:520]   --->   Operation 762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 92 <SV = 43> <Delay = 3.25>
ST_92 : Operation 763 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_68, align 1" [Chacha/chacha.cpp:520]   --->   Operation 763 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_92 : Operation 764 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_69, align 1" [Chacha/chacha.cpp:520]   --->   Operation 764 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 93 <SV = 44> <Delay = 3.25>
ST_93 : Operation 765 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_70, align 1" [Chacha/chacha.cpp:520]   --->   Operation 765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_93 : Operation 766 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_71, align 1" [Chacha/chacha.cpp:520]   --->   Operation 766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 94 <SV = 45> <Delay = 3.25>
ST_94 : Operation 767 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_72, align 1" [Chacha/chacha.cpp:520]   --->   Operation 767 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_94 : Operation 768 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_73, align 1" [Chacha/chacha.cpp:520]   --->   Operation 768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 95 <SV = 46> <Delay = 3.25>
ST_95 : Operation 769 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_74, align 1" [Chacha/chacha.cpp:520]   --->   Operation 769 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_95 : Operation 770 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_75, align 1" [Chacha/chacha.cpp:520]   --->   Operation 770 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 96 <SV = 47> <Delay = 3.25>
ST_96 : Operation 771 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_76, align 8" [Chacha/chacha.cpp:520]   --->   Operation 771 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_96 : Operation 772 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_77, align 1" [Chacha/chacha.cpp:520]   --->   Operation 772 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 97 <SV = 48> <Delay = 3.25>
ST_97 : Operation 773 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_78, align 2" [Chacha/chacha.cpp:520]   --->   Operation 773 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_97 : Operation 774 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_79, align 1" [Chacha/chacha.cpp:520]   --->   Operation 774 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 98 <SV = 49> <Delay = 3.25>
ST_98 : Operation 775 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_80, align 4" [Chacha/chacha.cpp:520]   --->   Operation 775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_98 : Operation 776 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_81, align 1" [Chacha/chacha.cpp:520]   --->   Operation 776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 99 <SV = 50> <Delay = 3.25>
ST_99 : Operation 777 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_82, align 2" [Chacha/chacha.cpp:520]   --->   Operation 777 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_99 : Operation 778 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_83, align 1" [Chacha/chacha.cpp:520]   --->   Operation 778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 100 <SV = 51> <Delay = 3.25>
ST_100 : Operation 779 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_84, align 8" [Chacha/chacha.cpp:520]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_100 : Operation 780 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_85, align 1" [Chacha/chacha.cpp:520]   --->   Operation 780 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 101 <SV = 52> <Delay = 3.25>
ST_101 : Operation 781 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_86, align 1" [Chacha/chacha.cpp:520]   --->   Operation 781 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_101 : Operation 782 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_87, align 1" [Chacha/chacha.cpp:520]   --->   Operation 782 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 102 <SV = 53> <Delay = 3.25>
ST_102 : Operation 783 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_88, align 1" [Chacha/chacha.cpp:520]   --->   Operation 783 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_102 : Operation 784 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_89, align 1" [Chacha/chacha.cpp:520]   --->   Operation 784 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 103 <SV = 54> <Delay = 3.25>
ST_103 : Operation 785 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_90, align 1" [Chacha/chacha.cpp:520]   --->   Operation 785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_103 : Operation 786 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_91, align 1" [Chacha/chacha.cpp:520]   --->   Operation 786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 104 <SV = 55> <Delay = 3.25>
ST_104 : Operation 787 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_92, align 1" [Chacha/chacha.cpp:520]   --->   Operation 787 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_104 : Operation 788 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_93, align 1" [Chacha/chacha.cpp:520]   --->   Operation 788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 105 <SV = 56> <Delay = 3.25>
ST_105 : Operation 789 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_94, align 2" [Chacha/chacha.cpp:520]   --->   Operation 789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_105 : Operation 790 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_95, align 1" [Chacha/chacha.cpp:520]   --->   Operation 790 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 106 <SV = 57> <Delay = 3.25>
ST_106 : Operation 791 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_96, align 2" [Chacha/chacha.cpp:520]   --->   Operation 791 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_106 : Operation 792 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_97, align 1" [Chacha/chacha.cpp:520]   --->   Operation 792 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 107 <SV = 58> <Delay = 3.25>
ST_107 : Operation 793 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_98, align 2" [Chacha/chacha.cpp:520]   --->   Operation 793 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_107 : Operation 794 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_99, align 1" [Chacha/chacha.cpp:520]   --->   Operation 794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 108 <SV = 59> <Delay = 3.25>
ST_108 : Operation 795 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_100, align 2" [Chacha/chacha.cpp:520]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_108 : Operation 796 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_101, align 1" [Chacha/chacha.cpp:520]   --->   Operation 796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 109 <SV = 60> <Delay = 3.25>
ST_109 : Operation 797 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_102, align 2" [Chacha/chacha.cpp:520]   --->   Operation 797 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_109 : Operation 798 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_103, align 1" [Chacha/chacha.cpp:520]   --->   Operation 798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 110 <SV = 61> <Delay = 3.25>
ST_110 : Operation 799 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_104, align 1" [Chacha/chacha.cpp:520]   --->   Operation 799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_110 : Operation 800 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_105, align 1" [Chacha/chacha.cpp:520]   --->   Operation 800 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 111 <SV = 62> <Delay = 3.25>
ST_111 : Operation 801 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_106, align 1" [Chacha/chacha.cpp:520]   --->   Operation 801 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_111 : Operation 802 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_107, align 1" [Chacha/chacha.cpp:520]   --->   Operation 802 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 112 <SV = 63> <Delay = 3.25>
ST_112 : Operation 803 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_108, align 1" [Chacha/chacha.cpp:520]   --->   Operation 803 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_112 : Operation 804 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_109, align 1" [Chacha/chacha.cpp:520]   --->   Operation 804 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 113 <SV = 64> <Delay = 3.25>
ST_113 : Operation 805 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_110, align 1" [Chacha/chacha.cpp:520]   --->   Operation 805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_113 : Operation 806 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_111, align 1" [Chacha/chacha.cpp:520]   --->   Operation 806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 114 <SV = 65> <Delay = 3.25>
ST_114 : Operation 807 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_112, align 4" [Chacha/chacha.cpp:520]   --->   Operation 807 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_114 : Operation 808 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_113, align 1" [Chacha/chacha.cpp:520]   --->   Operation 808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 115 <SV = 66> <Delay = 3.25>
ST_115 : Operation 809 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_114, align 2" [Chacha/chacha.cpp:520]   --->   Operation 809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_115 : Operation 810 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_115, align 1" [Chacha/chacha.cpp:520]   --->   Operation 810 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 116 <SV = 67> <Delay = 3.25>
ST_116 : Operation 811 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_116, align 4" [Chacha/chacha.cpp:520]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_116 : Operation 812 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_117, align 1" [Chacha/chacha.cpp:520]   --->   Operation 812 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 117 <SV = 68> <Delay = 3.25>
ST_117 : Operation 813 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_118, align 2" [Chacha/chacha.cpp:520]   --->   Operation 813 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_117 : Operation 814 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_119, align 1" [Chacha/chacha.cpp:520]   --->   Operation 814 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 118 <SV = 69> <Delay = 3.25>
ST_118 : Operation 815 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_120, align 4" [Chacha/chacha.cpp:520]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_118 : Operation 816 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_121, align 1" [Chacha/chacha.cpp:520]   --->   Operation 816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 119 <SV = 70> <Delay = 3.25>
ST_119 : Operation 817 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_122, align 1" [Chacha/chacha.cpp:520]   --->   Operation 817 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_119 : Operation 818 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_123, align 1" [Chacha/chacha.cpp:520]   --->   Operation 818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 120 <SV = 71> <Delay = 3.25>
ST_120 : Operation 819 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_124, align 1" [Chacha/chacha.cpp:520]   --->   Operation 819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_120 : Operation 820 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_125, align 1" [Chacha/chacha.cpp:520]   --->   Operation 820 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 121 <SV = 72> <Delay = 3.25>
ST_121 : Operation 821 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_126, align 1" [Chacha/chacha.cpp:520]   --->   Operation 821 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_121 : Operation 822 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_127, align 1" [Chacha/chacha.cpp:520]   --->   Operation 822 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 122 <SV = 73> <Delay = 3.25>
ST_122 : Operation 823 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_128, align 1" [Chacha/chacha.cpp:520]   --->   Operation 823 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_122 : Operation 824 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_129, align 1" [Chacha/chacha.cpp:520]   --->   Operation 824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 123 <SV = 74> <Delay = 3.25>
ST_123 : Operation 825 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_130, align 2" [Chacha/chacha.cpp:520]   --->   Operation 825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_123 : Operation 826 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_131, align 1" [Chacha/chacha.cpp:520]   --->   Operation 826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 124 <SV = 75> <Delay = 3.25>
ST_124 : Operation 827 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_132, align 2" [Chacha/chacha.cpp:520]   --->   Operation 827 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_124 : Operation 828 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_133, align 1" [Chacha/chacha.cpp:520]   --->   Operation 828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 125 <SV = 76> <Delay = 3.25>
ST_125 : Operation 829 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_134, align 2" [Chacha/chacha.cpp:520]   --->   Operation 829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_125 : Operation 830 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_135, align 1" [Chacha/chacha.cpp:520]   --->   Operation 830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 126 <SV = 77> <Delay = 3.25>
ST_126 : Operation 831 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_136, align 2" [Chacha/chacha.cpp:520]   --->   Operation 831 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_126 : Operation 832 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_137, align 1" [Chacha/chacha.cpp:520]   --->   Operation 832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 127 <SV = 78> <Delay = 3.25>
ST_127 : Operation 833 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_138, align 2" [Chacha/chacha.cpp:520]   --->   Operation 833 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_127 : Operation 834 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_139, align 1" [Chacha/chacha.cpp:520]   --->   Operation 834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 128 <SV = 79> <Delay = 3.25>
ST_128 : Operation 835 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_140, align 1" [Chacha/chacha.cpp:520]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_128 : Operation 836 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_141, align 1" [Chacha/chacha.cpp:520]   --->   Operation 836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 129 <SV = 80> <Delay = 3.25>
ST_129 : Operation 837 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_142, align 1" [Chacha/chacha.cpp:520]   --->   Operation 837 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_129 : Operation 838 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_143, align 1" [Chacha/chacha.cpp:520]   --->   Operation 838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 130 <SV = 81> <Delay = 3.25>
ST_130 : Operation 839 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_144, align 1" [Chacha/chacha.cpp:520]   --->   Operation 839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_130 : Operation 840 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_145, align 1" [Chacha/chacha.cpp:520]   --->   Operation 840 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_130 : Operation 841 [2/2] (0.00ns)   --->   "call fastcc void @split_hw_8([64 x i8]* %key, [64 x i8]* %key_arr)" [Chacha/chacha.cpp:523]   --->   Operation 841 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 842 [2/2] (0.00ns)   --->   "call fastcc void @split_hw_3([24 x i8]* %nonce, [24 x i8]* %nonce_arr)" [Chacha/chacha.cpp:526]   --->   Operation 842 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 82> <Delay = 3.25>
ST_131 : Operation 843 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_146, align 1" [Chacha/chacha.cpp:520]   --->   Operation 843 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_131 : Operation 844 [1/1] (3.25ns)   --->   "store i8 0, i8* %state_matrix_addr_147, align 1" [Chacha/chacha.cpp:520]   --->   Operation 844 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_131 : Operation 845 [1/2] (0.00ns)   --->   "call fastcc void @split_hw_8([64 x i8]* %key, [64 x i8]* %key_arr)" [Chacha/chacha.cpp:523]   --->   Operation 845 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 846 [1/2] (0.00ns)   --->   "call fastcc void @split_hw_3([24 x i8]* %nonce, [24 x i8]* %nonce_arr)" [Chacha/chacha.cpp:526]   --->   Operation 846 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 847 [1/1] (1.76ns)   --->   "br label %.preheader38" [Chacha/chacha.cpp:529]   --->   Operation 847 'br' <Predicate = true> <Delay = 1.76>

State 132 <SV = 83> <Delay = 5.51>
ST_132 : Operation 848 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i7 [ 0, %3 ], [ %add_ln529, %hls_label_29 ]" [Chacha/chacha.cpp:529]   --->   Operation 848 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 849 [1/1] (0.00ns)   --->   "%count_0 = phi i4 [ 0, %3 ], [ %select_ln529, %hls_label_29 ]" [Chacha/chacha.cpp:529]   --->   Operation 849 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 850 [1/1] (0.00ns)   --->   "%i4_0 = phi i2 [ 1, %3 ], [ %select_ln535_2, %hls_label_29 ]" [Chacha/chacha.cpp:535]   --->   Operation 850 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 851 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %3 ], [ %select_ln530, %hls_label_29 ]" [Chacha/chacha.cpp:530]   --->   Operation 851 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 852 [1/1] (0.00ns)   --->   "%count_1 = phi i4 [ 0, %3 ], [ %select_ln533_1, %hls_label_29 ]" [Chacha/chacha.cpp:533]   --->   Operation 852 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 853 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %3 ], [ %select_ln533_2, %hls_label_29 ]" [Chacha/chacha.cpp:533]   --->   Operation 853 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 854 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %3 ], [ %k_1, %hls_label_29 ]"   --->   Operation 854 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 855 [1/1] (1.48ns)   --->   "%icmp_ln529 = icmp eq i7 %indvar_flatten16, -64" [Chacha/chacha.cpp:529]   --->   Operation 855 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 856 [1/1] (1.87ns)   --->   "%add_ln529 = add i7 %indvar_flatten16, 1" [Chacha/chacha.cpp:529]   --->   Operation 856 'add' 'add_ln529' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 857 [1/1] (0.00ns)   --->   "br i1 %icmp_ln529, label %.preheader36.preheader, label %hls_label_29" [Chacha/chacha.cpp:529]   --->   Operation 857 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 858 [1/1] (1.73ns)   --->   "%add_ln535_1 = add i4 %count_0, 4" [Chacha/chacha.cpp:535]   --->   Operation 858 'add' 'add_ln535_1' <Predicate = (!icmp_ln529)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 859 [1/1] (1.48ns)   --->   "%icmp_ln530 = icmp eq i7 %indvar_flatten, 32" [Chacha/chacha.cpp:530]   --->   Operation 859 'icmp' 'icmp_ln530' <Predicate = (!icmp_ln529)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 860 [1/1] (1.02ns)   --->   "%select_ln535 = select i1 %icmp_ln530, i4 %add_ln535_1, i4 %count_1" [Chacha/chacha.cpp:535]   --->   Operation 860 'select' 'select_ln535' <Predicate = (!icmp_ln529)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 861 [1/1] (0.98ns)   --->   "%select_ln535_1 = select i1 %icmp_ln530, i3 0, i3 %j_0" [Chacha/chacha.cpp:535]   --->   Operation 861 'select' 'select_ln535_1' <Predicate = (!icmp_ln529)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln535 = xor i1 %icmp_ln530, true" [Chacha/chacha.cpp:535]   --->   Operation 862 'xor' 'xor_ln535' <Predicate = (!icmp_ln529)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 863 [1/1] (1.30ns)   --->   "%icmp_ln531 = icmp eq i4 %k_0, -8" [Chacha/chacha.cpp:531]   --->   Operation 863 'icmp' 'icmp_ln531' <Predicate = (!icmp_ln529)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 864 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln531, %xor_ln535" [Chacha/chacha.cpp:535]   --->   Operation 864 'and' 'and_ln535' <Predicate = (!icmp_ln529)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 865 [1/1] (1.02ns)   --->   "%select_ln529 = select i1 %icmp_ln530, i4 %add_ln535_1, i4 %count_0" [Chacha/chacha.cpp:529]   --->   Operation 865 'select' 'select_ln529' <Predicate = (!icmp_ln529)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 866 [1/1] (1.73ns)   --->   "%add_ln535 = add i4 %select_ln535, 1" [Chacha/chacha.cpp:535]   --->   Operation 866 'add' 'add_ln535' <Predicate = (!icmp_ln529)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 867 [1/1] (1.65ns)   --->   "%j_5 = add i3 %select_ln535_1, 1" [Chacha/chacha.cpp:530]   --->   Operation 867 'add' 'j_5' <Predicate = (!icmp_ln529)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln533)   --->   "%or_ln533 = or i1 %and_ln535, %icmp_ln530" [Chacha/chacha.cpp:533]   --->   Operation 868 'or' 'or_ln533' <Predicate = (!icmp_ln529)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 869 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln533 = select i1 %or_ln533, i4 0, i4 %k_0" [Chacha/chacha.cpp:533]   --->   Operation 869 'select' 'select_ln533' <Predicate = (!icmp_ln529)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 870 [1/1] (1.02ns)   --->   "%select_ln533_1 = select i1 %and_ln535, i4 %add_ln535, i4 %select_ln535" [Chacha/chacha.cpp:533]   --->   Operation 870 'select' 'select_ln533_1' <Predicate = (!icmp_ln529)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 871 [1/1] (0.98ns)   --->   "%select_ln533_2 = select i1 %and_ln535, i3 %j_5, i3 %select_ln535_1" [Chacha/chacha.cpp:533]   --->   Operation 871 'select' 'select_ln533_2' <Predicate = (!icmp_ln529)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 872 [1/1] (1.73ns)   --->   "%k_1 = add i4 %select_ln533, 1" [Chacha/chacha.cpp:531]   --->   Operation 872 'add' 'k_1' <Predicate = (!icmp_ln529)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 873 [1/1] (1.87ns)   --->   "%add_ln530_1 = add i7 %indvar_flatten, 1" [Chacha/chacha.cpp:530]   --->   Operation 873 'add' 'add_ln530_1' <Predicate = (!icmp_ln529)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 874 [1/1] (0.99ns)   --->   "%select_ln530 = select i1 %icmp_ln530, i7 1, i7 %add_ln530_1" [Chacha/chacha.cpp:530]   --->   Operation 874 'select' 'select_ln530' <Predicate = (!icmp_ln529)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 84> <Delay = 7.99>
ST_133 : Operation 875 [1/1] (1.56ns)   --->   "%i_24 = add i2 %i4_0, 1" [Chacha/chacha.cpp:529]   --->   Operation 875 'add' 'i_24' <Predicate = (!icmp_ln529 & icmp_ln530)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 876 [1/1] (0.99ns)   --->   "%select_ln535_2 = select i1 %icmp_ln530, i2 %i_24, i2 %i4_0" [Chacha/chacha.cpp:535]   --->   Operation 876 'select' 'select_ln535_2' <Predicate = (!icmp_ln529)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln535_2, i2 0)" [Chacha/chacha.cpp:533]   --->   Operation 877 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i4 %tmp_11 to i5" [Chacha/chacha.cpp:533]   --->   Operation 878 'zext' 'zext_ln533' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln533_1, i3 0)" [Chacha/chacha.cpp:533]   --->   Operation 879 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln533_1 = zext i7 %tmp_12 to i8" [Chacha/chacha.cpp:533]   --->   Operation 880 'zext' 'zext_ln533_1' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln533_2 = zext i3 %select_ln533_2 to i5" [Chacha/chacha.cpp:533]   --->   Operation 881 'zext' 'zext_ln533_2' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 882 [1/1] (1.73ns)   --->   "%add_ln533 = add i5 %zext_ln533, %zext_ln533_2" [Chacha/chacha.cpp:533]   --->   Operation 882 'add' 'add_ln533' <Predicate = (!icmp_ln529)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln533_3 = zext i5 %add_ln533 to i9" [Chacha/chacha.cpp:533]   --->   Operation 883 'zext' 'zext_ln533_3' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln533, i3 0)" [Chacha/chacha.cpp:533]   --->   Operation 884 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln533_4 = zext i8 %tmp_16 to i9" [Chacha/chacha.cpp:533]   --->   Operation 885 'zext' 'zext_ln533_4' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln533_1 = add i9 %zext_ln533_3, %zext_ln533_4" [Chacha/chacha.cpp:533]   --->   Operation 886 'add' 'add_ln533_1' <Predicate = (!icmp_ln529)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln533_5 = zext i4 %select_ln533 to i8" [Chacha/chacha.cpp:533]   --->   Operation 887 'zext' 'zext_ln533_5' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln533_6 = zext i4 %select_ln533 to i9" [Chacha/chacha.cpp:533]   --->   Operation 888 'zext' 'zext_ln533_6' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 889 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln533_2 = add i9 %add_ln533_1, %zext_ln533_6" [Chacha/chacha.cpp:533]   --->   Operation 889 'add' 'add_ln533_2' <Predicate = (!icmp_ln529)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 890 [1/1] (1.87ns)   --->   "%add_ln533_3 = add i8 %zext_ln533_1, %zext_ln533_5" [Chacha/chacha.cpp:533]   --->   Operation 890 'add' 'add_ln533_3' <Predicate = (!icmp_ln529)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln533_8 = zext i8 %add_ln533_3 to i64" [Chacha/chacha.cpp:533]   --->   Operation 891 'zext' 'zext_ln533_8' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 892 [1/1] (0.00ns)   --->   "%key_arr_addr = getelementptr [64 x i8]* %key_arr, i64 0, i64 %zext_ln533_8" [Chacha/chacha.cpp:533]   --->   Operation 892 'getelementptr' 'key_arr_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_133 : Operation 893 [2/2] (2.32ns)   --->   "%key_arr_load = load i8* %key_arr_addr, align 1" [Chacha/chacha.cpp:533]   --->   Operation 893 'load' 'key_arr_load' <Predicate = (!icmp_ln529)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 134 <SV = 85> <Delay = 5.57>
ST_134 : Operation 894 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 894 'speclooptripcount' 'empty_82' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [Chacha/chacha.cpp:531]   --->   Operation 895 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 896 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:532]   --->   Operation 896 'specpipeline' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln533_7 = zext i9 %add_ln533_2 to i64" [Chacha/chacha.cpp:533]   --->   Operation 897 'zext' 'zext_ln533_7' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 898 [1/1] (0.00ns)   --->   "%state_matrix_addr_150 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln533_7" [Chacha/chacha.cpp:533]   --->   Operation 898 'getelementptr' 'state_matrix_addr_150' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 899 [1/2] (2.32ns)   --->   "%key_arr_load = load i8* %key_arr_addr, align 1" [Chacha/chacha.cpp:533]   --->   Operation 899 'load' 'key_arr_load' <Predicate = (!icmp_ln529)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_134 : Operation 900 [1/1] (3.25ns)   --->   "store i8 %key_arr_load, i8* %state_matrix_addr_150, align 1" [Chacha/chacha.cpp:533]   --->   Operation 900 'store' <Predicate = (!icmp_ln529)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_134 : Operation 901 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_3)" [Chacha/chacha.cpp:534]   --->   Operation 901 'specregionend' 'empty_83' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_134 : Operation 902 [1/1] (0.00ns)   --->   "br label %.preheader38" [Chacha/chacha.cpp:531]   --->   Operation 902 'br' <Predicate = (!icmp_ln529)> <Delay = 0.00>

State 135 <SV = 84> <Delay = 1.76>
ST_135 : Operation 903 [1/1] (1.76ns)   --->   "br label %.preheader36" [Chacha/chacha.cpp:545]   --->   Operation 903 'br' <Predicate = true> <Delay = 1.76>

State 136 <SV = 85> <Delay = 6.66>
ST_136 : Operation 904 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i5 [ %add_ln540, %hls_label_30 ], [ 0, %.preheader36.preheader ]" [Chacha/chacha.cpp:540]   --->   Operation 904 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 905 [1/1] (0.00ns)   --->   "%count_2 = phi i2 [ %select_ln543_1, %hls_label_30 ], [ 0, %.preheader36.preheader ]" [Chacha/chacha.cpp:543]   --->   Operation 905 'phi' 'count_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 906 [1/1] (0.00ns)   --->   "%j5_0 = phi i3 [ %select_ln543_2, %hls_label_30 ], [ 1, %.preheader36.preheader ]" [Chacha/chacha.cpp:543]   --->   Operation 906 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 907 [1/1] (0.00ns)   --->   "%k6_0 = phi i4 [ %k_2, %hls_label_30 ], [ 0, %.preheader36.preheader ]"   --->   Operation 907 'phi' 'k6_0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 908 [1/1] (1.36ns)   --->   "%icmp_ln540 = icmp eq i5 %indvar_flatten23, -8" [Chacha/chacha.cpp:540]   --->   Operation 908 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 909 [1/1] (1.78ns)   --->   "%add_ln540 = add i5 %indvar_flatten23, 1" [Chacha/chacha.cpp:540]   --->   Operation 909 'add' 'add_ln540' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 910 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540, label %4, label %hls_label_30" [Chacha/chacha.cpp:540]   --->   Operation 910 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 911 [1/1] (1.56ns)   --->   "%count = add i2 %count_2, 1" [Chacha/chacha.cpp:545]   --->   Operation 911 'add' 'count' <Predicate = (!icmp_ln540)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 912 [1/1] (1.65ns)   --->   "%j = add i3 %j5_0, 1" [Chacha/chacha.cpp:540]   --->   Operation 912 'add' 'j' <Predicate = (!icmp_ln540)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 913 [1/1] (1.30ns)   --->   "%icmp_ln541 = icmp eq i4 %k6_0, -8" [Chacha/chacha.cpp:541]   --->   Operation 913 'icmp' 'icmp_ln541' <Predicate = (!icmp_ln540)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 914 [1/1] (1.02ns)   --->   "%select_ln543 = select i1 %icmp_ln541, i4 0, i4 %k6_0" [Chacha/chacha.cpp:543]   --->   Operation 914 'select' 'select_ln543' <Predicate = (!icmp_ln540)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 915 [1/1] (0.99ns)   --->   "%select_ln543_1 = select i1 %icmp_ln541, i2 %count, i2 %count_2" [Chacha/chacha.cpp:543]   --->   Operation 915 'select' 'select_ln543_1' <Predicate = (!icmp_ln540)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %select_ln543_1, i3 0)" [Chacha/chacha.cpp:543]   --->   Operation 916 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_136 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i5 %tmp_13 to i6" [Chacha/chacha.cpp:543]   --->   Operation 917 'zext' 'zext_ln543' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_136 : Operation 918 [1/1] (0.98ns)   --->   "%select_ln543_2 = select i1 %icmp_ln541, i3 %j, i3 %j5_0" [Chacha/chacha.cpp:543]   --->   Operation 918 'select' 'select_ln543_2' <Predicate = (!icmp_ln540)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln543_4 = zext i4 %select_ln543 to i6" [Chacha/chacha.cpp:543]   --->   Operation 919 'zext' 'zext_ln543_4' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_136 : Operation 920 [1/1] (1.78ns)   --->   "%add_ln543_3 = add i6 %zext_ln543, %zext_ln543_4" [Chacha/chacha.cpp:543]   --->   Operation 920 'add' 'add_ln543_3' <Predicate = (!icmp_ln540)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln543_7 = zext i6 %add_ln543_3 to i64" [Chacha/chacha.cpp:543]   --->   Operation 921 'zext' 'zext_ln543_7' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_136 : Operation 922 [1/1] (0.00ns)   --->   "%nonce_arr_addr = getelementptr [24 x i8]* %nonce_arr, i64 0, i64 %zext_ln543_7" [Chacha/chacha.cpp:543]   --->   Operation 922 'getelementptr' 'nonce_arr_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_136 : Operation 923 [2/2] (2.32ns)   --->   "%nonce_arr_load = load i8* %nonce_arr_addr, align 1" [Chacha/chacha.cpp:543]   --->   Operation 923 'load' 'nonce_arr_load' <Predicate = (!icmp_ln540)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_136 : Operation 924 [1/1] (1.73ns)   --->   "%k_2 = add i4 %select_ln543, 1" [Chacha/chacha.cpp:541]   --->   Operation 924 'add' 'k_2' <Predicate = (!icmp_ln540)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 86> <Delay = 8.74>
ST_137 : Operation 925 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 925 'speclooptripcount' 'empty_84' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln543_1 = zext i3 %select_ln543_2 to i7" [Chacha/chacha.cpp:543]   --->   Operation 926 'zext' 'zext_ln543_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln543_2, i3 0)" [Chacha/chacha.cpp:543]   --->   Operation 927 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln543_2 = zext i6 %tmp_14 to i7" [Chacha/chacha.cpp:543]   --->   Operation 928 'zext' 'zext_ln543_2' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 929 [1/1] (1.82ns)   --->   "%add_ln543 = add i7 %zext_ln543_1, %zext_ln543_2" [Chacha/chacha.cpp:543]   --->   Operation 929 'add' 'add_ln543' <Predicate = (!icmp_ln540)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln543_3 = zext i7 %add_ln543 to i8" [Chacha/chacha.cpp:543]   --->   Operation 930 'zext' 'zext_ln543_3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln543_1 = add i8 %zext_ln543_3, 108" [Chacha/chacha.cpp:543]   --->   Operation 931 'add' 'add_ln543_1' <Predicate = (!icmp_ln540)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [Chacha/chacha.cpp:541]   --->   Operation 932 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:542]   --->   Operation 933 'specpipeline' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln543_5 = zext i4 %select_ln543 to i8" [Chacha/chacha.cpp:543]   --->   Operation 934 'zext' 'zext_ln543_5' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 935 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln543_2 = add i8 %add_ln543_1, %zext_ln543_5" [Chacha/chacha.cpp:543]   --->   Operation 935 'add' 'add_ln543_2' <Predicate = (!icmp_ln540)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln543_6 = zext i8 %add_ln543_2 to i64" [Chacha/chacha.cpp:543]   --->   Operation 936 'zext' 'zext_ln543_6' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 937 [1/1] (0.00ns)   --->   "%state_matrix_addr_149 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln543_6" [Chacha/chacha.cpp:543]   --->   Operation 937 'getelementptr' 'state_matrix_addr_149' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 938 [1/2] (2.32ns)   --->   "%nonce_arr_load = load i8* %nonce_arr_addr, align 1" [Chacha/chacha.cpp:543]   --->   Operation 938 'load' 'nonce_arr_load' <Predicate = (!icmp_ln540)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_137 : Operation 939 [1/1] (3.25ns)   --->   "store i8 %nonce_arr_load, i8* %state_matrix_addr_149, align 1" [Chacha/chacha.cpp:543]   --->   Operation 939 'store' <Predicate = (!icmp_ln540)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_137 : Operation 940 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_2)" [Chacha/chacha.cpp:544]   --->   Operation 940 'specregionend' 'empty_85' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_137 : Operation 941 [1/1] (0.00ns)   --->   "br label %.preheader36" [Chacha/chacha.cpp:541]   --->   Operation 941 'br' <Predicate = (!icmp_ln540)> <Delay = 0.00>

State 138 <SV = 86> <Delay = 1.76>
ST_138 : Operation 942 [2/2] (1.76ns)   --->   "call fastcc void @convert_decimal_to_h([8 x i8]* %counter, i32 %arr1_0)" [Chacha/chacha.cpp:550]   --->   Operation 942 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 87> <Delay = 1.76>
ST_139 : Operation 943 [1/2] (0.00ns)   --->   "call fastcc void @convert_decimal_to_h([8 x i8]* %counter, i32 %arr1_0)" [Chacha/chacha.cpp:550]   --->   Operation 943 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 944 [1/1] (1.76ns)   --->   "br label %5" [Chacha/chacha.cpp:552]   --->   Operation 944 'br' <Predicate = true> <Delay = 1.76>

State 140 <SV = 88> <Delay = 2.32>
ST_140 : Operation 945 [1/1] (0.00ns)   --->   "%k7_0 = phi i4 [ 0, %4 ], [ %k, %hls_label_31 ]"   --->   Operation 945 'phi' 'k7_0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 946 [1/1] (1.30ns)   --->   "%icmp_ln552 = icmp eq i4 %k7_0, -8" [Chacha/chacha.cpp:552]   --->   Operation 946 'icmp' 'icmp_ln552' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 947 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 947 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 948 [1/1] (1.73ns)   --->   "%k = add i4 %k7_0, 1" [Chacha/chacha.cpp:552]   --->   Operation 948 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 949 [1/1] (0.00ns)   --->   "br i1 %icmp_ln552, label %.preheader33.preheader, label %hls_label_31" [Chacha/chacha.cpp:552]   --->   Operation 949 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln554 = zext i4 %k7_0 to i64" [Chacha/chacha.cpp:554]   --->   Operation 950 'zext' 'zext_ln554' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_140 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln554_1 = zext i4 %k7_0 to i6" [Chacha/chacha.cpp:554]   --->   Operation 951 'zext' 'zext_ln554_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_140 : Operation 952 [1/1] (1.82ns)   --->   "%add_ln554 = add i6 %zext_ln554_1, -20" [Chacha/chacha.cpp:554]   --->   Operation 952 'add' 'add_ln554' <Predicate = (!icmp_ln552)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 953 [1/1] (0.00ns)   --->   "%counter_addr_1 = getelementptr inbounds [8 x i8]* %counter, i64 0, i64 %zext_ln554" [Chacha/chacha.cpp:554]   --->   Operation 953 'getelementptr' 'counter_addr_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_140 : Operation 954 [2/2] (2.32ns)   --->   "%counter_load = load i8* %counter_addr_1, align 1" [Chacha/chacha.cpp:554]   --->   Operation 954 'load' 'counter_load' <Predicate = (!icmp_ln552)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 141 <SV = 89> <Delay = 5.57>
ST_141 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [Chacha/chacha.cpp:552]   --->   Operation 955 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:553]   --->   Operation 956 'specpipeline' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln554 = sext i6 %add_ln554 to i7" [Chacha/chacha.cpp:554]   --->   Operation 957 'sext' 'sext_ln554' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln554_2 = zext i7 %sext_ln554 to i64" [Chacha/chacha.cpp:554]   --->   Operation 958 'zext' 'zext_ln554_2' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 959 [1/1] (0.00ns)   --->   "%state_matrix_addr_148 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln554_2" [Chacha/chacha.cpp:554]   --->   Operation 959 'getelementptr' 'state_matrix_addr_148' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 960 [1/2] (2.32ns)   --->   "%counter_load = load i8* %counter_addr_1, align 1" [Chacha/chacha.cpp:554]   --->   Operation 960 'load' 'counter_load' <Predicate = (!icmp_ln552)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_141 : Operation 961 [1/1] (3.25ns)   --->   "store i8 %counter_load, i8* %state_matrix_addr_148, align 1" [Chacha/chacha.cpp:554]   --->   Operation 961 'store' <Predicate = (!icmp_ln552)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_141 : Operation 962 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_1)" [Chacha/chacha.cpp:555]   --->   Operation 962 'specregionend' 'empty_87' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_141 : Operation 963 [1/1] (0.00ns)   --->   "br label %5" [Chacha/chacha.cpp:552]   --->   Operation 963 'br' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 142 <SV = 89> <Delay = 1.76>
ST_142 : Operation 964 [1/1] (1.76ns)   --->   "br label %.preheader33" [Chacha/chacha.cpp:560]   --->   Operation 964 'br' <Predicate = true> <Delay = 1.76>

State 143 <SV = 90> <Delay = 6.87>
ST_143 : Operation 965 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i8 [ %add_ln559, %hls_label_32 ], [ 0, %.preheader33.preheader ]" [Chacha/chacha.cpp:559]   --->   Operation 965 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 966 [1/1] (0.00ns)   --->   "%i8_0 = phi i3 [ %select_ln563_1, %hls_label_32 ], [ 0, %.preheader33.preheader ]" [Chacha/chacha.cpp:563]   --->   Operation 966 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 967 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i7 [ %select_ln560, %hls_label_32 ], [ 0, %.preheader33.preheader ]" [Chacha/chacha.cpp:560]   --->   Operation 967 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 968 [1/1] (0.00ns)   --->   "%j9_0 = phi i3 [ %select_ln563_3, %hls_label_32 ], [ 0, %.preheader33.preheader ]" [Chacha/chacha.cpp:563]   --->   Operation 968 'phi' 'j9_0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 969 [1/1] (0.00ns)   --->   "%k10_0 = phi i4 [ %k_3, %hls_label_32 ], [ 0, %.preheader33.preheader ]"   --->   Operation 969 'phi' 'k10_0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 970 [1/1] (1.55ns)   --->   "%icmp_ln559 = icmp eq i8 %indvar_flatten44, -128" [Chacha/chacha.cpp:559]   --->   Operation 970 'icmp' 'icmp_ln559' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 971 [1/1] (1.91ns)   --->   "%add_ln559 = add i8 %indvar_flatten44, 1" [Chacha/chacha.cpp:559]   --->   Operation 971 'add' 'add_ln559' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 972 [1/1] (0.00ns)   --->   "br i1 %icmp_ln559, label %.preheader32.preheader, label %hls_label_32" [Chacha/chacha.cpp:559]   --->   Operation 972 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 973 [1/1] (1.65ns)   --->   "%i_26 = add i3 %i8_0, 1" [Chacha/chacha.cpp:559]   --->   Operation 973 'add' 'i_26' <Predicate = (!icmp_ln559)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 974 [1/1] (1.48ns)   --->   "%icmp_ln560 = icmp eq i7 %indvar_flatten30, 32" [Chacha/chacha.cpp:560]   --->   Operation 974 'icmp' 'icmp_ln560' <Predicate = (!icmp_ln559)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 975 [1/1] (0.98ns)   --->   "%select_ln563 = select i1 %icmp_ln560, i3 0, i3 %j9_0" [Chacha/chacha.cpp:563]   --->   Operation 975 'select' 'select_ln563' <Predicate = (!icmp_ln559)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 976 [1/1] (0.98ns)   --->   "%select_ln563_1 = select i1 %icmp_ln560, i3 %i_26, i3 %i8_0" [Chacha/chacha.cpp:563]   --->   Operation 976 'select' 'select_ln563_1' <Predicate = (!icmp_ln559)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln563_1, i2 0)" [Chacha/chacha.cpp:563]   --->   Operation 977 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_143 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i5 %tmp_17 to i6" [Chacha/chacha.cpp:563]   --->   Operation 978 'zext' 'zext_ln563' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_143 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln563)   --->   "%xor_ln563 = xor i1 %icmp_ln560, true" [Chacha/chacha.cpp:563]   --->   Operation 979 'xor' 'xor_ln563' <Predicate = (!icmp_ln559)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 980 [1/1] (1.30ns)   --->   "%icmp_ln561 = icmp eq i4 %k10_0, -8" [Chacha/chacha.cpp:561]   --->   Operation 980 'icmp' 'icmp_ln561' <Predicate = (!icmp_ln559)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 981 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln563 = and i1 %icmp_ln561, %xor_ln563" [Chacha/chacha.cpp:563]   --->   Operation 981 'and' 'and_ln563' <Predicate = (!icmp_ln559)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 982 [1/1] (1.65ns)   --->   "%j_6 = add i3 %select_ln563, 1" [Chacha/chacha.cpp:560]   --->   Operation 982 'add' 'j_6' <Predicate = (!icmp_ln559)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln563_2)   --->   "%or_ln563 = or i1 %and_ln563, %icmp_ln560" [Chacha/chacha.cpp:563]   --->   Operation 983 'or' 'or_ln563' <Predicate = (!icmp_ln559)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 984 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln563_2 = select i1 %or_ln563, i4 0, i4 %k10_0" [Chacha/chacha.cpp:563]   --->   Operation 984 'select' 'select_ln563_2' <Predicate = (!icmp_ln559)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 985 [1/1] (0.98ns)   --->   "%select_ln563_3 = select i1 %and_ln563, i3 %j_6, i3 %select_ln563" [Chacha/chacha.cpp:563]   --->   Operation 985 'select' 'select_ln563_3' <Predicate = (!icmp_ln559)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i3 %select_ln563_3 to i6" [Chacha/chacha.cpp:563]   --->   Operation 986 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_143 : Operation 987 [1/1] (1.78ns)   --->   "%add_ln563 = add i6 %zext_ln563_1, %zext_ln563" [Chacha/chacha.cpp:563]   --->   Operation 987 'add' 'add_ln563' <Predicate = (!icmp_ln559)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 988 [1/1] (1.73ns)   --->   "%k_3 = add i4 %select_ln563_2, 1" [Chacha/chacha.cpp:561]   --->   Operation 988 'add' 'k_3' <Predicate = (!icmp_ln559)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 989 [1/1] (1.87ns)   --->   "%add_ln560_1 = add i7 %indvar_flatten30, 1" [Chacha/chacha.cpp:560]   --->   Operation 989 'add' 'add_ln560_1' <Predicate = (!icmp_ln559)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 990 [1/1] (0.99ns)   --->   "%select_ln560 = select i1 %icmp_ln560, i7 1, i7 %add_ln560_1" [Chacha/chacha.cpp:560]   --->   Operation 990 'select' 'select_ln560' <Predicate = (!icmp_ln559)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 144 <SV = 91> <Delay = 6.95>
ST_144 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln563_2 = zext i6 %add_ln563 to i9" [Chacha/chacha.cpp:563]   --->   Operation 991 'zext' 'zext_ln563_2' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_144 : Operation 992 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln563, i3 0)" [Chacha/chacha.cpp:563]   --->   Operation 992 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_144 : Operation 993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln563_1 = add i9 %p_shl1_cast, %zext_ln563_2" [Chacha/chacha.cpp:563]   --->   Operation 993 'add' 'add_ln563_1' <Predicate = (!icmp_ln559)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln563_3 = zext i4 %select_ln563_2 to i9" [Chacha/chacha.cpp:563]   --->   Operation 994 'zext' 'zext_ln563_3' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_144 : Operation 995 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln563_2 = add i9 %zext_ln563_3, %add_ln563_1" [Chacha/chacha.cpp:563]   --->   Operation 995 'add' 'add_ln563_2' <Predicate = (!icmp_ln559)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln563_4 = zext i9 %add_ln563_2 to i64" [Chacha/chacha.cpp:563]   --->   Operation 996 'zext' 'zext_ln563_4' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_144 : Operation 997 [1/1] (0.00ns)   --->   "%state_matrix_addr_151 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln563_4" [Chacha/chacha.cpp:563]   --->   Operation 997 'getelementptr' 'state_matrix_addr_151' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_144 : Operation 998 [2/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr_151, align 1" [Chacha/chacha.cpp:563]   --->   Operation 998 'load' 'state_matrix_load' <Predicate = (!icmp_ln559)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 145 <SV = 92> <Delay = 6.50>
ST_145 : Operation 999 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 999 'speclooptripcount' 'empty_88' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_145 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [Chacha/chacha.cpp:561]   --->   Operation 1000 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_145 : Operation 1001 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:562]   --->   Operation 1001 'specpipeline' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_145 : Operation 1002 [1/1] (0.00ns)   --->   "%copy_state_matrix_ad = getelementptr [144 x i8]* %copy_state_matrix, i64 0, i64 %zext_ln563_4" [Chacha/chacha.cpp:563]   --->   Operation 1002 'getelementptr' 'copy_state_matrix_ad' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_145 : Operation 1003 [1/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr_151, align 1" [Chacha/chacha.cpp:563]   --->   Operation 1003 'load' 'state_matrix_load' <Predicate = (!icmp_ln559)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_145 : Operation 1004 [1/1] (3.25ns)   --->   "store i8 %state_matrix_load, i8* %copy_state_matrix_ad, align 1" [Chacha/chacha.cpp:563]   --->   Operation 1004 'store' <Predicate = (!icmp_ln559)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_145 : Operation 1005 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_4)" [Chacha/chacha.cpp:564]   --->   Operation 1005 'specregionend' 'empty_89' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_145 : Operation 1006 [1/1] (0.00ns)   --->   "br label %.preheader33" [Chacha/chacha.cpp:561]   --->   Operation 1006 'br' <Predicate = (!icmp_ln559)> <Delay = 0.00>

State 146 <SV = 91> <Delay = 1.76>
ST_146 : Operation 1007 [1/1] (1.76ns)   --->   "br label %.preheader32" [Chacha/chacha.cpp:568]   --->   Operation 1007 'br' <Predicate = true> <Delay = 1.76>

State 147 <SV = 92> <Delay = 4.60>
ST_147 : Operation 1008 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ %i_27, %6 ], [ 0, %.preheader32.preheader ]"   --->   Operation 1008 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1009 [1/1] (1.30ns)   --->   "%icmp_ln568 = icmp eq i4 %i11_0, -6" [Chacha/chacha.cpp:568]   --->   Operation 1009 'icmp' 'icmp_ln568' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1010 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 1010 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1011 [1/1] (1.73ns)   --->   "%i_27 = add i4 %i11_0, 1" [Chacha/chacha.cpp:568]   --->   Operation 1011 'add' 'i_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1012 [1/1] (0.00ns)   --->   "br i1 %icmp_ln568, label %.preheader31.preheader, label %6" [Chacha/chacha.cpp:568]   --->   Operation 1012 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1013 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:569]   --->   Operation 1013 'call' <Predicate = (!icmp_ln568)> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 1014 [1/1] (1.76ns)   --->   "br label %.preheader31" [Chacha/chacha.cpp:579]   --->   Operation 1014 'br' <Predicate = (icmp_ln568)> <Delay = 1.76>

State 148 <SV = 93> <Delay = 0.00>
ST_148 : Operation 1015 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:569]   --->   Operation 1015 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 94> <Delay = 4.60>
ST_149 : Operation 1016 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:569]   --->   Operation 1016 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 95> <Delay = 0.00>
ST_150 : Operation 1017 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:569]   --->   Operation 1017 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 96> <Delay = 4.60>
ST_151 : Operation 1018 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:569]   --->   Operation 1018 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 97> <Delay = 0.00>
ST_152 : Operation 1019 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:569]   --->   Operation 1019 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 98> <Delay = 4.60>
ST_153 : Operation 1020 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:569]   --->   Operation 1020 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 99> <Delay = 0.00>
ST_154 : Operation 1021 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:569]   --->   Operation 1021 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 100> <Delay = 4.60>
ST_155 : Operation 1022 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:569]   --->   Operation 1022 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 101> <Delay = 0.00>
ST_156 : Operation 1023 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:569]   --->   Operation 1023 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 102> <Delay = 4.60>
ST_157 : Operation 1024 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:569]   --->   Operation 1024 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 103> <Delay = 0.00>
ST_158 : Operation 1025 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:569]   --->   Operation 1025 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 104> <Delay = 4.60>
ST_159 : Operation 1026 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:569]   --->   Operation 1026 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 105> <Delay = 0.00>
ST_160 : Operation 1027 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:569]   --->   Operation 1027 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 106> <Delay = 4.60>
ST_161 : Operation 1028 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:569]   --->   Operation 1028 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 107> <Delay = 0.00>
ST_162 : Operation 1029 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:569]   --->   Operation 1029 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 108> <Delay = 4.60>
ST_163 : Operation 1030 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:569]   --->   Operation 1030 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 109> <Delay = 0.00>
ST_164 : Operation 1031 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:569]   --->   Operation 1031 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 110> <Delay = 4.60>
ST_165 : Operation 1032 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:569]   --->   Operation 1032 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 111> <Delay = 0.00>
ST_166 : Operation 1033 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:569]   --->   Operation 1033 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 112> <Delay = 4.60>
ST_167 : Operation 1034 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:569]   --->   Operation 1034 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 113> <Delay = 0.00>
ST_168 : Operation 1035 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:569]   --->   Operation 1035 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 114> <Delay = 4.60>
ST_169 : Operation 1036 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:569]   --->   Operation 1036 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 115> <Delay = 0.00>
ST_170 : Operation 1037 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:569]   --->   Operation 1037 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 116> <Delay = 4.60>
ST_171 : Operation 1038 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:570]   --->   Operation 1038 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 117> <Delay = 0.00>
ST_172 : Operation 1039 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:570]   --->   Operation 1039 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 118> <Delay = 4.60>
ST_173 : Operation 1040 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:570]   --->   Operation 1040 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 119> <Delay = 0.00>
ST_174 : Operation 1041 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:570]   --->   Operation 1041 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 120> <Delay = 4.60>
ST_175 : Operation 1042 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:570]   --->   Operation 1042 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 121> <Delay = 0.00>
ST_176 : Operation 1043 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:570]   --->   Operation 1043 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 122> <Delay = 4.60>
ST_177 : Operation 1044 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:570]   --->   Operation 1044 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 123> <Delay = 0.00>
ST_178 : Operation 1045 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:570]   --->   Operation 1045 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 124> <Delay = 4.60>
ST_179 : Operation 1046 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:570]   --->   Operation 1046 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 125> <Delay = 0.00>
ST_180 : Operation 1047 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:570]   --->   Operation 1047 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 126> <Delay = 4.60>
ST_181 : Operation 1048 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:570]   --->   Operation 1048 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 127> <Delay = 0.00>
ST_182 : Operation 1049 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:570]   --->   Operation 1049 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 128> <Delay = 4.60>
ST_183 : Operation 1050 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:570]   --->   Operation 1050 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 129> <Delay = 0.00>
ST_184 : Operation 1051 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:570]   --->   Operation 1051 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 130> <Delay = 4.60>
ST_185 : Operation 1052 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:570]   --->   Operation 1052 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 131> <Delay = 0.00>
ST_186 : Operation 1053 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:570]   --->   Operation 1053 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 132> <Delay = 4.60>
ST_187 : Operation 1054 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:570]   --->   Operation 1054 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 133> <Delay = 0.00>
ST_188 : Operation 1055 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:570]   --->   Operation 1055 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 134> <Delay = 4.60>
ST_189 : Operation 1056 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:570]   --->   Operation 1056 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 135> <Delay = 0.00>
ST_190 : Operation 1057 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:570]   --->   Operation 1057 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 136> <Delay = 4.60>
ST_191 : Operation 1058 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:570]   --->   Operation 1058 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 137> <Delay = 0.00>
ST_192 : Operation 1059 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:570]   --->   Operation 1059 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 138> <Delay = 4.60>
ST_193 : Operation 1060 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:570]   --->   Operation 1060 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 139> <Delay = 0.00>
ST_194 : Operation 1061 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:570]   --->   Operation 1061 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 140> <Delay = 4.60>
ST_195 : Operation 1062 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:571]   --->   Operation 1062 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 141> <Delay = 0.00>
ST_196 : Operation 1063 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:571]   --->   Operation 1063 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 142> <Delay = 4.60>
ST_197 : Operation 1064 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:571]   --->   Operation 1064 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 143> <Delay = 0.00>
ST_198 : Operation 1065 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:571]   --->   Operation 1065 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 144> <Delay = 4.60>
ST_199 : Operation 1066 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:571]   --->   Operation 1066 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 145> <Delay = 0.00>
ST_200 : Operation 1067 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:571]   --->   Operation 1067 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 146> <Delay = 4.60>
ST_201 : Operation 1068 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:571]   --->   Operation 1068 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 202 <SV = 147> <Delay = 0.00>
ST_202 : Operation 1069 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:571]   --->   Operation 1069 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 148> <Delay = 4.60>
ST_203 : Operation 1070 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:571]   --->   Operation 1070 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 149> <Delay = 0.00>
ST_204 : Operation 1071 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:571]   --->   Operation 1071 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 150> <Delay = 4.60>
ST_205 : Operation 1072 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:571]   --->   Operation 1072 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 151> <Delay = 0.00>
ST_206 : Operation 1073 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:571]   --->   Operation 1073 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 152> <Delay = 4.60>
ST_207 : Operation 1074 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:571]   --->   Operation 1074 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 153> <Delay = 0.00>
ST_208 : Operation 1075 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:571]   --->   Operation 1075 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 154> <Delay = 4.60>
ST_209 : Operation 1076 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:571]   --->   Operation 1076 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 155> <Delay = 0.00>
ST_210 : Operation 1077 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:571]   --->   Operation 1077 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 156> <Delay = 4.60>
ST_211 : Operation 1078 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:571]   --->   Operation 1078 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 212 <SV = 157> <Delay = 0.00>
ST_212 : Operation 1079 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:571]   --->   Operation 1079 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 158> <Delay = 4.60>
ST_213 : Operation 1080 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:571]   --->   Operation 1080 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 159> <Delay = 0.00>
ST_214 : Operation 1081 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:571]   --->   Operation 1081 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 160> <Delay = 4.60>
ST_215 : Operation 1082 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:571]   --->   Operation 1082 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 161> <Delay = 0.00>
ST_216 : Operation 1083 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:571]   --->   Operation 1083 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 162> <Delay = 4.60>
ST_217 : Operation 1084 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:571]   --->   Operation 1084 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 163> <Delay = 0.00>
ST_218 : Operation 1085 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:571]   --->   Operation 1085 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 164> <Delay = 4.60>
ST_219 : Operation 1086 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:572]   --->   Operation 1086 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 165> <Delay = 0.00>
ST_220 : Operation 1087 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:572]   --->   Operation 1087 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 166> <Delay = 4.60>
ST_221 : Operation 1088 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:572]   --->   Operation 1088 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 167> <Delay = 0.00>
ST_222 : Operation 1089 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:572]   --->   Operation 1089 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 168> <Delay = 4.60>
ST_223 : Operation 1090 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:572]   --->   Operation 1090 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 169> <Delay = 0.00>
ST_224 : Operation 1091 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:572]   --->   Operation 1091 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 170> <Delay = 4.60>
ST_225 : Operation 1092 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:572]   --->   Operation 1092 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 171> <Delay = 0.00>
ST_226 : Operation 1093 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:572]   --->   Operation 1093 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 172> <Delay = 4.60>
ST_227 : Operation 1094 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:572]   --->   Operation 1094 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 228 <SV = 173> <Delay = 0.00>
ST_228 : Operation 1095 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:572]   --->   Operation 1095 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 174> <Delay = 4.60>
ST_229 : Operation 1096 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:572]   --->   Operation 1096 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 175> <Delay = 0.00>
ST_230 : Operation 1097 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:572]   --->   Operation 1097 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 176> <Delay = 4.60>
ST_231 : Operation 1098 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:572]   --->   Operation 1098 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 177> <Delay = 0.00>
ST_232 : Operation 1099 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:572]   --->   Operation 1099 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 178> <Delay = 4.60>
ST_233 : Operation 1100 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:572]   --->   Operation 1100 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 179> <Delay = 0.00>
ST_234 : Operation 1101 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:572]   --->   Operation 1101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 180> <Delay = 4.60>
ST_235 : Operation 1102 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:572]   --->   Operation 1102 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 181> <Delay = 0.00>
ST_236 : Operation 1103 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:572]   --->   Operation 1103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 182> <Delay = 4.60>
ST_237 : Operation 1104 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:572]   --->   Operation 1104 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 183> <Delay = 0.00>
ST_238 : Operation 1105 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:572]   --->   Operation 1105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 184> <Delay = 4.60>
ST_239 : Operation 1106 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:572]   --->   Operation 1106 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 185> <Delay = 0.00>
ST_240 : Operation 1107 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:572]   --->   Operation 1107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 186> <Delay = 4.60>
ST_241 : Operation 1108 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:572]   --->   Operation 1108 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 187> <Delay = 0.00>
ST_242 : Operation 1109 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:572]   --->   Operation 1109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 188> <Delay = 4.60>
ST_243 : Operation 1110 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:573]   --->   Operation 1110 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 189> <Delay = 0.00>
ST_244 : Operation 1111 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:573]   --->   Operation 1111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 190> <Delay = 4.60>
ST_245 : Operation 1112 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:573]   --->   Operation 1112 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 191> <Delay = 0.00>
ST_246 : Operation 1113 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:573]   --->   Operation 1113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 192> <Delay = 4.60>
ST_247 : Operation 1114 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:573]   --->   Operation 1114 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 193> <Delay = 0.00>
ST_248 : Operation 1115 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:573]   --->   Operation 1115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 194> <Delay = 4.60>
ST_249 : Operation 1116 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:573]   --->   Operation 1116 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 195> <Delay = 0.00>
ST_250 : Operation 1117 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:573]   --->   Operation 1117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 196> <Delay = 4.60>
ST_251 : Operation 1118 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:573]   --->   Operation 1118 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 197> <Delay = 0.00>
ST_252 : Operation 1119 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:573]   --->   Operation 1119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 198> <Delay = 4.60>
ST_253 : Operation 1120 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:573]   --->   Operation 1120 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 199> <Delay = 0.00>
ST_254 : Operation 1121 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:573]   --->   Operation 1121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 200> <Delay = 4.60>
ST_255 : Operation 1122 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:573]   --->   Operation 1122 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 201> <Delay = 0.00>
ST_256 : Operation 1123 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 0, i5 5, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:573]   --->   Operation 1123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 202> <Delay = 4.60>
ST_257 : Operation 1124 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:573]   --->   Operation 1124 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 203> <Delay = 0.00>
ST_258 : Operation 1125 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 15, i6 0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:573]   --->   Operation 1125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 204> <Delay = 4.60>
ST_259 : Operation 1126 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:573]   --->   Operation 1126 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 205> <Delay = 0.00>
ST_260 : Operation 1127 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 15, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:573]   --->   Operation 1127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 206> <Delay = 4.60>
ST_261 : Operation 1128 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:573]   --->   Operation 1128 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 207> <Delay = 0.00>
ST_262 : Operation 1129 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 10, i5 15, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:573]   --->   Operation 1129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 208> <Delay = 4.60>
ST_263 : Operation 1130 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:573]   --->   Operation 1130 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 209> <Delay = 0.00>
ST_264 : Operation 1131 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 5, i6 10, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:573]   --->   Operation 1131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 210> <Delay = 4.60>
ST_265 : Operation 1132 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:573]   --->   Operation 1132 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 266 <SV = 211> <Delay = 0.00>
ST_266 : Operation 1133 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 5, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:573]   --->   Operation 1133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 212> <Delay = 4.60>
ST_267 : Operation 1134 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:574]   --->   Operation 1134 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 213> <Delay = 0.00>
ST_268 : Operation 1135 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:574]   --->   Operation 1135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 214> <Delay = 4.60>
ST_269 : Operation 1136 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:574]   --->   Operation 1136 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 215> <Delay = 0.00>
ST_270 : Operation 1137 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:574]   --->   Operation 1137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 271 <SV = 216> <Delay = 4.60>
ST_271 : Operation 1138 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:574]   --->   Operation 1138 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 272 <SV = 217> <Delay = 0.00>
ST_272 : Operation 1139 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:574]   --->   Operation 1139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 218> <Delay = 4.60>
ST_273 : Operation 1140 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:574]   --->   Operation 1140 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 219> <Delay = 0.00>
ST_274 : Operation 1141 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:574]   --->   Operation 1141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 275 <SV = 220> <Delay = 4.60>
ST_275 : Operation 1142 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:574]   --->   Operation 1142 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 276 <SV = 221> <Delay = 0.00>
ST_276 : Operation 1143 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:574]   --->   Operation 1143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 277 <SV = 222> <Delay = 4.60>
ST_277 : Operation 1144 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:574]   --->   Operation 1144 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 223> <Delay = 0.00>
ST_278 : Operation 1145 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:574]   --->   Operation 1145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 279 <SV = 224> <Delay = 4.60>
ST_279 : Operation 1146 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:574]   --->   Operation 1146 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 280 <SV = 225> <Delay = 0.00>
ST_280 : Operation 1147 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 1, i5 6, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:574]   --->   Operation 1147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 281 <SV = 226> <Delay = 4.60>
ST_281 : Operation 1148 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:574]   --->   Operation 1148 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 282 <SV = 227> <Delay = 0.00>
ST_282 : Operation 1149 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 12, i6 1, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:574]   --->   Operation 1149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 283 <SV = 228> <Delay = 4.60>
ST_283 : Operation 1150 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:574]   --->   Operation 1150 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 284 <SV = 229> <Delay = 0.00>
ST_284 : Operation 1151 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 12, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:574]   --->   Operation 1151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 285 <SV = 230> <Delay = 4.60>
ST_285 : Operation 1152 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:574]   --->   Operation 1152 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 286 <SV = 231> <Delay = 0.00>
ST_286 : Operation 1153 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 11, i5 12, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:574]   --->   Operation 1153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 287 <SV = 232> <Delay = 4.60>
ST_287 : Operation 1154 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:574]   --->   Operation 1154 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 288 <SV = 233> <Delay = 0.00>
ST_288 : Operation 1155 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 6, i6 11, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:574]   --->   Operation 1155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 289 <SV = 234> <Delay = 4.60>
ST_289 : Operation 1156 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:574]   --->   Operation 1156 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 290 <SV = 235> <Delay = 0.00>
ST_290 : Operation 1157 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 6, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:574]   --->   Operation 1157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 236> <Delay = 4.60>
ST_291 : Operation 1158 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:575]   --->   Operation 1158 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 292 <SV = 237> <Delay = 0.00>
ST_292 : Operation 1159 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:575]   --->   Operation 1159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 293 <SV = 238> <Delay = 4.60>
ST_293 : Operation 1160 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:575]   --->   Operation 1160 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 294 <SV = 239> <Delay = 0.00>
ST_294 : Operation 1161 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:575]   --->   Operation 1161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 295 <SV = 240> <Delay = 4.60>
ST_295 : Operation 1162 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:575]   --->   Operation 1162 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 296 <SV = 241> <Delay = 0.00>
ST_296 : Operation 1163 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:575]   --->   Operation 1163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 297 <SV = 242> <Delay = 4.60>
ST_297 : Operation 1164 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:575]   --->   Operation 1164 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 298 <SV = 243> <Delay = 0.00>
ST_298 : Operation 1165 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:575]   --->   Operation 1165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 299 <SV = 244> <Delay = 4.60>
ST_299 : Operation 1166 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:575]   --->   Operation 1166 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 300 <SV = 245> <Delay = 0.00>
ST_300 : Operation 1167 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:575]   --->   Operation 1167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 246> <Delay = 4.60>
ST_301 : Operation 1168 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:575]   --->   Operation 1168 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 247> <Delay = 0.00>
ST_302 : Operation 1169 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:575]   --->   Operation 1169 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 303 <SV = 248> <Delay = 4.60>
ST_303 : Operation 1170 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:575]   --->   Operation 1170 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 249> <Delay = 0.00>
ST_304 : Operation 1171 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 2, i5 7, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:575]   --->   Operation 1171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 250> <Delay = 4.60>
ST_305 : Operation 1172 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:575]   --->   Operation 1172 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 306 <SV = 251> <Delay = 0.00>
ST_306 : Operation 1173 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 13, i6 2, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:575]   --->   Operation 1173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 307 <SV = 252> <Delay = 4.60>
ST_307 : Operation 1174 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:575]   --->   Operation 1174 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 308 <SV = 253> <Delay = 0.00>
ST_308 : Operation 1175 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 13, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:575]   --->   Operation 1175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 309 <SV = 254> <Delay = 4.60>
ST_309 : Operation 1176 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:575]   --->   Operation 1176 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 310 <SV = 255> <Delay = 0.00>
ST_310 : Operation 1177 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 8, i5 13, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:575]   --->   Operation 1177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 311 <SV = 256> <Delay = 4.60>
ST_311 : Operation 1178 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:575]   --->   Operation 1178 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 312 <SV = 257> <Delay = 0.00>
ST_312 : Operation 1179 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 7, i6 8, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:575]   --->   Operation 1179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 313 <SV = 258> <Delay = 4.60>
ST_313 : Operation 1180 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:575]   --->   Operation 1180 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 314 <SV = 259> <Delay = 0.00>
ST_314 : Operation 1181 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 7, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:575]   --->   Operation 1181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 315 <SV = 260> <Delay = 4.60>
ST_315 : Operation 1182 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:576]   --->   Operation 1182 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 316 <SV = 261> <Delay = 0.00>
ST_316 : Operation 1183 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:437->Chacha/chacha.cpp:576]   --->   Operation 1183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 317 <SV = 262> <Delay = 4.60>
ST_317 : Operation 1184 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:576]   --->   Operation 1184 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 318 <SV = 263> <Delay = 0.00>
ST_318 : Operation 1185 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:438->Chacha/chacha.cpp:576]   --->   Operation 1185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 319 <SV = 264> <Delay = 4.60>
ST_319 : Operation 1186 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:576]   --->   Operation 1186 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 320 <SV = 265> <Delay = 0.00>
ST_320 : Operation 1187 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 16, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:439->Chacha/chacha.cpp:576]   --->   Operation 1187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 321 <SV = 266> <Delay = 4.60>
ST_321 : Operation 1188 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:576]   --->   Operation 1188 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 322 <SV = 267> <Delay = 0.00>
ST_322 : Operation 1189 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:441->Chacha/chacha.cpp:576]   --->   Operation 1189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 323 <SV = 268> <Delay = 4.60>
ST_323 : Operation 1190 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:576]   --->   Operation 1190 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 324 <SV = 269> <Delay = 0.00>
ST_324 : Operation 1191 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:442->Chacha/chacha.cpp:576]   --->   Operation 1191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 325 <SV = 270> <Delay = 4.60>
ST_325 : Operation 1192 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:576]   --->   Operation 1192 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 326 <SV = 271> <Delay = 0.00>
ST_326 : Operation 1193 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 12, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:443->Chacha/chacha.cpp:576]   --->   Operation 1193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 327 <SV = 272> <Delay = 4.60>
ST_327 : Operation 1194 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:576]   --->   Operation 1194 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 328 <SV = 273> <Delay = 0.00>
ST_328 : Operation 1195 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 3, i5 4, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:445->Chacha/chacha.cpp:576]   --->   Operation 1195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 329 <SV = 274> <Delay = 4.60>
ST_329 : Operation 1196 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:576]   --->   Operation 1196 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 330 <SV = 275> <Delay = 0.00>
ST_330 : Operation 1197 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 14, i6 3, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:446->Chacha/chacha.cpp:576]   --->   Operation 1197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 331 <SV = 276> <Delay = 4.60>
ST_331 : Operation 1198 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:576]   --->   Operation 1198 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 332 <SV = 277> <Delay = 0.00>
ST_332 : Operation 1199 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 14, i6 8, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:447->Chacha/chacha.cpp:576]   --->   Operation 1199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 333 <SV = 278> <Delay = 4.60>
ST_333 : Operation 1200 [2/2] (4.60ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:576]   --->   Operation 1200 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 334 <SV = 279> <Delay = 0.00>
ST_334 : Operation 1201 [1/2] (0.00ns)   --->   "call fastcc void @add_hw([144 x i8]* %state_matrix, i6 9, i5 14, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:449->Chacha/chacha.cpp:576]   --->   Operation 1201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 335 <SV = 280> <Delay = 4.60>
ST_335 : Operation 1202 [2/2] (4.60ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:576]   --->   Operation 1202 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 336 <SV = 281> <Delay = 0.00>
ST_336 : Operation 1203 [1/2] (0.00ns)   --->   "call fastcc void @xor_1_hw([144 x i8]* %state_matrix, i5 4, i6 9, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:450->Chacha/chacha.cpp:576]   --->   Operation 1203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 337 <SV = 282> <Delay = 4.60>
ST_337 : Operation 1204 [2/2] (4.60ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:576]   --->   Operation 1204 'call' <Predicate = true> <Delay = 4.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 338 <SV = 283> <Delay = 0.00>
ST_338 : Operation 1205 [1/2] (0.00ns)   --->   "call fastcc void @ls_hw([144 x i8]* %state_matrix, i5 4, i6 7, [8 x i8]* %hex_arr_test1, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:451->Chacha/chacha.cpp:576]   --->   Operation 1205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_338 : Operation 1206 [1/1] (0.00ns)   --->   "br label %.preheader32" [Chacha/chacha.cpp:568]   --->   Operation 1206 'br' <Predicate = true> <Delay = 0.00>

State 339 <SV = 93> <Delay = 3.53>
ST_339 : Operation 1207 [1/1] (0.00ns)   --->   "%i12_0 = phi i5 [ %i_28, %7 ], [ 0, %.preheader31.preheader ]"   --->   Operation 1207 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 1208 [1/1] (1.36ns)   --->   "%icmp_ln579 = icmp eq i5 %i12_0, -16" [Chacha/chacha.cpp:579]   --->   Operation 1208 'icmp' 'icmp_ln579' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1209 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1209 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 1210 [1/1] (1.78ns)   --->   "%i_28 = add i5 %i12_0, 1" [Chacha/chacha.cpp:579]   --->   Operation 1210 'add' 'i_28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln579, label %8, label %7" [Chacha/chacha.cpp:579]   --->   Operation 1211 'br' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 1212 [2/2] (1.87ns)   --->   "call fastcc void @add_2_hw([144 x i8]* %state_matrix, [144 x i8]* %copy_state_matrix, i5 %i12_0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:580]   --->   Operation 1212 'call' <Predicate = (!icmp_ln579)> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_339 : Operation 1213 [1/1] (1.13ns)   --->   "%icmp_ln583 = icmp eq i3 %a_0, -3" [Chacha/chacha.cpp:583]   --->   Operation 1213 'icmp' 'icmp_ln583' <Predicate = (icmp_ln579)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln583, label %10, label %9" [Chacha/chacha.cpp:583]   --->   Operation 1214 'br' <Predicate = (icmp_ln579)> <Delay = 0.00>
ST_339 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %a_0, i7 0)" [Chacha/chacha.cpp:584]   --->   Operation 1215 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln579 & !icmp_ln583)> <Delay = 0.00>
ST_339 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln584 = zext i10 %shl_ln to i12" [Chacha/chacha.cpp:584]   --->   Operation 1216 'zext' 'zext_ln584' <Predicate = (icmp_ln579 & !icmp_ln583)> <Delay = 0.00>
ST_339 : Operation 1217 [2/2] (3.53ns)   --->   "call fastcc void @split_2_hw([144 x i8]* %state_matrix, [750 x i8]* %cipher, i12 %zext_ln584, i1 false)" [Chacha/chacha.cpp:584]   --->   Operation 1217 'call' <Predicate = (icmp_ln579 & !icmp_ln583)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_339 : Operation 1218 [2/2] (3.53ns)   --->   "call fastcc void @split_2_hw([144 x i8]* %state_matrix, [750 x i8]* %cipher, i12 640, i1 true)" [Chacha/chacha.cpp:587]   --->   Operation 1218 'call' <Predicate = (icmp_ln579 & icmp_ln583)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 340 <SV = 94> <Delay = 0.00>
ST_340 : Operation 1219 [1/2] (0.00ns)   --->   "call fastcc void @add_2_hw([144 x i8]* %state_matrix, [144 x i8]* %copy_state_matrix, i5 %i12_0, [8 x i8]* %hex_arr_test1, [8 x i8]* %hex_arr_test2, [32 x i8]* %bin_arr_test1, [32 x i8]* %bin_arr_test2)" [Chacha/chacha.cpp:580]   --->   Operation 1219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_340 : Operation 1220 [1/1] (0.00ns)   --->   "br label %.preheader31" [Chacha/chacha.cpp:579]   --->   Operation 1220 'br' <Predicate = true> <Delay = 0.00>

State 341 <SV = 94> <Delay = 2.55>
ST_341 : Operation 1221 [1/2] (0.00ns)   --->   "call fastcc void @split_2_hw([144 x i8]* %state_matrix, [750 x i8]* %cipher, i12 %zext_ln584, i1 false)" [Chacha/chacha.cpp:584]   --->   Operation 1221 'call' <Predicate = (!icmp_ln583)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_341 : Operation 1222 [1/1] (0.00ns)   --->   "br label %11" [Chacha/chacha.cpp:585]   --->   Operation 1222 'br' <Predicate = (!icmp_ln583)> <Delay = 0.00>
ST_341 : Operation 1223 [1/2] (0.00ns)   --->   "call fastcc void @split_2_hw([144 x i8]* %state_matrix, [750 x i8]* %cipher, i12 640, i1 true)" [Chacha/chacha.cpp:587]   --->   Operation 1223 'call' <Predicate = (icmp_ln583)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_341 : Operation 1224 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 1224 'br' <Predicate = (icmp_ln583)> <Delay = 0.00>
ST_341 : Operation 1225 [1/1] (2.55ns)   --->   "%counter_val_1 = add nsw i32 %arr1_0, 1" [Chacha/chacha.cpp:590]   --->   Operation 1225 'add' 'counter_val_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1226 [1/1] (0.00ns)   --->   "br label %2" [Chacha/chacha.cpp:519]   --->   Operation 1226 'br' <Predicate = true> <Delay = 0.00>

State 342 <SV = 12> <Delay = 3.25>
ST_342 : Operation 1227 [1/1] (0.00ns)   --->   "%index_assign = phi i10 [ %i_23, %hls_label_33 ], [ 0, %.preheader30.preheader ]"   --->   Operation 1227 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1228 [1/1] (1.77ns)   --->   "%icmp_ln599 = icmp eq i10 %index_assign, -274" [Chacha/chacha.cpp:599]   --->   Operation 1228 'icmp' 'icmp_ln599' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1229 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 750, i64 750, i64 750)"   --->   Operation 1229 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1230 [1/1] (1.73ns)   --->   "%i_23 = add i10 %index_assign, 1" [Chacha/chacha.cpp:599]   --->   Operation 1230 'add' 'i_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln599, label %.preheader.preheader, label %hls_label_33" [Chacha/chacha.cpp:599]   --->   Operation 1231 'br' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i10 %index_assign to i64" [Chacha/chacha.cpp:375->Chacha/chacha.cpp:601]   --->   Operation 1232 'zext' 'zext_ln375' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_342 : Operation 1233 [1/1] (0.00ns)   --->   "%cipher_addr = getelementptr [750 x i8]* %cipher, i64 0, i64 %zext_ln375" [Chacha/chacha.cpp:375->Chacha/chacha.cpp:601]   --->   Operation 1233 'getelementptr' 'cipher_addr' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_342 : Operation 1234 [2/2] (3.25ns)   --->   "%cipher_load = load i8* %cipher_addr, align 1" [Chacha/chacha.cpp:375->Chacha/chacha.cpp:601]   --->   Operation 1234 'load' 'cipher_load' <Predicate = (!icmp_ln599)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_342 : Operation 1235 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [750 x i8]* %plaintext, i64 0, i64 %zext_ln375" [Chacha/chacha.cpp:376->Chacha/chacha.cpp:601]   --->   Operation 1235 'getelementptr' 'plaintext_addr_1' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_342 : Operation 1236 [2/2] (3.25ns)   --->   "%plaintext_load = load i8* %plaintext_addr_1, align 1" [Chacha/chacha.cpp:376->Chacha/chacha.cpp:601]   --->   Operation 1236 'load' 'plaintext_load' <Predicate = (!icmp_ln599)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 343 <SV = 13> <Delay = 3.25>
ST_343 : Operation 1237 [1/2] (3.25ns)   --->   "%cipher_load = load i8* %cipher_addr, align 1" [Chacha/chacha.cpp:375->Chacha/chacha.cpp:601]   --->   Operation 1237 'load' 'cipher_load' <Predicate = (!icmp_ln599)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_343 : Operation 1238 [1/2] (3.25ns)   --->   "%plaintext_load = load i8* %plaintext_addr_1, align 1" [Chacha/chacha.cpp:376->Chacha/chacha.cpp:601]   --->   Operation 1238 'load' 'plaintext_load' <Predicate = (!icmp_ln599)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 344 <SV = 14> <Delay = 8.59>
ST_344 : Operation 1239 [1/1] (0.00ns)   --->   "%bin_arr_2_3_1_load = load i8* %bin_arr_2_3_1" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1239 'load' 'bin_arr_2_3_1_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1240 [1/1] (0.00ns)   --->   "%bin_arr_1_0_021_load = load i6* %bin_arr_1_0_021" [Chacha/chacha.cpp:599]   --->   Operation 1240 'load' 'bin_arr_1_0_021_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1241 [1/1] (0.00ns)   --->   "%bin_arr_1_1_022_load = load i6* %bin_arr_1_1_022" [Chacha/chacha.cpp:599]   --->   Operation 1241 'load' 'bin_arr_1_1_022_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1242 [1/1] (0.00ns)   --->   "%bin_arr_1_2_023_load = load i6* %bin_arr_1_2_023" [Chacha/chacha.cpp:599]   --->   Operation 1242 'load' 'bin_arr_1_2_023_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1243 [1/1] (0.00ns)   --->   "%bin_arr_1_3_024_load = load i6* %bin_arr_1_3_024" [Chacha/chacha.cpp:599]   --->   Operation 1243 'load' 'bin_arr_1_3_024_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1244 [1/1] (0.00ns)   --->   "%bin_arr_2_0_1_load = load i8* %bin_arr_2_0_1" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1244 'load' 'bin_arr_2_0_1_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1245 [1/1] (0.00ns)   --->   "%bin_arr_2_1_1_load = load i8* %bin_arr_2_1_1" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1245 'load' 'bin_arr_2_1_1_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1246 [1/1] (0.00ns)   --->   "%bin_arr_2_2_1_load = load i8* %bin_arr_2_2_1" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1246 'load' 'bin_arr_2_2_1_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln599 = zext i6 %bin_arr_1_3_024_load to i8" [Chacha/chacha.cpp:599]   --->   Operation 1247 'zext' 'zext_ln599' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln599_1 = zext i6 %bin_arr_1_2_023_load to i8" [Chacha/chacha.cpp:599]   --->   Operation 1248 'zext' 'zext_ln599_1' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln599_2 = zext i6 %bin_arr_1_1_022_load to i8" [Chacha/chacha.cpp:599]   --->   Operation 1249 'zext' 'zext_ln599_2' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln599_3 = zext i6 %bin_arr_1_0_021_load to i8" [Chacha/chacha.cpp:599]   --->   Operation 1250 'zext' 'zext_ln599_3' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1251 [1/1] (5.82ns)   --->   "%call_ret7_i = call fastcc { i8, i8, i8, i8 } @convert_hex_to_binar.1(i8 %cipher_load, i8 %zext_ln599_3, i8 %zext_ln599_2, i8 %zext_ln599_1, i8 %zext_ln599)" [Chacha/chacha.cpp:378->Chacha/chacha.cpp:601]   --->   Operation 1251 'call' 'call_ret7_i' <Predicate = (!icmp_ln599)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_344 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln382)   --->   "%bin1_0_assign_2_i = extractvalue { i8, i8, i8, i8 } %call_ret7_i, 0" [Chacha/chacha.cpp:378->Chacha/chacha.cpp:601]   --->   Operation 1252 'extractvalue' 'bin1_0_assign_2_i' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln382_1)   --->   "%bin1_1_assign_2_i = extractvalue { i8, i8, i8, i8 } %call_ret7_i, 1" [Chacha/chacha.cpp:378->Chacha/chacha.cpp:601]   --->   Operation 1253 'extractvalue' 'bin1_1_assign_2_i' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln382_2)   --->   "%bin1_2_assign_2_i = extractvalue { i8, i8, i8, i8 } %call_ret7_i, 2" [Chacha/chacha.cpp:378->Chacha/chacha.cpp:601]   --->   Operation 1254 'extractvalue' 'bin1_2_assign_2_i' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln382_3)   --->   "%bin1_3_assign_2_i = extractvalue { i8, i8, i8, i8 } %call_ret7_i, 3" [Chacha/chacha.cpp:378->Chacha/chacha.cpp:601]   --->   Operation 1255 'extractvalue' 'bin1_3_assign_2_i' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1256 [1/1] (5.82ns)   --->   "%call_ret_i = call fastcc { i8, i8, i8, i8 } @convert_hex_to_binar.1(i8 %plaintext_load, i8 %bin_arr_2_0_1_load, i8 %bin_arr_2_1_1_load, i8 %bin_arr_2_2_1_load, i8 %bin_arr_2_3_1_load)" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1256 'call' 'call_ret_i' <Predicate = (!icmp_ln599)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_344 : Operation 1257 [1/1] (0.00ns)   --->   "%bin_arr_2_0 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 0" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1257 'extractvalue' 'bin_arr_2_0' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1258 [1/1] (0.00ns)   --->   "%bin_arr_2_1 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 1" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1258 'extractvalue' 'bin_arr_2_1' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1259 [1/1] (0.00ns)   --->   "%bin_arr_2_2 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 2" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1259 'extractvalue' 'bin_arr_2_2' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1260 [1/1] (0.00ns)   --->   "%bin_arr_2_3 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 3" [Chacha/chacha.cpp:379->Chacha/chacha.cpp:601]   --->   Operation 1260 'extractvalue' 'bin_arr_2_3' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1261 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln382 = icmp eq i8 %bin1_0_assign_2_i, %bin_arr_2_0" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1261 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln599)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1262 [1/1] (1.21ns)   --->   "%select_ln382 = select i1 %icmp_ln382, i6 -16, i6 -15" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1262 'select' 'select_ln382' <Predicate = (!icmp_ln599)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 1263 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln382_1 = icmp eq i8 %bin1_1_assign_2_i, %bin_arr_2_1" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1263 'icmp' 'icmp_ln382_1' <Predicate = (!icmp_ln599)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1264 [1/1] (1.21ns)   --->   "%select_ln382_1 = select i1 %icmp_ln382_1, i6 -16, i6 -15" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1264 'select' 'select_ln382_1' <Predicate = (!icmp_ln599)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 1265 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln382_2 = icmp eq i8 %bin1_2_assign_2_i, %bin_arr_2_2" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1265 'icmp' 'icmp_ln382_2' <Predicate = (!icmp_ln599)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1266 [1/1] (1.21ns)   --->   "%select_ln382_2 = select i1 %icmp_ln382_2, i6 -16, i6 -15" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1266 'select' 'select_ln382_2' <Predicate = (!icmp_ln599)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 1267 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln382_3 = icmp eq i8 %bin1_3_assign_2_i, %bin_arr_2_3" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1267 'icmp' 'icmp_ln382_3' <Predicate = (!icmp_ln599)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1268 [1/1] (1.21ns)   --->   "%bin_arr_1_3_cast_ca = select i1 %icmp_ln382_3, i6 -16, i6 -15" [Chacha/chacha.cpp:382->Chacha/chacha.cpp:601]   --->   Operation 1268 'select' 'bin_arr_1_3_cast_ca' <Predicate = (!icmp_ln599)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 1269 [1/1] (0.00ns)   --->   "store i8 %bin_arr_2_2, i8* %bin_arr_2_2_1" [Chacha/chacha.cpp:599]   --->   Operation 1269 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1270 [1/1] (0.00ns)   --->   "store i8 %bin_arr_2_1, i8* %bin_arr_2_1_1" [Chacha/chacha.cpp:599]   --->   Operation 1270 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1271 [1/1] (0.00ns)   --->   "store i8 %bin_arr_2_0, i8* %bin_arr_2_0_1" [Chacha/chacha.cpp:599]   --->   Operation 1271 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1272 [1/1] (0.00ns)   --->   "store i6 %bin_arr_1_3_cast_ca, i6* %bin_arr_1_3_024" [Chacha/chacha.cpp:599]   --->   Operation 1272 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1273 [1/1] (0.00ns)   --->   "store i6 %select_ln382_2, i6* %bin_arr_1_2_023" [Chacha/chacha.cpp:599]   --->   Operation 1273 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1274 [1/1] (0.00ns)   --->   "store i6 %select_ln382_1, i6* %bin_arr_1_1_022" [Chacha/chacha.cpp:599]   --->   Operation 1274 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1275 [1/1] (0.00ns)   --->   "store i6 %select_ln382, i6* %bin_arr_1_0_021" [Chacha/chacha.cpp:599]   --->   Operation 1275 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_344 : Operation 1276 [1/1] (0.00ns)   --->   "store i8 %bin_arr_2_3, i8* %bin_arr_2_3_1" [Chacha/chacha.cpp:599]   --->   Operation 1276 'store' <Predicate = (!icmp_ln599)> <Delay = 0.00>

State 345 <SV = 15> <Delay = 8.51>
ST_345 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node select_ln167)   --->   "%select_ln168 = select i1 %icmp_ln382_3, i7 48, i7 49" [Chacha/chacha.cpp:168->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1277 'select' 'select_ln168' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_1)   --->   "%select_ln172 = select i1 %icmp_ln382_3, i7 50, i7 51" [Chacha/chacha.cpp:172->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1278 'select' 'select_ln172' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_2)   --->   "%select_ln178 = select i1 %icmp_ln382_3, i7 52, i7 53" [Chacha/chacha.cpp:178->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1279 'select' 'select_ln178' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_3)   --->   "%select_ln182 = select i1 %icmp_ln382_3, i7 54, i7 55" [Chacha/chacha.cpp:182->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1280 'select' 'select_ln182' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_4)   --->   "%select_ln190 = select i1 %icmp_ln382_3, i7 56, i7 57" [Chacha/chacha.cpp:190->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1281 'select' 'select_ln190' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_5)   --->   "%select_ln194 = select i1 %icmp_ln382_3, i7 -31, i7 -30" [Chacha/chacha.cpp:194->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1282 'select' 'select_ln194' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_6)   --->   "%select_ln200 = select i1 %icmp_ln382_3, i7 -29, i7 -28" [Chacha/chacha.cpp:200->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1283 'select' 'select_ln200' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node select_ln167)   --->   "%select_ln204 = select i1 %icmp_ln382_3, i7 -27, i7 -26" [Chacha/chacha.cpp:204->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1284 'select' 'select_ln204' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1285 [1/1] (0.97ns)   --->   "%and_ln166 = and i1 %icmp_ln382, %icmp_ln382_1" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1285 'and' 'and_ln166' <Predicate = (!icmp_ln599)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node select_ln167)   --->   "%and_ln167 = and i1 %and_ln166, %icmp_ln382_2" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1286 'and' 'and_ln167' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1287 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln167 = select i1 %and_ln167, i7 %select_ln168, i7 %select_ln204" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1287 'select' 'select_ln167' <Predicate = (!icmp_ln599)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1288 [1/1] (0.97ns)   --->   "%xor_ln167 = xor i1 %icmp_ln382_2, true" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1288 'xor' 'xor_ln167' <Predicate = (!icmp_ln599)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_1)   --->   "%and_ln167_1 = and i1 %and_ln166, %xor_ln167" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1289 'and' 'and_ln167_1' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1290 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln167_1 = select i1 %and_ln167_1, i7 %select_ln172, i7 %select_ln167" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1290 'select' 'select_ln167_1' <Predicate = (!icmp_ln599)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln166_1)   --->   "%xor_ln166 = xor i1 %icmp_ln382_1, true" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1291 'xor' 'xor_ln166' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1292 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln166_1 = and i1 %icmp_ln382, %xor_ln166" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1292 'and' 'and_ln166_1' <Predicate = (!icmp_ln599)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_2)   --->   "%and_ln167_2 = and i1 %and_ln166_1, %icmp_ln382_2" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1293 'and' 'and_ln167_2' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1294 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln167_2 = select i1 %and_ln167_2, i7 %select_ln178, i7 %select_ln167_1" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1294 'select' 'select_ln167_2' <Predicate = (!icmp_ln599)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_3)   --->   "%and_ln167_3 = and i1 %and_ln166_1, %xor_ln167" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1295 'and' 'and_ln167_3' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1296 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln167_3 = select i1 %and_ln167_3, i7 %select_ln182, i7 %select_ln167_2" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1296 'select' 'select_ln167_3' <Predicate = (!icmp_ln599)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln166_2)   --->   "%xor_ln165 = xor i1 %icmp_ln382, true" [Chacha/chacha.cpp:165->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1297 'xor' 'xor_ln165' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1298 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln166_2 = and i1 %icmp_ln382_1, %xor_ln165" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1298 'and' 'and_ln166_2' <Predicate = (!icmp_ln599)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_4)   --->   "%and_ln167_4 = and i1 %and_ln166_2, %icmp_ln382_2" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1299 'and' 'and_ln167_4' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1300 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln167_4 = select i1 %and_ln167_4, i7 %select_ln190, i7 %select_ln167_3" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1300 'select' 'select_ln167_4' <Predicate = (!icmp_ln599)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_5)   --->   "%and_ln167_5 = and i1 %and_ln166_2, %xor_ln167" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1301 'and' 'and_ln167_5' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1302 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln167_5 = select i1 %and_ln167_5, i7 %select_ln194, i7 %select_ln167_4" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1302 'select' 'select_ln167_5' <Predicate = (!icmp_ln599)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_6)   --->   "%or_ln166 = or i1 %icmp_ln382, %icmp_ln382_1" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1303 'or' 'or_ln166' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_6)   --->   "%xor_ln166_1 = xor i1 %or_ln166, true" [Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1304 'xor' 'xor_ln166_1' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln167_6)   --->   "%and_ln167_6 = and i1 %icmp_ln382_2, %xor_ln166_1" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1305 'and' 'and_ln167_6' <Predicate = (!icmp_ln599)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1306 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln167_6 = select i1 %and_ln167_6, i7 %select_ln200, i7 %select_ln167_5" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1306 'select' 'select_ln167_6' <Predicate = (!icmp_ln599)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 346 <SV = 16> <Delay = 3.25>
ST_346 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [Chacha/chacha.cpp:599]   --->   Operation 1307 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_346 : Operation 1308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:600]   --->   Operation 1308 'specpipeline' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_346 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i7 %select_ln167_6 to i8" [Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601]   --->   Operation 1309 'zext' 'zext_ln167' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_346 : Operation 1310 [1/1] (3.25ns)   --->   "store i8 %zext_ln167, i8* %cipher_addr, align 1" [Chacha/chacha.cpp:391->Chacha/chacha.cpp:601]   --->   Operation 1310 'store' <Predicate = (!icmp_ln599)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_346 : Operation 1311 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_8)" [Chacha/chacha.cpp:602]   --->   Operation 1311 'specregionend' 'empty_93' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_346 : Operation 1312 [1/1] (0.00ns)   --->   "br label %.preheader30" [Chacha/chacha.cpp:599]   --->   Operation 1312 'br' <Predicate = (!icmp_ln599)> <Delay = 0.00>

State 347 <SV = 13> <Delay = 1.76>
ST_347 : Operation 1313 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:605]   --->   Operation 1313 'br' <Predicate = true> <Delay = 1.76>

State 348 <SV = 14> <Delay = 3.25>
ST_348 : Operation 1314 [1/1] (0.00ns)   --->   "%i14_0 = phi i10 [ %i_25, %hls_label_34 ], [ 0, %.preheader.preheader ]"   --->   Operation 1314 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1315 [1/1] (1.77ns)   --->   "%icmp_ln605 = icmp eq i10 %i14_0, -274" [Chacha/chacha.cpp:605]   --->   Operation 1315 'icmp' 'icmp_ln605' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 1316 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 750, i64 750, i64 750)"   --->   Operation 1316 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1317 [1/1] (1.73ns)   --->   "%i_25 = add i10 %i14_0, 1" [Chacha/chacha.cpp:605]   --->   Operation 1317 'add' 'i_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 1318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln605, label %12, label %hls_label_34" [Chacha/chacha.cpp:605]   --->   Operation 1318 'br' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln607 = zext i10 %i14_0 to i64" [Chacha/chacha.cpp:607]   --->   Operation 1319 'zext' 'zext_ln607' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_348 : Operation 1320 [1/1] (0.00ns)   --->   "%cipher_addr_1 = getelementptr inbounds [750 x i8]* %cipher, i64 0, i64 %zext_ln607" [Chacha/chacha.cpp:607]   --->   Operation 1320 'getelementptr' 'cipher_addr_1' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_348 : Operation 1321 [2/2] (3.25ns)   --->   "%tmp_data_4 = load i8* %cipher_addr_1, align 1" [Chacha/chacha.cpp:607]   --->   Operation 1321 'load' 'tmp_data_4' <Predicate = (!icmp_ln605)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_348 : Operation 1322 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i14_0, -275" [Chacha/chacha.cpp:608]   --->   Operation 1322 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln605)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 15> <Delay = 6.88>
ST_349 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [Chacha/chacha.cpp:605]   --->   Operation 1323 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_349 : Operation 1324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:606]   --->   Operation 1324 'specpipeline' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_349 : Operation 1325 [1/2] (3.25ns)   --->   "%tmp_data_4 = load i8* %cipher_addr_1, align 1" [Chacha/chacha.cpp:607]   --->   Operation 1325 'load' 'tmp_data_4' <Predicate = (!icmp_ln605)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_349 : Operation 1326 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P(i8* %output_V_data, i1* %output_V_last_V, i8 %tmp_data_4, i1 %tmp_last_V)" [Chacha/chacha.cpp:614]   --->   Operation 1326 'write' <Predicate = (!icmp_ln605)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_349 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_9)" [Chacha/chacha.cpp:615]   --->   Operation 1327 'specregionend' 'empty_95' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_349 : Operation 1328 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:605]   --->   Operation 1328 'br' <Predicate = (!icmp_ln605)> <Delay = 0.00>

State 350 <SV = 15> <Delay = 0.00>
ST_350 : Operation 1329 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:617]   --->   Operation 1329 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:466) [177]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:466) [177]  (0 ns)
	'icmp' operation ('icmp_ln466', Chacha/chacha.cpp:466) [178]  (1.77 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'input_V_data' (Chacha/chacha.cpp:468) [185]  (3.63 ns)
	'store' operation ('store_ln469', Chacha/chacha.cpp:469) of variable 'tmp.data', Chacha/chacha.cpp:468 on array 'plaintext', Chacha/chacha.cpp:458 [189]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:472) [195]  (1.77 ns)

 <State 5>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:472) [195]  (0 ns)
	'add' operation ('i', Chacha/chacha.cpp:472) [198]  (1.87 ns)

 <State 6>: 5.96ns
The critical path consists of the following:
	fifo read on port 'input_V_data' (Chacha/chacha.cpp:474) [203]  (3.63 ns)
	'store' operation ('store_ln475', Chacha/chacha.cpp:475) of variable 'tmp.data', Chacha/chacha.cpp:474 on array 'key', Chacha/chacha.cpp:459 [207]  (2.32 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:478) [213]  (1.77 ns)

 <State 8>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:478) [213]  (0 ns)
	'add' operation ('i', Chacha/chacha.cpp:478) [216]  (1.78 ns)

 <State 9>: 5.96ns
The critical path consists of the following:
	fifo read on port 'input_V_data' (Chacha/chacha.cpp:480) [221]  (3.63 ns)
	'store' operation ('store_ln481', Chacha/chacha.cpp:481) of variable 'tmp.data', Chacha/chacha.cpp:480 on array 'nonce', Chacha/chacha.cpp:460 [225]  (2.32 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:484) [231]  (1.77 ns)

 <State 11>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:484) [231]  (0 ns)
	'add' operation ('i', Chacha/chacha.cpp:484) [234]  (1.74 ns)

 <State 12>: 5.96ns
The critical path consists of the following:
	fifo read on port 'input_V_data' (Chacha/chacha.cpp:486) [239]  (3.63 ns)
	'store' operation ('store_ln487', Chacha/chacha.cpp:487) of variable 'tmp.data', Chacha/chacha.cpp:486 on array 'hex', Chacha/chacha.cpp:461 [243]  (2.32 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [249]  (1.77 ns)

 <State 14>: 8.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:214->Chacha/chacha.cpp:515) [250]  (0 ns)
	'sub' operation ('sub_ln223', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [271]  (1.74 ns)
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 15>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 17>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 18>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 19>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [273]  (6.28 ns)

 <State 20>: 8.25ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.25 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (8.75 ns)

 <State 45>: 5.31ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) to 'pow_generic<double>' [274]  (5.31 ns)

 <State 46>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 47>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 48>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 49>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 50>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 51>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_79', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [275]  (7.79 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [277]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [277]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [277]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [277]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [277]  (8.23 ns)

 <State 57>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [285]  (1.64 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [289]  (0.697 ns)
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [293]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [298]  (4.61 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [299]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) [300]  (0.698 ns)

 <State 59>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln519', Chacha/chacha.cpp:519) [304]  (2.55 ns)

 <State 60>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln519', Chacha/chacha.cpp:519) [309]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 61>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 55 on array 'state_matrix', Chacha/chacha.cpp:520 [316]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 55 on array 'state_matrix', Chacha/chacha.cpp:520 [318]  (3.25 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 54 on array 'state_matrix', Chacha/chacha.cpp:520 [320]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [322]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 51 on array 'state_matrix', Chacha/chacha.cpp:520 [324]  (3.25 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 48 on array 'state_matrix', Chacha/chacha.cpp:520 [326]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 52 on array 'state_matrix', Chacha/chacha.cpp:520 [328]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 101 on array 'state_matrix', Chacha/chacha.cpp:520 [330]  (3.25 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 55 on array 'state_matrix', Chacha/chacha.cpp:520 [332]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 54 on array 'state_matrix', Chacha/chacha.cpp:520 [334]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 50 on array 'state_matrix', Chacha/chacha.cpp:520 [336]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 51 on array 'state_matrix', Chacha/chacha.cpp:520 [338]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [340]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 98 on array 'state_matrix', Chacha/chacha.cpp:520 [342]  (3.25 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 48 on array 'state_matrix', Chacha/chacha.cpp:520 [344]  (3.25 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 53 on array 'state_matrix', Chacha/chacha.cpp:520 [346]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 52 on array 'state_matrix', Chacha/chacha.cpp:520 [348]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [350]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [352]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [354]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [356]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [358]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [360]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [362]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [364]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [366]  (3.25 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [368]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [370]  (3.25 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [372]  (3.25 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [374]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [376]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [378]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [380]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [382]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [384]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [386]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [388]  (3.25 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [390]  (3.25 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [392]  (3.25 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [394]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [396]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [398]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [400]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [402]  (3.25 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [404]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [406]  (3.25 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [408]  (3.25 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [410]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [412]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [414]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [416]  (3.25 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [418]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [420]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [422]  (3.25 ns)

 <State 115>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [424]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [426]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [428]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [430]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [432]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [434]  (3.25 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [436]  (3.25 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [438]  (3.25 ns)

 <State 123>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [440]  (3.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [442]  (3.25 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [444]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [446]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [448]  (3.25 ns)

 <State 128>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [450]  (3.25 ns)

 <State 129>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [452]  (3.25 ns)

 <State 130>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [454]  (3.25 ns)

 <State 131>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln520', Chacha/chacha.cpp:520) of constant 0 on array 'state_matrix', Chacha/chacha.cpp:520 [456]  (3.25 ns)

 <State 132>: 5.52ns
The critical path consists of the following:
	'phi' operation ('count_0', Chacha/chacha.cpp:529) with incoming values : ('select_ln529', Chacha/chacha.cpp:529) [463]  (0 ns)
	'add' operation ('add_ln535_1', Chacha/chacha.cpp:535) [474]  (1.74 ns)
	'select' operation ('select_ln535', Chacha/chacha.cpp:535) [477]  (1.02 ns)
	'add' operation ('add_ln535', Chacha/chacha.cpp:535) [486]  (1.74 ns)
	'select' operation ('select_ln533_1', Chacha/chacha.cpp:533) [490]  (1.02 ns)

 <State 133>: 7.99ns
The critical path consists of the following:
	'add' operation ('i', Chacha/chacha.cpp:529) [473]  (1.56 ns)
	'select' operation ('select_ln535_2', Chacha/chacha.cpp:535) [479]  (0.993 ns)
	'add' operation ('add_ln533', Chacha/chacha.cpp:533) [495]  (1.74 ns)
	'add' operation ('add_ln533_1', Chacha/chacha.cpp:533) [499]  (0 ns)
	'add' operation ('add_ln533_2', Chacha/chacha.cpp:533) [504]  (3.7 ns)

 <State 134>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_arr_load', Chacha/chacha.cpp:533) on array 'key_arr' [510]  (2.32 ns)
	'store' operation ('store_ln533', Chacha/chacha.cpp:533) of variable 'key_arr_load', Chacha/chacha.cpp:533 on array 'state_matrix', Chacha/chacha.cpp:520 [511]  (3.25 ns)

 <State 135>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', Chacha/chacha.cpp:540) with incoming values : ('add_ln540', Chacha/chacha.cpp:540) [520]  (1.77 ns)

 <State 136>: 6.66ns
The critical path consists of the following:
	'phi' operation ('count_2', Chacha/chacha.cpp:543) with incoming values : ('select_ln543_1', Chacha/chacha.cpp:543) [521]  (0 ns)
	'add' operation ('count', Chacha/chacha.cpp:545) [528]  (1.56 ns)
	'select' operation ('select_ln543_1', Chacha/chacha.cpp:543) [533]  (0.993 ns)
	'add' operation ('add_ln543_3', Chacha/chacha.cpp:543) [550]  (1.78 ns)
	'getelementptr' operation ('nonce_arr_addr', Chacha/chacha.cpp:543) [552]  (0 ns)
	'load' operation ('nonce_arr_load', Chacha/chacha.cpp:543) on array 'nonce_arr' [553]  (2.32 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	'add' operation ('add_ln543', Chacha/chacha.cpp:543) [540]  (1.83 ns)
	'add' operation ('add_ln543_1', Chacha/chacha.cpp:543) [542]  (0 ns)
	'add' operation ('add_ln543_2', Chacha/chacha.cpp:543) [547]  (3.67 ns)
	'getelementptr' operation ('state_matrix_addr_149', Chacha/chacha.cpp:543) [549]  (0 ns)
	'store' operation ('store_ln543', Chacha/chacha.cpp:543) of variable 'nonce_arr_load', Chacha/chacha.cpp:543 on array 'state_matrix', Chacha/chacha.cpp:520 [554]  (3.25 ns)

 <State 138>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln550', Chacha/chacha.cpp:550) to 'convert_decimal_to_h' [559]  (1.77 ns)

 <State 139>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', Chacha/chacha.cpp:552) [562]  (1.77 ns)

 <State 140>: 2.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Chacha/chacha.cpp:552) [562]  (0 ns)
	'getelementptr' operation ('counter_addr_1', Chacha/chacha.cpp:554) [576]  (0 ns)
	'load' operation ('counter_load', Chacha/chacha.cpp:554) on array 'hex', Chacha/chacha.cpp:461 [577]  (2.32 ns)

 <State 141>: 5.58ns
The critical path consists of the following:
	'load' operation ('counter_load', Chacha/chacha.cpp:554) on array 'hex', Chacha/chacha.cpp:461 [577]  (2.32 ns)
	'store' operation ('store_ln554', Chacha/chacha.cpp:554) of variable 'counter_load', Chacha/chacha.cpp:554 on array 'state_matrix', Chacha/chacha.cpp:520 [578]  (3.25 ns)

 <State 142>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten44', Chacha/chacha.cpp:559) with incoming values : ('add_ln559', Chacha/chacha.cpp:559) [584]  (1.77 ns)

 <State 143>: 6.88ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten30', Chacha/chacha.cpp:560) with incoming values : ('select_ln560', Chacha/chacha.cpp:560) [586]  (0 ns)
	'icmp' operation ('icmp_ln560', Chacha/chacha.cpp:560) [595]  (1.49 ns)
	'select' operation ('select_ln563', Chacha/chacha.cpp:563) [596]  (0.98 ns)
	'add' operation ('j_6', Chacha/chacha.cpp:560) [603]  (1.65 ns)
	'select' operation ('select_ln563_3', Chacha/chacha.cpp:563) [606]  (0.98 ns)
	'add' operation ('add_ln563', Chacha/chacha.cpp:563) [608]  (1.78 ns)

 <State 144>: 6.95ns
The critical path consists of the following:
	'add' operation ('add_ln563_1', Chacha/chacha.cpp:563) [611]  (0 ns)
	'add' operation ('add_ln563_2', Chacha/chacha.cpp:563) [615]  (3.7 ns)
	'getelementptr' operation ('state_matrix_addr_151', Chacha/chacha.cpp:563) [617]  (0 ns)
	'load' operation ('state_matrix_load', Chacha/chacha.cpp:563) on array 'state_matrix', Chacha/chacha.cpp:520 [619]  (3.25 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('state_matrix_load', Chacha/chacha.cpp:563) on array 'state_matrix', Chacha/chacha.cpp:520 [619]  (3.25 ns)
	'store' operation ('store_ln563', Chacha/chacha.cpp:563) of variable 'state_matrix_load', Chacha/chacha.cpp:563 on array 'copy_state_matrix', Chacha/chacha.cpp:557 [620]  (3.25 ns)

 <State 146>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:568) [629]  (1.77 ns)

 <State 147>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:569) to 'add_hw' [635]  (4.61 ns)

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:569) to 'xor_1_hw' [636]  (4.61 ns)

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:569) to 'ls_hw' [637]  (4.61 ns)

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:569) to 'add_hw' [638]  (4.61 ns)

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:569) to 'xor_1_hw' [639]  (4.61 ns)

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:569) to 'ls_hw' [640]  (4.61 ns)

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:569) to 'add_hw' [641]  (4.61 ns)

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:569) to 'xor_1_hw' [642]  (4.61 ns)

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:569) to 'ls_hw' [643]  (4.61 ns)

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:569) to 'add_hw' [644]  (4.61 ns)

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:569) to 'xor_1_hw' [645]  (4.61 ns)

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:569) to 'ls_hw' [646]  (4.61 ns)

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:570) to 'add_hw' [647]  (4.61 ns)

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:570) to 'xor_1_hw' [648]  (4.61 ns)

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:570) to 'ls_hw' [649]  (4.61 ns)

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:570) to 'add_hw' [650]  (4.61 ns)

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:570) to 'xor_1_hw' [651]  (4.61 ns)

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:570) to 'ls_hw' [652]  (4.61 ns)

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:570) to 'add_hw' [653]  (4.61 ns)

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:570) to 'xor_1_hw' [654]  (4.61 ns)

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:570) to 'ls_hw' [655]  (4.61 ns)

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:570) to 'add_hw' [656]  (4.61 ns)

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:570) to 'xor_1_hw' [657]  (4.61 ns)

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:570) to 'ls_hw' [658]  (4.61 ns)

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:571) to 'add_hw' [659]  (4.61 ns)

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:571) to 'xor_1_hw' [660]  (4.61 ns)

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:571) to 'ls_hw' [661]  (4.61 ns)

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:571) to 'add_hw' [662]  (4.61 ns)

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:571) to 'xor_1_hw' [663]  (4.61 ns)

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:571) to 'ls_hw' [664]  (4.61 ns)

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:571) to 'add_hw' [665]  (4.61 ns)

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:571) to 'xor_1_hw' [666]  (4.61 ns)

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:571) to 'ls_hw' [667]  (4.61 ns)

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:571) to 'add_hw' [668]  (4.61 ns)

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:571) to 'xor_1_hw' [669]  (4.61 ns)

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:571) to 'ls_hw' [670]  (4.61 ns)

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:572) to 'add_hw' [671]  (4.61 ns)

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:572) to 'xor_1_hw' [672]  (4.61 ns)

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:572) to 'ls_hw' [673]  (4.61 ns)

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:572) to 'add_hw' [674]  (4.61 ns)

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:572) to 'xor_1_hw' [675]  (4.61 ns)

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:572) to 'ls_hw' [676]  (4.61 ns)

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:572) to 'add_hw' [677]  (4.61 ns)

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:572) to 'xor_1_hw' [678]  (4.61 ns)

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:572) to 'ls_hw' [679]  (4.61 ns)

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:572) to 'add_hw' [680]  (4.61 ns)

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:572) to 'xor_1_hw' [681]  (4.61 ns)

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:572) to 'ls_hw' [682]  (4.61 ns)

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:573) to 'add_hw' [683]  (4.61 ns)

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:573) to 'xor_1_hw' [684]  (4.61 ns)

 <State 246>: 0ns
The critical path consists of the following:

 <State 247>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:573) to 'ls_hw' [685]  (4.61 ns)

 <State 248>: 0ns
The critical path consists of the following:

 <State 249>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:573) to 'add_hw' [686]  (4.61 ns)

 <State 250>: 0ns
The critical path consists of the following:

 <State 251>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:573) to 'xor_1_hw' [687]  (4.61 ns)

 <State 252>: 0ns
The critical path consists of the following:

 <State 253>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:573) to 'ls_hw' [688]  (4.61 ns)

 <State 254>: 0ns
The critical path consists of the following:

 <State 255>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:573) to 'add_hw' [689]  (4.61 ns)

 <State 256>: 0ns
The critical path consists of the following:

 <State 257>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:573) to 'xor_1_hw' [690]  (4.61 ns)

 <State 258>: 0ns
The critical path consists of the following:

 <State 259>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:573) to 'ls_hw' [691]  (4.61 ns)

 <State 260>: 0ns
The critical path consists of the following:

 <State 261>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:573) to 'add_hw' [692]  (4.61 ns)

 <State 262>: 0ns
The critical path consists of the following:

 <State 263>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:573) to 'xor_1_hw' [693]  (4.61 ns)

 <State 264>: 0ns
The critical path consists of the following:

 <State 265>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:573) to 'ls_hw' [694]  (4.61 ns)

 <State 266>: 0ns
The critical path consists of the following:

 <State 267>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:574) to 'add_hw' [695]  (4.61 ns)

 <State 268>: 0ns
The critical path consists of the following:

 <State 269>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:574) to 'xor_1_hw' [696]  (4.61 ns)

 <State 270>: 0ns
The critical path consists of the following:

 <State 271>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:574) to 'ls_hw' [697]  (4.61 ns)

 <State 272>: 0ns
The critical path consists of the following:

 <State 273>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:574) to 'add_hw' [698]  (4.61 ns)

 <State 274>: 0ns
The critical path consists of the following:

 <State 275>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:574) to 'xor_1_hw' [699]  (4.61 ns)

 <State 276>: 0ns
The critical path consists of the following:

 <State 277>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:574) to 'ls_hw' [700]  (4.61 ns)

 <State 278>: 0ns
The critical path consists of the following:

 <State 279>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:574) to 'add_hw' [701]  (4.61 ns)

 <State 280>: 0ns
The critical path consists of the following:

 <State 281>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:574) to 'xor_1_hw' [702]  (4.61 ns)

 <State 282>: 0ns
The critical path consists of the following:

 <State 283>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:574) to 'ls_hw' [703]  (4.61 ns)

 <State 284>: 0ns
The critical path consists of the following:

 <State 285>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:574) to 'add_hw' [704]  (4.61 ns)

 <State 286>: 0ns
The critical path consists of the following:

 <State 287>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:574) to 'xor_1_hw' [705]  (4.61 ns)

 <State 288>: 0ns
The critical path consists of the following:

 <State 289>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:574) to 'ls_hw' [706]  (4.61 ns)

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:575) to 'add_hw' [707]  (4.61 ns)

 <State 292>: 0ns
The critical path consists of the following:

 <State 293>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:575) to 'xor_1_hw' [708]  (4.61 ns)

 <State 294>: 0ns
The critical path consists of the following:

 <State 295>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:575) to 'ls_hw' [709]  (4.61 ns)

 <State 296>: 0ns
The critical path consists of the following:

 <State 297>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:575) to 'add_hw' [710]  (4.61 ns)

 <State 298>: 0ns
The critical path consists of the following:

 <State 299>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:575) to 'xor_1_hw' [711]  (4.61 ns)

 <State 300>: 0ns
The critical path consists of the following:

 <State 301>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:575) to 'ls_hw' [712]  (4.61 ns)

 <State 302>: 0ns
The critical path consists of the following:

 <State 303>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:575) to 'add_hw' [713]  (4.61 ns)

 <State 304>: 0ns
The critical path consists of the following:

 <State 305>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:575) to 'xor_1_hw' [714]  (4.61 ns)

 <State 306>: 0ns
The critical path consists of the following:

 <State 307>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:575) to 'ls_hw' [715]  (4.61 ns)

 <State 308>: 0ns
The critical path consists of the following:

 <State 309>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:575) to 'add_hw' [716]  (4.61 ns)

 <State 310>: 0ns
The critical path consists of the following:

 <State 311>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:575) to 'xor_1_hw' [717]  (4.61 ns)

 <State 312>: 0ns
The critical path consists of the following:

 <State 313>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:575) to 'ls_hw' [718]  (4.61 ns)

 <State 314>: 0ns
The critical path consists of the following:

 <State 315>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln437', Chacha/chacha.cpp:437->Chacha/chacha.cpp:576) to 'add_hw' [719]  (4.61 ns)

 <State 316>: 0ns
The critical path consists of the following:

 <State 317>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln438', Chacha/chacha.cpp:438->Chacha/chacha.cpp:576) to 'xor_1_hw' [720]  (4.61 ns)

 <State 318>: 0ns
The critical path consists of the following:

 <State 319>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln439', Chacha/chacha.cpp:439->Chacha/chacha.cpp:576) to 'ls_hw' [721]  (4.61 ns)

 <State 320>: 0ns
The critical path consists of the following:

 <State 321>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln441', Chacha/chacha.cpp:441->Chacha/chacha.cpp:576) to 'add_hw' [722]  (4.61 ns)

 <State 322>: 0ns
The critical path consists of the following:

 <State 323>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln442', Chacha/chacha.cpp:442->Chacha/chacha.cpp:576) to 'xor_1_hw' [723]  (4.61 ns)

 <State 324>: 0ns
The critical path consists of the following:

 <State 325>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln443', Chacha/chacha.cpp:443->Chacha/chacha.cpp:576) to 'ls_hw' [724]  (4.61 ns)

 <State 326>: 0ns
The critical path consists of the following:

 <State 327>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln445', Chacha/chacha.cpp:445->Chacha/chacha.cpp:576) to 'add_hw' [725]  (4.61 ns)

 <State 328>: 0ns
The critical path consists of the following:

 <State 329>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln446', Chacha/chacha.cpp:446->Chacha/chacha.cpp:576) to 'xor_1_hw' [726]  (4.61 ns)

 <State 330>: 0ns
The critical path consists of the following:

 <State 331>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln447', Chacha/chacha.cpp:447->Chacha/chacha.cpp:576) to 'ls_hw' [727]  (4.61 ns)

 <State 332>: 0ns
The critical path consists of the following:

 <State 333>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln449', Chacha/chacha.cpp:449->Chacha/chacha.cpp:576) to 'add_hw' [728]  (4.61 ns)

 <State 334>: 0ns
The critical path consists of the following:

 <State 335>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln450', Chacha/chacha.cpp:450->Chacha/chacha.cpp:576) to 'xor_1_hw' [729]  (4.61 ns)

 <State 336>: 0ns
The critical path consists of the following:

 <State 337>: 4.61ns
The critical path consists of the following:
	'call' operation ('call_ln451', Chacha/chacha.cpp:451->Chacha/chacha.cpp:576) to 'ls_hw' [730]  (4.61 ns)

 <State 338>: 0ns
The critical path consists of the following:

 <State 339>: 3.54ns
The critical path consists of the following:
	'call' operation ('call_ln584', Chacha/chacha.cpp:584) to 'split_2_hw' [749]  (3.54 ns)

 <State 340>: 0ns
The critical path consists of the following:

 <State 341>: 2.55ns
The critical path consists of the following:
	'add' operation ('counter_val', Chacha/chacha.cpp:590) [755]  (2.55 ns)

 <State 342>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:599) [768]  (0 ns)
	'getelementptr' operation ('cipher_addr', Chacha/chacha.cpp:375->Chacha/chacha.cpp:601) [789]  (0 ns)
	'load' operation ('cipher_load', Chacha/chacha.cpp:375->Chacha/chacha.cpp:601) on array 'cipher', Chacha/chacha.cpp:462 [790]  (3.25 ns)

 <State 343>: 3.25ns
The critical path consists of the following:
	'load' operation ('cipher_load', Chacha/chacha.cpp:375->Chacha/chacha.cpp:601) on array 'cipher', Chacha/chacha.cpp:462 [790]  (3.25 ns)

 <State 344>: 8.59ns
The critical path consists of the following:
	'load' operation ('bin_arr_2_3_1_load', Chacha/chacha.cpp:379->Chacha/chacha.cpp:601) on local variable 'bin_arr_2[3]' [774]  (0 ns)
	'call' operation ('call_ret_i', Chacha/chacha.cpp:379->Chacha/chacha.cpp:601) to 'convert_hex_to_binar.1' [798]  (5.83 ns)
	'icmp' operation ('icmp_ln382', Chacha/chacha.cpp:382->Chacha/chacha.cpp:601) [803]  (1.55 ns)
	'select' operation ('select_ln382', Chacha/chacha.cpp:382->Chacha/chacha.cpp:601) [804]  (1.22 ns)

 <State 345>: 8.51ns
The critical path consists of the following:
	'and' operation ('and_ln166', Chacha/chacha.cpp:166->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [819]  (0.978 ns)
	'and' operation ('and_ln167', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [820]  (0 ns)
	'select' operation ('select_ln167', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [821]  (1.19 ns)
	'select' operation ('select_ln167_1', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [824]  (0.993 ns)
	'select' operation ('select_ln167_2', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [828]  (0.993 ns)
	'select' operation ('select_ln167_3', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [830]  (0.993 ns)
	'select' operation ('select_ln167_4', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [834]  (0.993 ns)
	'select' operation ('select_ln167_5', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [836]  (1.19 ns)
	'select' operation ('select_ln167_6', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) [840]  (1.19 ns)

 <State 346>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln391', Chacha/chacha.cpp:391->Chacha/chacha.cpp:601) of variable 'zext_ln167', Chacha/chacha.cpp:167->Chacha/chacha.cpp:390->Chacha/chacha.cpp:601 on array 'cipher', Chacha/chacha.cpp:462 [842]  (3.25 ns)

 <State 347>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:605) [856]  (1.77 ns)

 <State 348>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:605) [856]  (0 ns)
	'getelementptr' operation ('cipher_addr_1', Chacha/chacha.cpp:607) [865]  (0 ns)
	'load' operation ('tmp.data', Chacha/chacha.cpp:607) on array 'cipher', Chacha/chacha.cpp:462 [866]  (3.25 ns)

 <State 349>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp.data', Chacha/chacha.cpp:607) on array 'cipher', Chacha/chacha.cpp:462 [866]  (3.25 ns)
	fifo write on port 'output_V_data' (Chacha/chacha.cpp:614) [868]  (3.63 ns)

 <State 350>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
