// Seed: 3300846285
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3
  );
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = id_6;
  wire id_7;
endmodule
module module_2;
  wire id_1;
  wire id_2;
  parameter id_3 = 1'd0;
  wire  id_4;
  logic id_5;
  ;
  wire id_6;
endmodule
