

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Thu Nov  9 21:00:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.328 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      434|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      641|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      210|    -|
|Register             |        -|      -|      224|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      224|     1285|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  641|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                                |                                                           |        0|      0|  0|  641|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_27_fu_122_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_30_fu_197_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_33_fu_227_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_37_fu_271_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_361_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_3_fu_257_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_4_fu_347_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_108_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_3_fu_291_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_381_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_141_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_309_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_399_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_159_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_34_fu_211_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_35_fu_241_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_38_fu_181_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_39_fu_331_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_12_fu_315_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_13_fu_405_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_165_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_12_fu_323_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_13_fu_413_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_173_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_12_fu_303_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_13_fu_393_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_29_fu_147_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_30_fu_297_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_31_fu_387_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_153_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_285_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_375_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_135_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 434|         173|         364|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                      Name                                      | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                       |  15|          3|    1|          3|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_0_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_10_V      |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_11_V      |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_1_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_2_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_3_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_4_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_5_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_6_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_7_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_8_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_9_V       |  15|          3|   17|         51|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_V_offset  |  15|          3|    5|         15|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                           | 210|         42|  210|        630|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_port_reg_x_0_V   |  17|   0|   17|          0|
    |ap_port_reg_x_10_V  |  17|   0|   17|          0|
    |ap_port_reg_x_11_V  |  17|   0|   17|          0|
    |ap_port_reg_x_1_V   |  17|   0|   17|          0|
    |ap_port_reg_x_2_V   |  17|   0|   17|          0|
    |ap_port_reg_x_3_V   |  17|   0|   17|          0|
    |ap_port_reg_x_4_V   |  17|   0|   17|          0|
    |ap_port_reg_x_5_V   |  17|   0|   17|          0|
    |ap_port_reg_x_6_V   |  17|   0|   17|          0|
    |ap_port_reg_x_7_V   |  17|   0|   17|          0|
    |ap_port_reg_x_8_V   |  17|   0|   17|          0|
    |ap_port_reg_x_9_V   |  17|   0|   17|          0|
    |p_Val2_s_reg_429    |  18|   0|   18|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 224|   0|  224|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_start   |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_done    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_idle    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ready   | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return  | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V      |  in |   17|   ap_none  |                                   x_0_V                                  |    pointer   |
|x_1_V      |  in |   17|   ap_none  |                                   x_1_V                                  |    pointer   |
|x_2_V      |  in |   17|   ap_none  |                                   x_2_V                                  |    pointer   |
|x_3_V      |  in |   17|   ap_none  |                                   x_3_V                                  |    pointer   |
|x_4_V      |  in |   17|   ap_none  |                                   x_4_V                                  |    pointer   |
|x_5_V      |  in |   17|   ap_none  |                                   x_5_V                                  |    pointer   |
|x_6_V      |  in |   17|   ap_none  |                                   x_6_V                                  |    pointer   |
|x_7_V      |  in |   17|   ap_none  |                                   x_7_V                                  |    pointer   |
|x_8_V      |  in |   17|   ap_none  |                                   x_8_V                                  |    pointer   |
|x_9_V      |  in |   17|   ap_none  |                                   x_9_V                                  |    pointer   |
|x_10_V     |  in |   17|   ap_none  |                                  x_10_V                                  |    pointer   |
|x_11_V     |  in |   17|   ap_none  |                                  x_11_V                                  |    pointer   |
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

