<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.reg_move_engine API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.reg_move_engine</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy

from simulator.register_file_utility import OperandReadReq, OperandReadResp,\
    OperandWriteReq
from program.instruction import Operand


class RegMoveReq:
    def __init__(self, operand, subcore_id, pg_id, warp_id, is_upstream):
        &#34;&#34;&#34;This is register move request
        If this moves reg from subcore to PG:
        - is_upstream is True
        - subcore_id is source, pg_id is destination
        - this request read from subcore register file
        If this moves reg from PG to subcore:
        - is_upstream is False
        - pg_id is source, subcore_id is destination
        - this request read from PG register file
        &#34;&#34;&#34;
        assert isinstance(operand, Operand)
        self.operand = operand
        self.subcore_id = subcore_id
        self.pg_id = pg_id
        self.warp_id = warp_id
        self.is_upstream = is_upstream
        self.data = None


class RegMoveAck:
    def __init__(self, operand):
        self.operand = operand
        

class RegMoveEngine:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, bus_arbiter, engine_type):
        &#34;&#34;&#34;Register movement engine
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: IO interface to register file
            bus_arbiter: subcore-PG bus arbiter
            engine_type: nb_reg_move or fb_reg_move
        &#34;&#34;&#34;
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.bus_arbiter = bus_arbiter
       
        self.simt_len = self.config[&#34;num_threads_per_warp&#34;]
        self.all_1s = int(&#34;1&#34; * self.simt_len, 2)
        
        self.is_far_bank = True if engine_type == &#34;fb_reg_move&#34; \
            else False
        self.num_unit = self.config[&#34;num_{}_engine&#34;.format(engine_type)]
        self.base_regfile_read_port_id = \
            self.config[&#34;base_regfile_read_port_id_{}_engine&#34;
                        .format(engine_type)]
        self.base_regfile_write_port_id = \
            self.config[&#34;base_regfile_write_port_id_{}_engine&#34;
                        .format(engine_type)]

        self.reg_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_ack_queue = simpy.FilterStore(self.env, capacity=1)
        if self.is_far_bank:
            self.reg_req_bus_queue = simpy.FilterStore(self.env, capacity=1)
        # for local read request handling
        self.reg_read_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_read_ack_queue = simpy.FilterStore(self.env, capacity=1)
        # for local write request handling
        self.reg_write_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_write_ack_queue = simpy.FilterStore(self.env, capacity=1)
        # each register move engine can handle a read request and a write
        # request at the same cycle
        for i in range(self.num_unit):
            if self.is_far_bank:
                self.env.process(
                    self._handle_reg_move_req_far_bank()
                )
            else:
                self.env.process(
                    self._handle_reg_move_req_near_bank()
                )
            regfile_read_port_id = self.base_regfile_read_port_id + i
            regfile_write_port_id = self.base_regfile_write_port_id + i
            self.env.process(
                self._handle_reg_move_read_req(regfile_read_port_id)
            )
            self.env.process(
                self._handle_reg_move_write_req(regfile_write_port_id)
            )

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;near-bank&#34;
                )

    def _handle_reg_move_req_far_bank(self):
        while True:
            req = yield self.reg_req_queue.get()
            assert isinstance(req, RegMoveReq)
            # this is master data movement engine in subcore
            if req.is_upstream:
                # subcore --&gt; pg
                # read subcore&#39;s reg file
                yield self.reg_read_req_queue.put(req)
                req = yield self.reg_read_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to pg, upstream traffic
                yield self.bus_arbiter\
                    .upstream_req_queue.put(req)
                req = yield self.reg_req_bus_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # respond to instr offload engine
                mov_ack = RegMoveAck(
                    operand=req.operand
                )
                yield self.reg_ack_queue.put(mov_ack)
            else:
                # pg --&gt; subcore
                # issue to pg, upstream traffic
                yield self.bus_arbiter\
                    .upstream_req_queue.put(req)
                req = yield self.reg_req_bus_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # write subcore&#39;s reg file
                yield self.reg_write_req_queue.put(req)
                req = yield self.reg_write_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # respond to instr offload engine
                mov_ack = RegMoveAck(
                    operand=req.operand
                )
                yield self.reg_ack_queue.put(mov_ack)

    def _handle_reg_move_req_near_bank(self):
        while True:
            req = yield self.reg_req_queue.get()
            assert isinstance(req, RegMoveReq)
            # this is slave data movement engine in pg
            if req.is_upstream:
                # subcore --&gt; pg
                # write pg&#39;s reg file
                yield self.reg_write_req_queue.put(req)
                req = yield self.reg_write_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to subcore, downstream traffic
                yield self.bus_arbiter\
                    .downstream_req_queue.put(req)
            else:
                # pg --&gt; subcore
                # read pg&#39;s reg file
                yield self.reg_read_req_queue.put(req)
                req = yield self.reg_read_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to subcore, downstream traffic
                yield self.bus_arbiter\
                    .downstream_req_queue.put(req)

    def _handle_reg_move_read_req(self, regfile_read_port_id):
        while True:
            req = yield self.reg_read_req_queue.get()
            # check if the source register is ready
            reg_ready = self._check_reg_ready(
                op_str=req.operand.op_str,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            assert reg_ready is True, &#34;source register is not valid!&#34;

            # compose a read request
            reg_addr, reg_size = self._get_reg_addr(
                reg_prefix=req.operand.reg_prefix,
                reg_index=req.operand.reg_index,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            operand_read_req = OperandReadReq(
                operand_id=None,
                base_reg_addr=reg_addr,
                total_reg_size=reg_size
            )
            # issue this to read interface
            yield self.regfile_io_interface\
                .read_req_queue[regfile_read_port_id].put(operand_read_req)
            # wait until request is received
            resp = yield self.regfile_io_interface\
                .read_resp_queue[regfile_read_port_id].get()
            assert isinstance(resp, OperandReadResp), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            # NOTE: register movement between far-bank and near-bank does not
            # change dependency relationship
            # we do not update dep_table here
            
            # set payload
            req.data = resp.data
            # issue ack
            yield self.reg_read_ack_queue.put(req)

    def _handle_reg_move_write_req(self, regfile_write_port_id):
        while True:
            req = yield self.reg_write_req_queue.get()

            reg_addr, reg_size = self._get_reg_addr(
                reg_prefix=req.operand.reg_prefix,
                reg_index=req.operand.reg_index,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            # compose a write request
            # NOTE: we move the whole register across all threads, since
            # register trakcing table does not consider SIMT
            assert req.data is not None
            operand_write_req = OperandWriteReq(
                base_reg_addr=reg_addr,
                total_reg_size=reg_size,
                simt_mask=self.all_1s,
                data=req.data
            )
            # issue this to write interface
            yield self.regfile_io_interface\
                .write_req_queue[regfile_write_port_id]\
                .put(operand_write_req)
            # wait until write ack
            _ = yield self.regfile_io_interface.write_resp_queue.get(
                lambda x: (x.base_reg_addr == reg_addr
                           and x.total_reg_size == reg_size)
            )
            # issue ack
            yield self.reg_write_ack_queue.put(req)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.reg_move_engine.RegMoveAck"><code class="flex name class">
<span>class <span class="ident">RegMoveAck</span></span>
<span>(</span><span>operand)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegMoveAck:
    def __init__(self, operand):
        self.operand = operand</code></pre>
</details>
</dd>
<dt id="simulator.reg_move_engine.RegMoveEngine"><code class="flex name class">
<span>class <span class="ident">RegMoveEngine</span></span>
<span>(</span><span>env, log, config, clock_unit, backend, regfile_io_interface, bus_arbiter, engine_type)</span>
</code></dt>
<dd>
<div class="desc"><p>Register movement engine</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>env</code></strong></dt>
<dd>simpy environment</dd>
<dt><strong><code>log</code></strong></dt>
<dd>python log</dd>
<dt><strong><code>config</code></strong></dt>
<dd>configuration dictionary</dd>
<dt><strong><code>clock_unit</code></strong></dt>
<dd>clock unit</dd>
<dt><strong><code>backend</code></strong></dt>
<dd>the parent component
For far-bank, this is subcore
For near-bank, this is PG</dd>
<dt><strong><code>regfile_io_interface</code></strong></dt>
<dd>IO interface to register file</dd>
<dt><strong><code>bus_arbiter</code></strong></dt>
<dd>subcore-PG bus arbiter</dd>
<dt><strong><code>engine_type</code></strong></dt>
<dd>nb_reg_move or fb_reg_move</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegMoveEngine:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, bus_arbiter, engine_type):
        &#34;&#34;&#34;Register movement engine
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: IO interface to register file
            bus_arbiter: subcore-PG bus arbiter
            engine_type: nb_reg_move or fb_reg_move
        &#34;&#34;&#34;
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.bus_arbiter = bus_arbiter
       
        self.simt_len = self.config[&#34;num_threads_per_warp&#34;]
        self.all_1s = int(&#34;1&#34; * self.simt_len, 2)
        
        self.is_far_bank = True if engine_type == &#34;fb_reg_move&#34; \
            else False
        self.num_unit = self.config[&#34;num_{}_engine&#34;.format(engine_type)]
        self.base_regfile_read_port_id = \
            self.config[&#34;base_regfile_read_port_id_{}_engine&#34;
                        .format(engine_type)]
        self.base_regfile_write_port_id = \
            self.config[&#34;base_regfile_write_port_id_{}_engine&#34;
                        .format(engine_type)]

        self.reg_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_ack_queue = simpy.FilterStore(self.env, capacity=1)
        if self.is_far_bank:
            self.reg_req_bus_queue = simpy.FilterStore(self.env, capacity=1)
        # for local read request handling
        self.reg_read_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_read_ack_queue = simpy.FilterStore(self.env, capacity=1)
        # for local write request handling
        self.reg_write_req_queue = simpy.Store(self.env, capacity=1)
        self.reg_write_ack_queue = simpy.FilterStore(self.env, capacity=1)
        # each register move engine can handle a read request and a write
        # request at the same cycle
        for i in range(self.num_unit):
            if self.is_far_bank:
                self.env.process(
                    self._handle_reg_move_req_far_bank()
                )
            else:
                self.env.process(
                    self._handle_reg_move_req_near_bank()
                )
            regfile_read_port_id = self.base_regfile_read_port_id + i
            regfile_write_port_id = self.base_regfile_write_port_id + i
            self.env.process(
                self._handle_reg_move_read_req(regfile_read_port_id)
            )
            self.env.process(
                self._handle_reg_move_write_req(regfile_write_port_id)
            )

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;near-bank&#34;
                )

    def _handle_reg_move_req_far_bank(self):
        while True:
            req = yield self.reg_req_queue.get()
            assert isinstance(req, RegMoveReq)
            # this is master data movement engine in subcore
            if req.is_upstream:
                # subcore --&gt; pg
                # read subcore&#39;s reg file
                yield self.reg_read_req_queue.put(req)
                req = yield self.reg_read_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to pg, upstream traffic
                yield self.bus_arbiter\
                    .upstream_req_queue.put(req)
                req = yield self.reg_req_bus_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # respond to instr offload engine
                mov_ack = RegMoveAck(
                    operand=req.operand
                )
                yield self.reg_ack_queue.put(mov_ack)
            else:
                # pg --&gt; subcore
                # issue to pg, upstream traffic
                yield self.bus_arbiter\
                    .upstream_req_queue.put(req)
                req = yield self.reg_req_bus_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # write subcore&#39;s reg file
                yield self.reg_write_req_queue.put(req)
                req = yield self.reg_write_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # respond to instr offload engine
                mov_ack = RegMoveAck(
                    operand=req.operand
                )
                yield self.reg_ack_queue.put(mov_ack)

    def _handle_reg_move_req_near_bank(self):
        while True:
            req = yield self.reg_req_queue.get()
            assert isinstance(req, RegMoveReq)
            # this is slave data movement engine in pg
            if req.is_upstream:
                # subcore --&gt; pg
                # write pg&#39;s reg file
                yield self.reg_write_req_queue.put(req)
                req = yield self.reg_write_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to subcore, downstream traffic
                yield self.bus_arbiter\
                    .downstream_req_queue.put(req)
            else:
                # pg --&gt; subcore
                # read pg&#39;s reg file
                yield self.reg_read_req_queue.put(req)
                req = yield self.reg_read_ack_queue.get(
                    lambda x: (x.operand.op_str == req.operand.op_str
                               and x.subcore_id == req.subcore_id
                               and x.pg_id == req.pg_id
                               and x.warp_id == req.warp_id)
                )
                # issue to subcore, downstream traffic
                yield self.bus_arbiter\
                    .downstream_req_queue.put(req)

    def _handle_reg_move_read_req(self, regfile_read_port_id):
        while True:
            req = yield self.reg_read_req_queue.get()
            # check if the source register is ready
            reg_ready = self._check_reg_ready(
                op_str=req.operand.op_str,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            assert reg_ready is True, &#34;source register is not valid!&#34;

            # compose a read request
            reg_addr, reg_size = self._get_reg_addr(
                reg_prefix=req.operand.reg_prefix,
                reg_index=req.operand.reg_index,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            operand_read_req = OperandReadReq(
                operand_id=None,
                base_reg_addr=reg_addr,
                total_reg_size=reg_size
            )
            # issue this to read interface
            yield self.regfile_io_interface\
                .read_req_queue[regfile_read_port_id].put(operand_read_req)
            # wait until request is received
            resp = yield self.regfile_io_interface\
                .read_resp_queue[regfile_read_port_id].get()
            assert isinstance(resp, OperandReadResp), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            # NOTE: register movement between far-bank and near-bank does not
            # change dependency relationship
            # we do not update dep_table here
            
            # set payload
            req.data = resp.data
            # issue ack
            yield self.reg_read_ack_queue.put(req)

    def _handle_reg_move_write_req(self, regfile_write_port_id):
        while True:
            req = yield self.reg_write_req_queue.get()

            reg_addr, reg_size = self._get_reg_addr(
                reg_prefix=req.operand.reg_prefix,
                reg_index=req.operand.reg_index,
                subcore_id=req.subcore_id,
                warp_id=req.warp_id
            )
            # compose a write request
            # NOTE: we move the whole register across all threads, since
            # register trakcing table does not consider SIMT
            assert req.data is not None
            operand_write_req = OperandWriteReq(
                base_reg_addr=reg_addr,
                total_reg_size=reg_size,
                simt_mask=self.all_1s,
                data=req.data
            )
            # issue this to write interface
            yield self.regfile_io_interface\
                .write_req_queue[regfile_write_port_id]\
                .put(operand_write_req)
            # wait until write ack
            _ = yield self.regfile_io_interface.write_resp_queue.get(
                lambda x: (x.base_reg_addr == reg_addr
                           and x.total_reg_size == reg_size)
            )
            # issue ack
            yield self.reg_write_ack_queue.put(req)</code></pre>
</details>
</dd>
<dt id="simulator.reg_move_engine.RegMoveReq"><code class="flex name class">
<span>class <span class="ident">RegMoveReq</span></span>
<span>(</span><span>operand, subcore_id, pg_id, warp_id, is_upstream)</span>
</code></dt>
<dd>
<div class="desc"><p>This is register move request
If this moves reg from subcore to PG:
- is_upstream is True
- subcore_id is source, pg_id is destination
- this request read from subcore register file
If this moves reg from PG to subcore:
- is_upstream is False
- pg_id is source, subcore_id is destination
- this request read from PG register file</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegMoveReq:
    def __init__(self, operand, subcore_id, pg_id, warp_id, is_upstream):
        &#34;&#34;&#34;This is register move request
        If this moves reg from subcore to PG:
        - is_upstream is True
        - subcore_id is source, pg_id is destination
        - this request read from subcore register file
        If this moves reg from PG to subcore:
        - is_upstream is False
        - pg_id is source, subcore_id is destination
        - this request read from PG register file
        &#34;&#34;&#34;
        assert isinstance(operand, Operand)
        self.operand = operand
        self.subcore_id = subcore_id
        self.pg_id = pg_id
        self.warp_id = warp_id
        self.is_upstream = is_upstream
        self.data = None</code></pre>
</details>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.reg_move_engine.RegMoveAck" href="#simulator.reg_move_engine.RegMoveAck">RegMoveAck</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.reg_move_engine.RegMoveEngine" href="#simulator.reg_move_engine.RegMoveEngine">RegMoveEngine</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.reg_move_engine.RegMoveReq" href="#simulator.reg_move_engine.RegMoveReq">RegMoveReq</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>