# //  QuestaSim-64 6.5f Jun 16 2010 Linux 3.13.0-40-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project arm_pipeline
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
# ** Error: (vsim-3389) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/testbench.v(59): Port 'inst_addr' not found in the connected module (2nd connection).
#         Region: :testbench:top
# ** Error: (vsim-3389) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/testbench.v(59): Port 'mem_addr' not found in the connected module (4th connection).
#         Region: :testbench:top
# ** Fatal: (vsim-3365) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/testbench.v(59): Too many port connections. Expected 7, found 9.
#    Time: 0 fs  Iteration: 0  Instance: :testbench:top File: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_top.sv
# FATAL ERROR while loading design
# Error loading design
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_top.sv(139): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'IDEX_inst_15_12'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(44).
#         Region: :testbench:top:id_stage
# ** Error: (vsim-3389) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(85): Port 'IDEX_cpsr_we' not found in the connected module (7th connection).
#         Region: :testbench:top:id_stage:detector
# ** Fatal: (vsim-3365) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(85): Too many port connections. Expected 10, found 11.
#    Time: 0 ns  Iteration: 0  Instance: :testbench:top:id_stage:detector File: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/hazard_detect.sv
# FATAL ERROR while loading design
# Error loading design
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
# ** Error: (vsim-3389) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(85): Port 'IDEX_cpsr_we' not found in the connected module (7th connection).
#         Region: :testbench:top:id_stage:detector
# ** Fatal: (vsim-3365) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(85): Too many port connections. Expected 10, found 11.
#    Time: 0 ns  Iteration: 0  Instance: :testbench:top:id_stage:detector File: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/hazard_detect.sv
# FATAL ERROR while loading design
# Error loading design
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(84): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'cond'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/hazard_detect.sv(12).
#         Region: :testbench:top:id_stage:detector
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_top.sv(191): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'mem_write_en'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem_stage.sv(16).
#         Region: :testbench:top:mem_stage
add wave sim/:testbench:top:*
add wave sim/:testbench:top:*
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run
run
run
add wave \
{sim/:testbench:top:register_file:mem } \
{sim/:testbench:top:register_file:cpsr } 
# Break key hit 
restart
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.register
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(84): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'cond'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/hazard_detect.sv(12).
#         Region: :testbench:top:id_stage:detector
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_top.sv(191): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'mem_write_en'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem_stage.sv(16).
#         Region: :testbench:top:mem_stage
run 50ns
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run 50ns
run 50ns
run 50ns
run 50ns
run 50ns
add wave \
{sim/:testbench:top:ex_stage:operand2 } 
restart 
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.register
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_id_stage.sv(84): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'cond'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/hazard_detect.sv(12).
#         Region: :testbench:top:id_stage:detector
# ** Warning: (vsim-3015) /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_top.sv(191): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'mem_write_en'. The port definition is at: /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem_stage.sv(16).
#         Region: :testbench:top:mem_stage
run 50ns
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run 50ns
run 50ns
run 50ns
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tong/myProject/ARM_Pipelining/lab3/sim/wave.do
