###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 12:00:48 2018
#  Design:            FIR
#  Command:           optDesign -postRoute -hold -outDir reports/postRouteTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_4/op_2_reg_1_/CK 
Endpoint:   MAC_inst_4/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.432
= Slack Time                   37.811
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.207 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.229 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.365 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.368 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.619 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.619 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.718 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.718 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.152 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.154 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.444 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.445 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.756 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.757 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.961 | 
     | MAC_inst_4/U67/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.158 |   49.969 | 
     | MAC_inst_4/U67/ZN          |   ^   | MAC_inst_4/n189          | AOI22_X1  | 0.220 |  12.379 |   50.189 | 
     | MAC_inst_4/U65/A1          |   ^   | MAC_inst_4/n189          | NAND2_X1  | 0.000 |  12.379 |   50.189 | 
     | MAC_inst_4/U65/ZN          |   v   | MAC_inst_4/n135          | NAND2_X1  | 0.053 |  12.432 |   50.242 | 
     | MAC_inst_4/op_2_reg_1_/D   |   v   | MAC_inst_4/n135          | DFF_X1    | 0.000 |  12.432 |   50.242 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.811 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.809 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.690 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.686 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.559 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.559 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.127 |   0.379 |  -37.432 | 
     | MAC_inst_4/op_2_reg_1_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.001 |   0.380 |  -37.431 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/op_1_reg_0_/CK 
Endpoint:   MAC_inst_4/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.431
= Slack Time                   37.811
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.207 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.230 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.366 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.369 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.620 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.620 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.718 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.718 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.152 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.154 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.445 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.446 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.756 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.757 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.962 | 
     | MAC_inst_4/U43/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.157 |   49.968 | 
     | MAC_inst_4/U43/ZN          |   ^   | MAC_inst_4/n210          | AOI22_X1  | 0.219 |  12.376 |   50.187 | 
     | MAC_inst_4/U41/A1          |   ^   | MAC_inst_4/n210          | NAND2_X1  | 0.000 |  12.376 |   50.187 | 
     | MAC_inst_4/U41/ZN          |   v   | MAC_inst_4/n144          | NAND2_X1  | 0.054 |  12.430 |   50.241 | 
     | MAC_inst_4/op_1_reg_0_/D   |   v   | MAC_inst_4/n144          | DFF_X1    | 0.000 |  12.431 |   50.241 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.811 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.810 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.690 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.687 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.558 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.558 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.380 |  -37.431 | 
     | MAC_inst_4/op_1_reg_0_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.380 |  -37.431 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_4/op_2_reg_2_/CK 
Endpoint:   MAC_inst_4/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.432
= Slack Time                   37.811
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.207 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.230 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.366 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.369 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.620 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.620 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.718 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.719 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.152 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.154 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.218 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.445 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.446 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.756 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.757 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.962 | 
     | MAC_inst_4/U70/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.158 |   49.969 | 
     | MAC_inst_4/U70/ZN          |   ^   | MAC_inst_4/n187          | AOI22_X1  | 0.220 |  12.378 |   50.189 | 
     | MAC_inst_4/U68/A1          |   ^   | MAC_inst_4/n187          | NAND2_X1  | 0.000 |  12.379 |   50.190 | 
     | MAC_inst_4/U68/ZN          |   v   | MAC_inst_4/n134          | NAND2_X1  | 0.053 |  12.432 |   50.243 | 
     | MAC_inst_4/op_2_reg_2_/D   |   v   | MAC_inst_4/n134          | DFF_X1    | 0.000 |  12.432 |   50.243 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.811 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.810 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.690 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.687 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.560 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.559 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.127 |   0.379 |  -37.432 | 
     | MAC_inst_4/op_2_reg_2_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.001 |   0.380 |  -37.431 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_4/op_1_reg_4_/CK 
Endpoint:   MAC_inst_4/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.434
= Slack Time                   37.813
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.208 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.231 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.367 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.370 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.621 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.621 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.720 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.720 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.153 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.156 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.220 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.220 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.446 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.447 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.757 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.759 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.963 | 
     | MAC_inst_4/U55/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.157 |   49.970 | 
     | MAC_inst_4/U55/ZN          |   ^   | MAC_inst_4/n199          | AOI22_X1  | 0.222 |  12.379 |   50.192 | 
     | MAC_inst_4/U53/A1          |   ^   | MAC_inst_4/n199          | NAND2_X1  | 0.000 |  12.379 |   50.192 | 
     | MAC_inst_4/U53/ZN          |   v   | MAC_inst_4/n140          | NAND2_X1  | 0.054 |  12.434 |   50.246 | 
     | MAC_inst_4/op_1_reg_4_/D   |   v   | MAC_inst_4/n140          | DFF_X1    | 0.000 |  12.434 |   50.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.813 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.811 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.692 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.689 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.560 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.559 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.129 |   0.382 |  -37.430 | 
     | MAC_inst_4/op_1_reg_4_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.383 |  -37.429 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_4/op_1_reg_2_/CK 
Endpoint:   MAC_inst_4/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.140
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.422
= Slack Time                   37.818
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.214 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.237 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.373 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.376 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.627 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.627 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.726 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.726 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.159 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.162 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.226 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.226 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.452 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.453 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.765 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.969 | 
     | MAC_inst_4/U49/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.157 |   49.975 | 
     | MAC_inst_4/U49/ZN          |   ^   | MAC_inst_4/n203          | AOI22_X1  | 0.213 |  12.370 |   50.188 | 
     | MAC_inst_4/U47/A1          |   ^   | MAC_inst_4/n203          | NAND2_X1  | 0.000 |  12.370 |   50.188 | 
     | MAC_inst_4/U47/ZN          |   v   | MAC_inst_4/n142          | NAND2_X1  | 0.052 |  12.422 |   50.241 | 
     | MAC_inst_4/op_1_reg_2_/D   |   v   | MAC_inst_4/n142          | DFF_X1    | 0.000 |  12.422 |   50.241 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.818 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.817 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.698 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.695 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.566 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.565 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.380 |  -37.438 | 
     | MAC_inst_4/op_1_reg_2_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.381 |  -37.438 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/op_1_reg_1_/CK 
Endpoint:   MAC_inst_4/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.422
= Slack Time                   37.819
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.215 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.238 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.374 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.377 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.628 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.628 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.727 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.727 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.160 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.163 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.226 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.226 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.453 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.454 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.764 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.765 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.970 | 
     | MAC_inst_4/U46/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.157 |   49.976 | 
     | MAC_inst_4/U46/ZN          |   ^   | MAC_inst_4/n205          | AOI22_X1  | 0.214 |  12.371 |   50.190 | 
     | MAC_inst_4/U44/A1          |   ^   | MAC_inst_4/n205          | NAND2_X1  | 0.000 |  12.371 |   50.190 | 
     | MAC_inst_4/U44/ZN          |   v   | MAC_inst_4/n143          | NAND2_X1  | 0.051 |  12.422 |   50.241 | 
     | MAC_inst_4/op_1_reg_1_/D   |   v   | MAC_inst_4/n143          | DFF_X1    | 0.000 |  12.422 |   50.241 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.819 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.818 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.699 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.695 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.567 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.566 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.380 |  -37.439 | 
     | MAC_inst_4/op_1_reg_1_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.380 |  -37.439 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_4/op_1_reg_7_/CK 
Endpoint:   MAC_inst_4/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.426
= Slack Time                   37.820
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.216 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.239 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.375 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.378 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.727 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.728 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.161 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.163 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.454 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.455 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.765 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.766 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.971 | 
     | MAC_inst_4/U40/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.158 |   49.978 | 
     | MAC_inst_4/U40/ZN          |   ^   | MAC_inst_4/n193          | AOI22_X1  | 0.217 |  12.375 |   50.195 | 
     | MAC_inst_4/U38/A1          |   ^   | MAC_inst_4/n193          | NAND2_X1  | 0.000 |  12.375 |   50.195 | 
     | MAC_inst_4/U38/ZN          |   v   | MAC_inst_4/n137          | NAND2_X1  | 0.051 |  12.426 |   50.246 | 
     | MAC_inst_4/op_1_reg_7_/D   |   v   | MAC_inst_4/n137          | DFF_X1    | 0.000 |  12.426 |   50.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.820 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.699 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.696 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.567 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.567 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.129 |   0.382 |  -37.438 | 
     | MAC_inst_4/op_1_reg_7_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.383 |  -37.437 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_4/op_2_reg_5_/CK 
Endpoint:   MAC_inst_4/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                 12.430
= Slack Time                   37.820
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.216 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.239 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.375 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.378 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.728 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.728 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.161 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.164 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.454 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.455 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.765 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.766 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.971 | 
     | MAC_inst_4/U79/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.159 |   49.979 | 
     | MAC_inst_4/U79/ZN          |   ^   | MAC_inst_4/n181          | AOI22_X1  | 0.216 |  12.375 |   50.195 | 
     | MAC_inst_4/U77/A1          |   ^   | MAC_inst_4/n181          | NAND2_X1  | 0.000 |  12.375 |   50.195 | 
     | MAC_inst_4/U77/ZN          |   v   | MAC_inst_4/n131          | NAND2_X1  | 0.055 |  12.430 |   50.250 | 
     | MAC_inst_4/op_2_reg_5_/D   |   v   | MAC_inst_4/n131          | DFF_X1    | 0.000 |  12.430 |   50.250 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.820 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.700 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.696 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.568 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.567 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.435 | 
     | MAC_inst_4/op_2_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.386 |  -37.435 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/op_2_reg_6_/CK 
Endpoint:   MAC_inst_4/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.385
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                 12.429
= Slack Time                   37.821
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.217 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.239 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.375 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.378 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.728 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.728 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.162 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.164 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.454 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.455 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.766 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.767 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.971 | 
     | MAC_inst_4/U83/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.158 |   49.979 | 
     | MAC_inst_4/U83/ZN          |   ^   | MAC_inst_4/n179          | AOI22_X1  | 0.218 |  12.376 |   50.197 | 
     | MAC_inst_4/U80/A1          |   ^   | MAC_inst_4/n179          | NAND2_X1  | 0.000 |  12.376 |   50.197 | 
     | MAC_inst_4/U80/ZN          |   v   | MAC_inst_4/n130          | NAND2_X1  | 0.053 |  12.429 |   50.250 | 
     | MAC_inst_4/op_2_reg_6_/D   |   v   | MAC_inst_4/n130          | DFF_X1    | 0.000 |  12.429 |   50.250 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.821 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.700 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.697 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.568 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.567 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.435 | 
     | MAC_inst_4/op_2_reg_6_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.385 |  -37.435 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_4/op_2_reg_7_/CK 
Endpoint:   MAC_inst_4/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.385
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.248
- Arrival Time                 12.427
= Slack Time                   37.821
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.217 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.239 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.375 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.378 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.629 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.728 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.728 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.162 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.164 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.454 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.455 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.766 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.767 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.971 | 
     | MAC_inst_4/U27/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.158 |   49.979 | 
     | MAC_inst_4/U27/ZN          |   ^   | MAC_inst_4/n177          | AOI22_X1  | 0.216 |  12.374 |   50.195 | 
     | MAC_inst_4/U25/A1          |   ^   | MAC_inst_4/n177          | NAND2_X1  | 0.000 |  12.374 |   50.195 | 
     | MAC_inst_4/U25/ZN          |   v   | MAC_inst_4/n129          | NAND2_X1  | 0.053 |  12.427 |   50.248 | 
     | MAC_inst_4/op_2_reg_7_/D   |   v   | MAC_inst_4/n129          | DFF_X1    | 0.000 |  12.427 |   50.248 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.821 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.700 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.697 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.568 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.567 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.435 | 
     | MAC_inst_4/op_2_reg_7_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.385 |  -37.435 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_4/op_1_reg_5_/CK 
Endpoint:   MAC_inst_4/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.248
- Arrival Time                 12.426
= Slack Time                   37.822
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.218 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.240 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.376 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.379 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.630 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.630 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.729 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.729 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.163 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.165 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.455 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.456 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.767 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.768 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.972 | 
     | MAC_inst_4/U58/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.158 |   49.979 | 
     | MAC_inst_4/U58/ZN          |   ^   | MAC_inst_4/n197          | AOI22_X1  | 0.216 |  12.374 |   50.196 | 
     | MAC_inst_4/U56/A1          |   ^   | MAC_inst_4/n197          | NAND2_X1  | 0.000 |  12.374 |   50.196 | 
     | MAC_inst_4/U56/ZN          |   v   | MAC_inst_4/n139          | NAND2_X1  | 0.052 |  12.426 |   50.248 | 
     | MAC_inst_4/op_1_reg_5_/D   |   v   | MAC_inst_4/n139          | DFF_X1    | 0.000 |  12.426 |   50.248 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.822 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.820 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.701 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.698 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.569 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.568 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.436 | 
     | MAC_inst_4/op_1_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.386 |  -37.436 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_4/op_2_reg_0_/CK 
Endpoint:   MAC_inst_4/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.385
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.249
- Arrival Time                 12.428
= Slack Time                   37.822
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.218 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.240 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.377 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.379 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.630 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.631 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.729 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.729 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.163 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.165 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.456 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.456 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.767 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.768 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.972 | 
     | MAC_inst_4/U64/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.159 |   49.980 | 
     | MAC_inst_4/U64/ZN          |   ^   | MAC_inst_4/n191          | AOI22_X1  | 0.216 |  12.375 |   50.196 | 
     | MAC_inst_4/U62/A1          |   ^   | MAC_inst_4/n191          | NAND2_X1  | 0.000 |  12.375 |   50.196 | 
     | MAC_inst_4/U62/ZN          |   v   | MAC_inst_4/n136          | NAND2_X1  | 0.053 |  12.428 |   50.249 | 
     | MAC_inst_4/op_2_reg_0_/D   |   v   | MAC_inst_4/n136          | DFF_X1    | 0.000 |  12.428 |   50.249 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.822 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.820 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.701 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.698 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.569 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.568 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.437 | 
     | MAC_inst_4/op_2_reg_0_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.385 |  -37.436 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_4/op_1_reg_6_/CK 
Endpoint:   MAC_inst_4/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.424
= Slack Time                   37.823
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.219 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.242 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.378 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.381 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.632 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.632 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.730 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.730 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.164 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.166 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.457 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.458 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.768 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.769 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.974 | 
     | MAC_inst_4/U61/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.157 |   49.980 | 
     | MAC_inst_4/U61/ZN          |   ^   | MAC_inst_4/n195          | AOI22_X1  | 0.215 |  12.372 |   50.195 | 
     | MAC_inst_4/U59/A1          |   ^   | MAC_inst_4/n195          | NAND2_X1  | 0.000 |  12.372 |   50.195 | 
     | MAC_inst_4/U59/ZN          |   v   | MAC_inst_4/n138          | NAND2_X1  | 0.051 |  12.424 |   50.247 | 
     | MAC_inst_4/op_1_reg_6_/D   |   v   | MAC_inst_4/n138          | DFF_X1    | 0.000 |  12.424 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.823 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.822 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.702 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.699 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.570 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.570 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.129 |   0.382 |  -37.441 | 
     | MAC_inst_4/op_1_reg_6_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.383 |  -37.440 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/op_1_reg_3_/CK 
Endpoint:   MAC_inst_4/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.387
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                 12.426
= Slack Time                   37.824
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.220 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.242 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.379 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.381 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.632 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.633 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.731 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.731 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.165 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.167 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.458 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.458 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.769 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.770 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.975 | 
     | MAC_inst_4/U52/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.157 |   49.981 | 
     | MAC_inst_4/U52/ZN          |   ^   | MAC_inst_4/n201          | AOI22_X1  | 0.216 |  12.373 |   50.197 | 
     | MAC_inst_4/U50/A1          |   ^   | MAC_inst_4/n201          | NAND2_X1  | 0.000 |  12.373 |   50.197 | 
     | MAC_inst_4/U50/ZN          |   v   | MAC_inst_4/n141          | NAND2_X1  | 0.052 |  12.426 |   50.249 | 
     | MAC_inst_4/op_1_reg_3_/D   |   v   | MAC_inst_4/n141          | DFF_X1    | 0.000 |  12.426 |   50.250 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.824 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.822 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.703 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.700 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.570 | 
     | clk__L3_I10/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.569 | 
     | clk__L3_I10/Z             |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.132 |   0.387 |  -37.437 | 
     | MAC_inst_4/op_1_reg_3_/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.000 |   0.388 |  -37.436 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_4/op_2_reg_3_/CK 
Endpoint:   MAC_inst_4/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                 12.425
= Slack Time                   37.824
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.220 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.243 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.379 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.382 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.633 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.633 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.732 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.732 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.165 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.168 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.458 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.459 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.769 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.770 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.975 | 
     | MAC_inst_4/U73/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.159 |   49.983 | 
     | MAC_inst_4/U73/ZN          |   ^   | MAC_inst_4/n185          | AOI22_X1  | 0.216 |  12.375 |   50.199 | 
     | MAC_inst_4/U71/A1          |   ^   | MAC_inst_4/n185          | NAND2_X1  | 0.000 |  12.375 |   50.199 | 
     | MAC_inst_4/U71/ZN          |   v   | MAC_inst_4/n133          | NAND2_X1  | 0.051 |  12.425 |   50.250 | 
     | MAC_inst_4/op_2_reg_3_/D   |   v   | MAC_inst_4/n133          | DFF_X1    | 0.000 |  12.425 |   50.250 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.824 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.823 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.704 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.700 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.572 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.571 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.439 | 
     | MAC_inst_4/op_2_reg_3_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.386 |  -37.439 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_4/op_2_reg_4_/CK 
Endpoint:   MAC_inst_4/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                 12.426
= Slack Time                   37.824
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.220 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.023 |  10.419 |   48.243 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.136 |  10.555 |   48.379 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.558 |   48.382 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.251 |  10.809 |   48.633 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.809 |   48.633 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.907 |   48.732 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.908 |   48.732 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.433 |  11.341 |   49.165 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.343 |   49.168 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.064 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.407 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.227 |  11.634 |   49.458 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.635 |   49.459 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.310 |  11.945 |   49.769 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.946 |   49.770 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.151 |   49.975 | 
     | MAC_inst_4/U76/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.159 |   49.983 | 
     | MAC_inst_4/U76/ZN          |   ^   | MAC_inst_4/n183          | AOI22_X1  | 0.215 |  12.374 |   50.198 | 
     | MAC_inst_4/U74/A1          |   ^   | MAC_inst_4/n183          | NAND2_X1  | 0.000 |  12.374 |   50.198 | 
     | MAC_inst_4/U74/ZN          |   v   | MAC_inst_4/n132          | NAND2_X1  | 0.052 |  12.426 |   50.250 | 
     | MAC_inst_4/op_2_reg_4_/D   |   v   | MAC_inst_4/n132          | DFF_X1    | 0.000 |  12.426 |   50.250 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.824 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.823 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.704 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.700 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.572 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.571 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.132 |   0.385 |  -37.439 | 
     | MAC_inst_4/op_2_reg_4_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.386 |  -37.439 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CONFIG_inst/h_7_reg_6_/CK 
Endpoint:   CONFIG_inst/h_7_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.166
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.391
= Slack Time                   37.825
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.221 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.222 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.362 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.363 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.575 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.576 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.900 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.939 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.081 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.081 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.509 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.511 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.040 | 
     | CONFIG_inst/U32/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.028 |  12.242 |   50.068 | 
     | CONFIG_inst/U32/ZN          |   v   | CONFIG_inst/n214          | OAI221_X1 | 0.149 |  12.391 |   50.216 | 
     | CONFIG_inst/h_7_reg_6_/D    |   v   | CONFIG_inst/n214          | DFF_X1    | 0.000 |  12.391 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.825 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.824 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.705 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.701 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.572 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.571 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.444 | 
     | CONFIG_inst/h_7_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.382 |  -37.443 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CONFIG_inst/h_6_reg_6_/CK 
Endpoint:   CONFIG_inst/h_6_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.216
- Arrival Time                 12.391
= Slack Time                   37.826
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.222 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.222 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.363 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.364 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.575 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.577 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.901 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.940 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.082 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.082 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.509 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.511 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.040 | 
     | CONFIG_inst/U33/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.028 |  12.242 |   50.068 | 
     | CONFIG_inst/U33/ZN          |   v   | CONFIG_inst/n222          | OAI221_X1 | 0.148 |  12.391 |   50.216 | 
     | CONFIG_inst/h_6_reg_6_/D    |   v   | CONFIG_inst/n222          | DFF_X1    | 0.000 |  12.391 |   50.216 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.826 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.825 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.705 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.702 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.572 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.571 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.444 | 
     | CONFIG_inst/h_6_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.382 |  -37.444 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CONFIG_inst/h_0_reg_6_/CK 
Endpoint:   CONFIG_inst/h_0_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.390
= Slack Time                   37.827
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.223 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.223 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.364 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.365 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.576 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.578 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.902 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.941 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.083 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.083 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.510 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.512 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.041 | 
     | CONFIG_inst/U18/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.028 |  12.242 |   50.069 | 
     | CONFIG_inst/U18/ZN          |   v   | CONFIG_inst/n275          | OAI221_X1 | 0.148 |  12.390 |   50.217 | 
     | CONFIG_inst/h_0_reg_6_/D    |   v   | CONFIG_inst/n275          | DFF_X1    | 0.000 |  12.390 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.827 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.825 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.706 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.703 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.573 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.572 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.445 | 
     | CONFIG_inst/h_0_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.382 |  -37.445 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CONFIG_inst/h_5_reg_6_/CK 
Endpoint:   CONFIG_inst/h_5_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.218
- Arrival Time                 12.391
= Slack Time                   37.827
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.224 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.224 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.364 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.366 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.577 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.579 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.903 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.941 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.083 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.084 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.511 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.513 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.042 | 
     | CONFIG_inst/U34/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.028 |  12.242 |   50.070 | 
     | CONFIG_inst/U34/ZN          |   v   | CONFIG_inst/n230          | OAI221_X1 | 0.148 |  12.391 |   50.218 | 
     | CONFIG_inst/h_5_reg_6_/D    |   v   | CONFIG_inst/n230          | DFF_X1    | 0.000 |  12.391 |   50.218 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.827 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.826 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.707 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.704 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.574 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.573 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.445 | 
     | CONFIG_inst/h_5_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.001 |   0.383 |  -37.444 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/op_2_reg_2_/CK 
Endpoint:   MAC_inst_1/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.408
= Slack Time                   37.833
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.229 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.252 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.388 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.391 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.645 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.645 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.739 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.739 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.166 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.167 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.455 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.455 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.967 | 
     | MAC_inst_1/U70/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.141 |   49.974 | 
     | MAC_inst_1/U70/ZN         |   ^   | MAC_inst_1/n70          | AOI22_X1  | 0.215 |  12.356 |   50.190 | 
     | MAC_inst_1/U68/A1         |   ^   | MAC_inst_1/n70          | NAND2_X1  | 0.000 |  12.356 |   50.190 | 
     | MAC_inst_1/U68/ZN         |   v   | MAC_inst_1/n123         | NAND2_X1  | 0.052 |  12.408 |   50.242 | 
     | MAC_inst_1/op_2_reg_2_/D  |   v   | MAC_inst_1/n123         | DFF_X1    | 0.000 |  12.408 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.833 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.832 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.713 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.709 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.582 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.582 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.380 |  -37.454 | 
     | MAC_inst_1/op_2_reg_2_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.380 |  -37.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_1/op_2_reg_7_/CK 
Endpoint:   MAC_inst_1/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.407
= Slack Time                   37.833
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.229 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.252 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.388 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.391 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.645 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.645 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.739 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.739 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.166 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.167 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.455 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.455 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.967 | 
     | MAC_inst_1/U27/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.140 |   49.973 | 
     | MAC_inst_1/U27/ZN         |   ^   | MAC_inst_1/n80          | AOI22_X1  | 0.215 |  12.355 |   50.188 | 
     | MAC_inst_1/U25/A1         |   ^   | MAC_inst_1/n80          | NAND2_X1  | 0.000 |  12.355 |   50.189 | 
     | MAC_inst_1/U25/ZN         |   v   | MAC_inst_1/n128         | NAND2_X1  | 0.052 |  12.407 |   50.241 | 
     | MAC_inst_1/op_2_reg_7_/D  |   v   | MAC_inst_1/n128         | DFF_X1    | 0.000 |  12.407 |   50.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.833 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.832 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.713 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.709 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.582 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.582 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.126 |   0.378 |  -37.455 | 
     | MAC_inst_1/op_2_reg_7_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.379 |  -37.455 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_1/op_1_reg_7_/CK 
Endpoint:   MAC_inst_1/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.411
= Slack Time                   37.835
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.231 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.253 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.389 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.392 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.646 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.646 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.740 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.740 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.168 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.456 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.456 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.762 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.763 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.968 | 
     | MAC_inst_1/U40/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.139 |   49.974 | 
     | MAC_inst_1/U40/ZN         |   ^   | MAC_inst_1/n64          | AOI22_X1  | 0.217 |  12.356 |   50.191 | 
     | MAC_inst_1/U38/A1         |   ^   | MAC_inst_1/n64          | NAND2_X1  | 0.000 |  12.357 |   50.191 | 
     | MAC_inst_1/U38/ZN         |   v   | MAC_inst_1/n120         | NAND2_X1  | 0.054 |  12.411 |   50.246 | 
     | MAC_inst_1/op_1_reg_7_/D  |   v   | MAC_inst_1/n120         | DFF_X1    | 0.000 |  12.411 |   50.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.835 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.833 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.714 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.711 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.582 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.582 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.129 |   0.382 |  -37.453 | 
     | MAC_inst_1/op_1_reg_7_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.382 |  -37.452 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_1/op_2_reg_0_/CK 
Endpoint:   MAC_inst_1/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.409
= Slack Time                   37.835
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.231 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.254 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.390 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.393 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.647 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.647 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.741 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.741 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.168 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.169 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.233 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.233 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.457 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.457 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.763 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.764 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.969 | 
     | MAC_inst_1/U64/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.141 |   49.976 | 
     | MAC_inst_1/U64/ZN         |   ^   | MAC_inst_1/n66          | AOI22_X1  | 0.216 |  12.357 |   50.192 | 
     | MAC_inst_1/U62/A1         |   ^   | MAC_inst_1/n66          | NAND2_X1  | 0.000 |  12.357 |   50.192 | 
     | MAC_inst_1/U62/ZN         |   v   | MAC_inst_1/n121         | NAND2_X1  | 0.052 |  12.409 |   50.244 | 
     | MAC_inst_1/op_2_reg_0_/D  |   v   | MAC_inst_1/n121         | DFF_X1    | 0.000 |  12.409 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.835 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.834 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.715 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.711 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.584 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.584 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.380 |  -37.456 | 
     | MAC_inst_1/op_2_reg_0_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.380 |  -37.455 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CONFIG_inst/h_8_reg_6_/CK 
Endpoint:   CONFIG_inst/h_8_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.384
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.219
- Arrival Time                 12.383
= Slack Time                   37.836
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.232 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.233 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.373 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.375 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.586 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.588 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.911 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.950 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.092 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.092 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.520 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.522 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.051 | 
     | CONFIG_inst/U31/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.020 |  12.234 |   50.071 | 
     | CONFIG_inst/U31/ZN          |   v   | CONFIG_inst/n206          | OAI221_X1 | 0.148 |  12.383 |   50.219 | 
     | CONFIG_inst/h_8_reg_6_/D    |   v   | CONFIG_inst/n206          | DFF_X1    | 0.000 |  12.383 |   50.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.836 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.835 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.716 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.712 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.583 | 
     | clk__L3_I11/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.582 | 
     | clk__L3_I11/Z             |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.128 |   0.383 |  -37.453 | 
     | CONFIG_inst/h_8_reg_6_/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.001 |   0.384 |  -37.453 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/op_2_reg_1_/CK 
Endpoint:   MAC_inst_1/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.405
= Slack Time                   37.836
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.232 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.255 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.391 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.394 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.742 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.742 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.169 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.458 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.458 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.764 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.765 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.970 | 
     | MAC_inst_1/U67/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.140 |   49.976 | 
     | MAC_inst_1/U67/ZN         |   ^   | MAC_inst_1/n68          | AOI22_X1  | 0.213 |  12.353 |   50.189 | 
     | MAC_inst_1/U65/A1         |   ^   | MAC_inst_1/n68          | NAND2_X1  | 0.000 |  12.353 |   50.189 | 
     | MAC_inst_1/U65/ZN         |   v   | MAC_inst_1/n122         | NAND2_X1  | 0.052 |  12.405 |   50.241 | 
     | MAC_inst_1/op_2_reg_1_/D  |   v   | MAC_inst_1/n122         | DFF_X1    | 0.000 |  12.405 |   50.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.836 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.835 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.716 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.712 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.585 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.585 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.126 |   0.378 |  -37.458 | 
     | MAC_inst_1/op_2_reg_1_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.379 |  -37.458 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CONFIG_inst/h_2_reg_6_/CK 
Endpoint:   CONFIG_inst/h_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.162
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.221
- Arrival Time                 12.385
= Slack Time                   37.837
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.233 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.233 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.374 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.375 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.586 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.588 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.912 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.951 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.093 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.093 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.520 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.522 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.051 | 
     | CONFIG_inst/U37/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.019 |  12.234 |   50.070 | 
     | CONFIG_inst/U37/ZN          |   v   | CONFIG_inst/n254          | OAI221_X1 | 0.151 |  12.385 |   50.221 | 
     | CONFIG_inst/h_2_reg_6_/D    |   v   | CONFIG_inst/n254          | DFF_X1    | 0.000 |  12.385 |   50.221 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.837 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.835 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.716 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.713 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.583 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.582 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.454 | 
     | CONFIG_inst/h_2_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.383 |  -37.454 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_1/op_2_reg_3_/CK 
Endpoint:   MAC_inst_1/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.407
= Slack Time                   37.837
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.233 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.256 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.392 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.395 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.742 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.742 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.169 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.458 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.458 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.764 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.765 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.971 | 
     | MAC_inst_1/U73/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.141 |   49.978 | 
     | MAC_inst_1/U73/ZN         |   ^   | MAC_inst_1/n72          | AOI22_X1  | 0.213 |  12.354 |   50.191 | 
     | MAC_inst_1/U71/A1         |   ^   | MAC_inst_1/n72          | NAND2_X1  | 0.000 |  12.354 |   50.191 | 
     | MAC_inst_1/U71/ZN         |   v   | MAC_inst_1/n124         | NAND2_X1  | 0.053 |  12.407 |   50.244 | 
     | MAC_inst_1/op_2_reg_3_/D  |   v   | MAC_inst_1/n124         | DFF_X1    | 0.000 |  12.407 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.837 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.836 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.716 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.713 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.586 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.585 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.380 |  -37.457 | 
     | MAC_inst_1/op_2_reg_3_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.380 |  -37.457 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/op_2_reg_6_/CK 
Endpoint:   MAC_inst_1/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.240
- Arrival Time                 12.403
= Slack Time                   37.837
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.233 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.256 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.392 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.395 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.648 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.170 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.234 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.458 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.765 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.765 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.971 | 
     | MAC_inst_1/U83/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.001 |  12.135 |   49.972 | 
     | MAC_inst_1/U83/ZN         |   ^   | MAC_inst_1/n78          | AOI22_X1  | 0.217 |  12.352 |   50.189 | 
     | MAC_inst_1/U80/A1         |   ^   | MAC_inst_1/n78          | NAND2_X1  | 0.000 |  12.352 |   50.189 | 
     | MAC_inst_1/U80/ZN         |   v   | MAC_inst_1/n127         | NAND2_X1  | 0.051 |  12.403 |   50.240 | 
     | MAC_inst_1/op_2_reg_6_/D  |   v   | MAC_inst_1/n127         | DFF_X1    | 0.000 |  12.403 |   50.240 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.837 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.836 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.716 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -37.714 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.127 |   0.250 |  -37.587 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.250 |  -37.587 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.127 |   0.378 |  -37.459 | 
     | MAC_inst_1/op_2_reg_6_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.378 |  -37.459 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_1/op_1_reg_1_/CK 
Endpoint:   MAC_inst_1/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.245
- Arrival Time                 12.408
= Slack Time                   37.837
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.233 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.256 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.392 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.395 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.170 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.171 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.765 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.766 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.971 | 
     | MAC_inst_1/U46/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.139 |   49.976 | 
     | MAC_inst_1/U46/ZN         |   ^   | MAC_inst_1/n52          | AOI22_X1  | 0.217 |  12.356 |   50.193 | 
     | MAC_inst_1/U44/A1         |   ^   | MAC_inst_1/n52          | NAND2_X1  | 0.000 |  12.356 |   50.193 | 
     | MAC_inst_1/U44/ZN         |   v   | MAC_inst_1/n114         | NAND2_X1  | 0.052 |  12.408 |   50.245 | 
     | MAC_inst_1/op_1_reg_1_/D  |   v   | MAC_inst_1/n114         | DFF_X1    | 0.000 |  12.408 |   50.245 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.837 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.836 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.717 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.714 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.584 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.583 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.456 | 
     | MAC_inst_1/op_1_reg_1_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.382 |  -37.455 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_1/op_2_reg_4_/CK 
Endpoint:   MAC_inst_1/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.406
= Slack Time                   37.837
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.233 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.256 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.392 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.395 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.170 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.171 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.765 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.766 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.971 | 
     | MAC_inst_1/U76/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.141 |   49.978 | 
     | MAC_inst_1/U76/ZN         |   ^   | MAC_inst_1/n74          | AOI22_X1  | 0.215 |  12.355 |   50.193 | 
     | MAC_inst_1/U74/A1         |   ^   | MAC_inst_1/n74          | NAND2_X1  | 0.000 |  12.355 |   50.193 | 
     | MAC_inst_1/U74/ZN         |   v   | MAC_inst_1/n125         | NAND2_X1  | 0.051 |  12.406 |   50.244 | 
     | MAC_inst_1/op_2_reg_4_/D  |   v   | MAC_inst_1/n125         | DFF_X1    | 0.000 |  12.406 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.837 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.836 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.717 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.713 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.127 |   0.251 |  -37.586 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.252 |  -37.586 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.380 |  -37.458 | 
     | MAC_inst_1/op_2_reg_4_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.380 |  -37.457 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin CONFIG_inst/h_10_reg_6_/CK 
Endpoint:   CONFIG_inst/h_10_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable        (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.384
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.219
- Arrival Time                 12.381
= Slack Time                   37.838
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.234 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.234 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.375 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.376 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.587 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.589 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.913 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.952 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.094 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.094 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.521 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.523 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.052 | 
     | CONFIG_inst/U29/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.232 |   50.070 | 
     | CONFIG_inst/U29/ZN          |   v   | CONFIG_inst/n190          | OAI221_X1 | 0.149 |  12.381 |   50.219 | 
     | CONFIG_inst/h_10_reg_6_/D   |   v   | CONFIG_inst/n190          | DFF_X1    | 0.000 |  12.381 |   50.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |             |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk         |           |       |   0.000 |  -37.838 | 
     | clk__L1_I0/A               |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.836 | 
     | clk__L1_I0/Z               |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.717 | 
     | clk__L2_I2/A               |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.714 | 
     | clk__L2_I2/Z               |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.584 | 
     | clk__L3_I11/A              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.583 | 
     | clk__L3_I11/Z              |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.128 |   0.383 |  -37.454 | 
     | CONFIG_inst/h_10_reg_6_/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.000 |   0.383 |  -37.454 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CONFIG_inst/h_1_reg_6_/CK 
Endpoint:   CONFIG_inst/h_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.162
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.220
- Arrival Time                 12.382
= Slack Time                   37.838
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.234 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.234 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.375 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.376 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.588 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.589 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.913 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.952 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.094 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.094 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.521 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.523 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.052 | 
     | CONFIG_inst/U38/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.233 |   50.070 | 
     | CONFIG_inst/U38/ZN          |   v   | CONFIG_inst/n262          | OAI221_X1 | 0.149 |  12.382 |   50.220 | 
     | CONFIG_inst/h_1_reg_6_/D    |   v   | CONFIG_inst/n262          | DFF_X1    | 0.000 |  12.382 |   50.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.838 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.837 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.717 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.714 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.584 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.583 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.456 | 
     | CONFIG_inst/h_1_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.382 |  -37.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_1/op_1_reg_3_/CK 
Endpoint:   MAC_inst_1/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.384
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.408
= Slack Time                   37.838
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.234 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.257 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.170 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.171 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.235 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.459 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.765 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.766 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.972 | 
     | MAC_inst_1/U52/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.140 |   49.978 | 
     | MAC_inst_1/U52/ZN         |   ^   | MAC_inst_1/n56          | AOI22_X1  | 0.216 |  12.356 |   50.194 | 
     | MAC_inst_1/U50/A1         |   ^   | MAC_inst_1/n56          | NAND2_X1  | 0.000 |  12.356 |   50.194 | 
     | MAC_inst_1/U50/ZN         |   v   | MAC_inst_1/n116         | NAND2_X1  | 0.052 |  12.408 |   50.246 | 
     | MAC_inst_1/op_1_reg_3_/D  |   v   | MAC_inst_1/n116         | DFF_X1    | 0.000 |  12.408 |   50.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.838 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.837 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.717 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.714 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.585 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.585 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.129 |   0.382 |  -37.456 | 
     | MAC_inst_1/op_1_reg_3_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.384 |  -37.454 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_1/op_1_reg_4_/CK 
Endpoint:   MAC_inst_1/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.385
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.408
= Slack Time                   37.838
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.234 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.257 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.171 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.172 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.766 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.767 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.972 | 
     | MAC_inst_1/U55/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.139 |   49.977 | 
     | MAC_inst_1/U55/ZN         |   ^   | MAC_inst_1/n58          | AOI22_X1  | 0.216 |  12.355 |   50.193 | 
     | MAC_inst_1/U53/A1         |   ^   | MAC_inst_1/n58          | NAND2_X1  | 0.000 |  12.355 |   50.193 | 
     | MAC_inst_1/U53/ZN         |   v   | MAC_inst_1/n117         | NAND2_X1  | 0.053 |  12.408 |   50.246 | 
     | MAC_inst_1/op_1_reg_4_/D  |   v   | MAC_inst_1/n117         | DFF_X1    | 0.000 |  12.408 |   50.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.838 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.837 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.718 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.714 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.585 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.584 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.129 |   0.384 |  -37.454 | 
     | MAC_inst_1/op_1_reg_4_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.385 |  -37.453 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_1/op_1_reg_5_/CK 
Endpoint:   MAC_inst_1/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.385
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.248
- Arrival Time                 12.409
= Slack Time                   37.839
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.235 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.258 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.171 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.172 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.766 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.767 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.973 | 
     | MAC_inst_1/U58/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.139 |   49.978 | 
     | MAC_inst_1/U58/ZN         |   ^   | MAC_inst_1/n60          | AOI22_X1  | 0.215 |  12.353 |   50.192 | 
     | MAC_inst_1/U56/A1         |   ^   | MAC_inst_1/n60          | NAND2_X1  | 0.000 |  12.354 |   50.192 | 
     | MAC_inst_1/U56/ZN         |   v   | MAC_inst_1/n118         | NAND2_X1  | 0.055 |  12.409 |   50.247 | 
     | MAC_inst_1/op_1_reg_5_/D  |   v   | MAC_inst_1/n118         | DFF_X1    | 0.000 |  12.409 |   50.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.839 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.838 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.718 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.715 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.585 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.584 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.129 |   0.384 |  -37.455 | 
     | MAC_inst_1/op_1_reg_5_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.385 |  -37.454 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_1/op_1_reg_2_/CK 
Endpoint:   MAC_inst_1/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.407
= Slack Time                   37.839
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.235 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.258 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.171 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.172 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.236 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.460 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.766 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.767 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.973 | 
     | MAC_inst_1/U49/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.139 |   49.978 | 
     | MAC_inst_1/U49/ZN         |   ^   | MAC_inst_1/n54          | AOI22_X1  | 0.215 |  12.354 |   50.193 | 
     | MAC_inst_1/U47/A1         |   ^   | MAC_inst_1/n54          | NAND2_X1  | 0.000 |  12.354 |   50.193 | 
     | MAC_inst_1/U47/ZN         |   v   | MAC_inst_1/n115         | NAND2_X1  | 0.052 |  12.407 |   50.246 | 
     | MAC_inst_1/op_1_reg_2_/D  |   v   | MAC_inst_1/n115         | DFF_X1    | 0.000 |  12.407 |   50.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.839 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.838 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.718 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.715 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.586 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.586 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.129 |   0.382 |  -37.457 | 
     | MAC_inst_1/op_1_reg_2_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.382 |  -37.457 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_1/op_1_reg_6_/CK 
Endpoint:   MAC_inst_1/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.245
- Arrival Time                 12.406
= Slack Time                   37.839
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.235 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.258 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.745 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.172 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.173 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.237 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.237 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.461 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.461 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.767 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.768 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.973 | 
     | MAC_inst_1/U61/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.139 |   49.978 | 
     | MAC_inst_1/U61/ZN         |   ^   | MAC_inst_1/n62          | AOI22_X1  | 0.214 |  12.353 |   50.192 | 
     | MAC_inst_1/U59/A1         |   ^   | MAC_inst_1/n62          | NAND2_X1  | 0.000 |  12.353 |   50.192 | 
     | MAC_inst_1/U59/ZN         |   v   | MAC_inst_1/n119         | NAND2_X1  | 0.054 |  12.406 |   50.245 | 
     | MAC_inst_1/op_1_reg_6_/D  |   v   | MAC_inst_1/n119         | DFF_X1    | 0.000 |  12.406 |   50.245 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.839 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.838 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.719 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.715 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.586 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.585 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.457 | 
     | MAC_inst_1/op_1_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.383 |  -37.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin CONFIG_inst/h_3_reg_6_/CK 
Endpoint:   CONFIG_inst/h_3_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.161
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.222
- Arrival Time                 12.382
= Slack Time                   37.840
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.236 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.236 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.377 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.378 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.589 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.591 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.915 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.954 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.096 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.096 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.523 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.525 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.054 | 
     | CONFIG_inst/U36/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.020 |  12.235 |   50.074 | 
     | CONFIG_inst/U36/ZN          |   v   | CONFIG_inst/n246          | OAI221_X1 | 0.148 |  12.382 |   50.222 | 
     | CONFIG_inst/h_3_reg_6_/D    |   v   | CONFIG_inst/n246          | DFF_X1    | 0.000 |  12.382 |   50.222 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.840 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.838 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.719 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.716 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.586 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.585 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.457 | 
     | CONFIG_inst/h_3_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.383 |  -37.457 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_1/op_1_reg_0_/CK 
Endpoint:   MAC_inst_1/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.384
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.407
= Slack Time                   37.840
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.236 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.259 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.395 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.398 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.745 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.746 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.172 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.173 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.237 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.237 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.461 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.461 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.767 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.768 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.974 | 
     | MAC_inst_1/U43/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.139 |   49.979 | 
     | MAC_inst_1/U43/ZN         |   ^   | MAC_inst_1/n47          | AOI22_X1  | 0.215 |  12.355 |   50.195 | 
     | MAC_inst_1/U41/A1         |   ^   | MAC_inst_1/n47          | NAND2_X1  | 0.000 |  12.355 |   50.195 | 
     | MAC_inst_1/U41/ZN         |   v   | MAC_inst_1/n113         | NAND2_X1  | 0.052 |  12.407 |   50.247 | 
     | MAC_inst_1/op_1_reg_0_/D  |   v   | MAC_inst_1/n113         | DFF_X1    | 0.000 |  12.407 |   50.247 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.840 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.839 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.719 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.716 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.587 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.587 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.129 |   0.382 |  -37.458 | 
     | MAC_inst_1/op_1_reg_0_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.384 |  -37.456 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin CONFIG_inst/h_11_reg_6_/CK 
Endpoint:   CONFIG_inst/h_11_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable        (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.163
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.220
- Arrival Time                 12.380
= Slack Time                   37.841
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.237 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.237 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.378 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.379 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.590 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.592 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.916 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.955 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.524 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.055 | 
     | CONFIG_inst/U28/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.019 |  12.233 |   50.074 | 
     | CONFIG_inst/U28/ZN          |   v   | CONFIG_inst/n182          | OAI221_X1 | 0.147 |  12.380 |   50.220 | 
     | CONFIG_inst/h_11_reg_6_/D   |   v   | CONFIG_inst/n182          | DFF_X1    | 0.000 |  12.380 |   50.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |            |           |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk        |           |       |   0.000 |  -37.841 | 
     | clk__L1_I0/A               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.839 | 
     | clk__L1_I0/Z               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.720 | 
     | clk__L2_I1/A               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.717 | 
     | clk__L2_I1/Z               |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.588 | 
     | clk__L3_I6/A               |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.587 | 
     | clk__L3_I6/Z               |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.129 |   0.382 |  -37.458 | 
     | CONFIG_inst/h_11_reg_6_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.383 |  -37.458 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CONFIG_inst/h_9_reg_6_/CK 
Endpoint:   CONFIG_inst/h_9_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.161
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.221
- Arrival Time                 12.380
= Slack Time                   37.841
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.237 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.237 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.378 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.379 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.590 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.592 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.916 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.955 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.524 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.055 | 
     | CONFIG_inst/U30/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.019 |  12.233 |   50.074 | 
     | CONFIG_inst/U30/ZN          |   v   | CONFIG_inst/n198          | OAI221_X1 | 0.147 |  12.380 |   50.221 | 
     | CONFIG_inst/h_9_reg_6_/D    |   v   | CONFIG_inst/n198          | DFF_X1    | 0.000 |  12.380 |   50.221 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.841 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.839 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.720 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.717 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.587 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.586 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.459 | 
     | CONFIG_inst/h_9_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.382 |  -37.458 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CONFIG_inst/h_4_reg_6_/CK 
Endpoint:   CONFIG_inst/h_4_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.163
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.220
- Arrival Time                 12.379
= Slack Time                   37.841
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.237 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.237 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.378 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.379 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.590 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.592 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.916 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.955 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.097 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.524 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.055 | 
     | CONFIG_inst/U35/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.233 |   50.073 | 
     | CONFIG_inst/U35/ZN          |   v   | CONFIG_inst/n238          | OAI221_X1 | 0.147 |  12.379 |   50.220 | 
     | CONFIG_inst/h_4_reg_6_/D    |   v   | CONFIG_inst/n238          | DFF_X1    | 0.000 |  12.379 |   50.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.841 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.840 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.720 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.717 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.587 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.586 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.458 | 
     | CONFIG_inst/h_4_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.383 |  -37.458 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_1/op_2_reg_5_/CK 
Endpoint:   MAC_inst_1/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.405
= Slack Time                   37.841
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.237 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.023 |  10.419 |   48.260 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.136 |  10.555 |   48.396 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.558 |   48.399 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.254 |  10.811 |   48.653 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.811 |   48.653 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.905 |   48.747 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.906 |   48.747 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.427 |  11.332 |   49.174 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.333 |   49.175 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.064 |  11.397 |   49.239 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.397 |   49.239 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.224 |  11.621 |   49.463 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.621 |   49.463 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.306 |  11.927 |   49.769 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.928 |   49.770 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.134 |   49.975 | 
     | MAC_inst_1/U79/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.140 |   49.982 | 
     | MAC_inst_1/U79/ZN         |   ^   | MAC_inst_1/n76          | AOI22_X1  | 0.213 |  12.354 |   50.195 | 
     | MAC_inst_1/U77/A1         |   ^   | MAC_inst_1/n76          | NAND2_X1  | 0.000 |  12.354 |   50.195 | 
     | MAC_inst_1/U77/ZN         |   v   | MAC_inst_1/n126         | NAND2_X1  | 0.052 |  12.405 |   50.247 | 
     | MAC_inst_1/op_2_reg_5_/D  |   v   | MAC_inst_1/n126         | DFF_X1    | 0.000 |  12.405 |   50.247 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.841 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.840 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.119 |   0.121 |  -37.721 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.124 |  -37.717 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.129 |   0.253 |  -37.589 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.253 |  -37.588 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.129 |   0.382 |  -37.459 | 
     | MAC_inst_1/op_2_reg_5_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.383 |  -37.458 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin CONFIG_inst/h_6_reg_1_/CK 
Endpoint:   CONFIG_inst/h_6_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.160
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.222
- Arrival Time                 12.364
= Slack Time                   37.858
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.254 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.255 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.395 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.396 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.608 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.609 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.933 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.972 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.114 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.114 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.542 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.544 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.073 | 
     | CONFIG_inst/U105/B1         |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.028 |  12.242 |   50.101 | 
     | CONFIG_inst/U105/ZN         |   v   | CONFIG_inst/n227          | OAI22_X1  | 0.122 |  12.364 |   50.222 | 
     | CONFIG_inst/h_6_reg_1_/D    |   v   | CONFIG_inst/n227          | DFF_X1    | 0.000 |  12.364 |   50.222 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.858 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.857 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.738 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.734 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.605 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.604 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.127 |   0.382 |  -37.477 | 
     | CONFIG_inst/h_6_reg_1_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.382 |  -37.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CONFIG_inst/h_6_reg_2_/CK 
Endpoint:   CONFIG_inst/h_6_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.159
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.221
- Arrival Time                 12.362
= Slack Time                   37.860
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.256 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.256 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.396 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.398 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.609 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.611 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.935 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.973 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.115 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.116 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.543 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.545 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.074 | 
     | CONFIG_inst/U115/B1         |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.021 |  12.235 |   50.095 | 
     | CONFIG_inst/U115/ZN         |   v   | CONFIG_inst/n226          | OAI22_X1  | 0.126 |  12.362 |   50.221 | 
     | CONFIG_inst/h_6_reg_2_/D    |   v   | CONFIG_inst/n226          | DFF_X1    | 0.000 |  12.362 |   50.221 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.860 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.858 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.739 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -37.737 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.127 |   0.250 |  -37.610 | 
     | clk__L3_I18/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.250 |  -37.609 | 
     | clk__L3_I18/Z             |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.129 |   0.380 |  -37.480 | 
     | CONFIG_inst/h_6_reg_2_/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.001 |   0.380 |  -37.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CONFIG_inst/h_7_reg_1_/CK 
Endpoint:   CONFIG_inst/h_7_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.159
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.219
- Arrival Time                 12.359
= Slack Time                   37.860
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.256 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.257 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.397 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.399 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.610 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.612 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.935 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.974 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.116 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.116 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.544 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.546 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.075 | 
     | CONFIG_inst/U104/B1         |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.021 |  12.235 |   50.096 | 
     | CONFIG_inst/U104/ZN         |   v   | CONFIG_inst/n219          | OAI22_X1  | 0.123 |  12.358 |   50.219 | 
     | CONFIG_inst/h_7_reg_1_/D    |   v   | CONFIG_inst/n219          | DFF_X1    | 0.000 |  12.359 |   50.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.860 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.859 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.740 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -37.738 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.127 |   0.250 |  -37.610 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.250 |  -37.610 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.127 |   0.377 |  -37.483 | 
     | CONFIG_inst/h_7_reg_1_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.001 |   0.378 |  -37.482 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CONFIG_inst/h_6_reg_0_/CK 
Endpoint:   CONFIG_inst/h_6_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.158
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.225
- Arrival Time                 12.365
= Slack Time                   37.861
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.257 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.257 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.397 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.399 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.610 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.612 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.936 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.975 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.117 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.117 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.544 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.546 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.075 | 
     | CONFIG_inst/U95/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.027 |  12.242 |   50.102 | 
     | CONFIG_inst/U95/ZN          |   v   | CONFIG_inst/n228          | OAI22_X1  | 0.123 |  12.365 |   50.225 | 
     | CONFIG_inst/h_6_reg_0_/D    |   v   | CONFIG_inst/n228          | DFF_X1    | 0.000 |  12.365 |   50.225 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.861 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.859 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.740 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.124 |  -37.737 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.130 |   0.253 |  -37.607 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.255 |  -37.606 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.128 |   0.383 |  -37.478 | 
     | CONFIG_inst/h_6_reg_0_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.383 |  -37.478 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CONFIG_inst/h_8_reg_2_/CK 
Endpoint:   CONFIG_inst/h_8_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.159
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.219
- Arrival Time                 12.358
= Slack Time                   37.861
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.257 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.258 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.398 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.400 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.611 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.613 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.936 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.975 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.117 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.117 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.545 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.547 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.076 | 
     | CONFIG_inst/U53/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.021 |  12.235 |   50.097 | 
     | CONFIG_inst/U53/ZN          |   v   | CONFIG_inst/n210          | OAI22_X1  | 0.122 |  12.358 |   50.219 | 
     | CONFIG_inst/h_8_reg_2_/D    |   v   | CONFIG_inst/n210          | DFF_X1    | 0.000 |  12.358 |   50.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.861 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.860 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.741 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -37.739 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.127 |   0.250 |  -37.611 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.250 |  -37.611 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.127 |   0.377 |  -37.484 | 
     | CONFIG_inst/h_8_reg_2_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.378 |  -37.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CONFIG_inst/h_7_reg_2_/CK 
Endpoint:   CONFIG_inst/h_7_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.159
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.219
- Arrival Time                 12.357
= Slack Time                   37.862
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.258 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.259 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.537 |   48.399 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.538 |   48.401 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.211 |  10.750 |   48.612 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.751 |   48.614 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.324 |  11.075 |   48.937 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.039 |  11.114 |   48.976 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.142 |  11.256 |   49.118 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.256 |   49.118 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.427 |  11.683 |   49.546 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.685 |   49.548 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.529 |  12.214 |   50.077 | 
     | CONFIG_inst/U114/B1         |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI22_X1  | 0.021 |  12.235 |   50.098 | 
     | CONFIG_inst/U114/ZN         |   v   | CONFIG_inst/n218          | OAI22_X1  | 0.122 |  12.357 |   50.219 | 
     | CONFIG_inst/h_7_reg_2_/D    |   v   | CONFIG_inst/n218          | DFF_X1    | 0.000 |  12.357 |   50.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.862 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.861 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -37.742 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -37.740 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.127 |   0.250 |  -37.612 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.250 |  -37.612 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.127 |   0.377 |  -37.485 | 
     | CONFIG_inst/h_7_reg_2_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.001 |   0.378 |  -37.484 | 
     +------------------------------------------------------------------------------------------+ 

