# axi4-lite-slave-verilog
AXI4-Lite slave interface in Verilog with FSM-based read/write channels
