$VERSION 1

$INFO_BLOCK mux_2by1

$NMOS nmos 
$PMOS pmos 
$NPN  
$PNP  

$POWER vdd! 
$GROUND gnd! 

$INOUT_PORT
$CELL _SP_PMOS_2_(pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NAND2(nmos/pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL nmos
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _S_NMOS2_(nmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _S_PMOS2_(pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NOR2(nmos/pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL pmos
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _SP_NMOS_2_(nmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _INV(nmos/pmos)
$TYPE CELL
$INPUT In 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In 81 
$BULKPINS 

$CELL mux_2by1
$TYPE CELL
$INPUT S B A 
$OUTPUT out 
$PINCLASS S 0 B 0 out 0 vdd! 0 A 0 gnd! 0 

$TRIMMED_NET
