<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1413</identifier><datestamp>2011-12-15T09:10:21Z</datestamp><dc:title>Sub-100 nm CMOS circuit performance with high-K gate dielectrics</dc:title><dc:creator>MOHAPATRA, NR</dc:creator><dc:creator>DUTTA, A</dc:creator><dc:creator>SRIDHAR, G</dc:creator><dc:creator>DESAI, MP</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>mosfets</dc:subject><dc:description>In this paper we look at the effect of fringing fields on the circuit performance by use of high permittivity (K) gate dielectrics in 70 nm CMOS technologies, from Monte-Carlo and mixed-mode simulations. Our results clearly show a decrease in the external fringing capacitance and an increase in the internal fringing capacitance, when the conventional SiO2 is replaced by high-K gate dielectrics. It also indicates an optimum K value for a given technology generation in terms of circuit and device short-channel performance. (C) 2001 Elsevier Science Ltd. All rights reserved.</dc:description><dc:publisher>PERGAMON-ELSEVIER SCIENCE LTD</dc:publisher><dc:date>2011-10-20T04:56:03Z</dc:date><dc:date>2011-12-15T09:10:21Z</dc:date><dc:date>2011-10-20T04:56:03Z</dc:date><dc:date>2011-12-15T09:10:21Z</dc:date><dc:date>2001</dc:date><dc:type>Article; Proceedings Paper</dc:type><dc:identifier>MICROELECTRONICS RELIABILITY,41(7)1045-1048</dc:identifier><dc:identifier>0026-2714</dc:identifier><dc:identifier>http://dx.doi.org/10.1016/S0026-2714(01)00068-3</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/14589</dc:identifier><dc:identifier>http://hdl.handle.net/100/1413</dc:identifier><dc:source>11th Workshop on Dielectrics in Microelectronics (WoDiM 2000),MUNICH, GERMANY,NOV 13-15, 2000</dc:source><dc:language>English</dc:language></oai_dc:dc>