// Seed: 1728752585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15, id_16;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1
    , id_10,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri id_7,
    output logic id_8
);
  always @(id_0 ==? -1 or -1'b0) if (1) id_8 <= -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
