INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AMITH/OneDrive/EMBEDDED SYSTEM/ACA/LAB/sync_upc/sync_upc.srcs/sources_1/new/sync_upc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_upc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AMITH/OneDrive/EMBEDDED SYSTEM/ACA/LAB/sync_upc/sync_upc.srcs/sim_1/new/synctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AMITH/OneDrive/EMBEDDED SYSTEM/ACA/LAB/sync_upc/sync_upc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
