
*** Running vivado
    with args -log MP0_design_1_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP0_design_1_v_axi4s_vid_out_0_0.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source MP0_design_1_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 326.855 ; gain = 80.059
INFO: [Synth 8-638] synthesizing module 'MP0_design_1_v_axi4s_vid_out_0_0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_v_axi4s_vid_out_0_0/synth/MP0_design_1_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (29#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (30#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (31#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (32#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (33#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'MP0_design_1_v_axi4s_vid_out_0_0' (34#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_v_axi4s_vid_out_0_0/synth/MP0_design_1_v_axi4s_vid_out_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 544.758 ; gain = 297.961
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 544.758 ; gain = 297.961
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 696.488 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 696.488 ; gain = 449.691
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 696.488 ; gain = 449.691

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |    68|
|3     |LUT2     |    30|
|4     |LUT3     |    21|
|5     |LUT4     |    66|
|6     |LUT5     |    30|
|7     |LUT6     |    44|
|8     |MUXCY    |    20|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   218|
|12    |FDSE     |    11|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 696.488 ; gain = 449.691
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 696.488 ; gain = 449.691
