set ::env(PROJECT_NAME) mac_16
set ::env(DESIGN_TOP) mac_16
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/mac_16/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/mac_16/rtl/mac_16.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
