# vsim -debugdb -voptargs="+acc" -L tbs_lib -L prims_lib -L control_lib -L datapath_lib -L cpu_top_lib -L top_lib -l transcript_riscv_single.txt -wlf riscv_single.wlf tbs_lib.riscv_tb 
# Start time: 06:26:40 on Dec 14,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=8, depth=65536, type=RAM at location dmem.v:25
# Loading sv_std.std
# Loading work.riscv_tb(fast)
# Loading top_lib.top(fast)
# Loading prims_lib.arrs(fast)
# Loading prims_lib.flopenr(fast)
# Loading cpu_top_lib.riscv(fast)
# Loading control_lib.controller(fast)
# Loading control_lib.maindec(fast)
# Loading control_lib.aludec(fast)
# Loading prims_lib.mux2(fast)
# Loading prims_lib.mux2(fast__1)
# Loading datapath_lib.datapath(fast)
# Loading prims_lib.flopenr(fast__1)
# Loading prims_lib.mux2(fast__2)
# Loading prims_lib.flopr(fast)
# Loading prims_lib.adder(fast)
# Loading prims_lib.mux2(fast__3)
# Loading datapath_lib.regfile(fast)
# Loading datapath_lib.signext(fast)
# Loading prims_lib.mux5(fast)
# Loading datapath_lib.magcompare32(fast)
# Loading datapath_lib.magcompare2b(fast)
# Loading datapath_lib.magcompare2c(fast)
# Loading datapath_lib.alu(fast)
# Loading datapath_lib.shifter(fast)
# Loading prims_lib.mux3(fast)
# Loading top_lib.imem(fast)
# Loading top_lib.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Simulation succeeded
# ** Note: $stop    : /home/jstine/riscv-o3/hdl_single/tbs/riscv_tb.sv(38)
#    Time: 275 ns  Iteration: 1  Instance: /riscv_tb
# Break in Module riscv_tb at /home/jstine/riscv-o3/hdl_single/tbs/riscv_tb.sv line 38
# End time: 06:27:54 on Dec 14,2020, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
