Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 2001e4ccd0484675b1259f8579e48ab8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_UPDOWN10_behav xil_defaultlib.TEST_UPDOWN10 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UPDOWN(SEC1_MAX=4)
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.UPDOWN_7SEG(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_UPDOWN10
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_UPDOWN10_behav
