

================================================================
== Vivado HLS Report for 'mire'
================================================================
* Date:           Tue Oct  3 14:12:50 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mire
* Solution:       mire
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.764 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   615361|   615361| 6.154 ms | 6.154 ms |  615361|  615361|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   615360|   615360|      1282|          -|          -|   480|    no    |
        | + Loop 1.1  |     1280|     1280|         2|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_red), !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_green), !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_blue), !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mire_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_red, i8* %p_green, i8* %p_blue, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mire/mire.c:8]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [mire/mire.c:11]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y_0 = phi i9 [ 0, %0 ], [ %y, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %y_0, -32" [mire/mire.c:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%y = add i9 %y_0, 1" [mire/mire.c:11]   --->   Operation 14 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %1, label %.preheader.preheader" [mire/mire.c:11]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [mire/mire.c:12]   --->   Operation 16 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [mire/mire.c:32]   --->   Operation 17 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i10 [ %x, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln12 = icmp eq i10 %x_0, -384" [mire/mire.c:12]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 20 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%x = add i10 %x_0, 1" [mire/mire.c:12]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %_ifconv" [mire/mire.c:12]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp ult i10 %x_0, 213" [mire/mire.c:15]   --->   Operation 23 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln12)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln20 = icmp ult i10 %x_0, 426" [mire/mire.c:20]   --->   Operation 24 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln12)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%xor_ln15 = xor i1 %icmp_ln20, true" [mire/mire.c:15]   --->   Operation 25 'xor' 'xor_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15 = select i1 %xor_ln15, i8 -1, i8 0" [mire/mire.c:15]   --->   Operation 26 'select' 'select_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_1)   --->   "%xor_ln15_1 = xor i1 %icmp_ln15, true" [mire/mire.c:15]   --->   Operation 27 'xor' 'xor_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_1)   --->   "%and_ln15 = and i1 %icmp_ln20, %xor_ln15_1" [mire/mire.c:15]   --->   Operation 28 'and' 'and_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15_1 = select i1 %and_ln15, i8 -1, i8 0" [mire/mire.c:15]   --->   Operation 29 'select' 'select_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln15_2 = select i1 %icmp_ln15, i8 -1, i8 0" [mire/mire.c:15]   --->   Operation 30 'select' 'select_ln15_2' <Predicate = (!icmp_ln12)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_red, i8 %select_ln15_2)" [mire/mire.c:30]   --->   Operation 31 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_green, i8 %select_ln15_1)" [mire/mire.c:30]   --->   Operation 32 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_blue, i8 %select_ln15)" [mire/mire.c:30]   --->   Operation 33 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_red, i8 %select_ln15_2)" [mire/mire.c:30]   --->   Operation 35 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_green, i8 %select_ln15_1)" [mire/mire.c:30]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %p_blue, i8 %select_ln15)" [mire/mire.c:30]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [mire/mire.c:12]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_red]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ p_green]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ p_blue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln8 (specinterface    ) [ 00000]
br_ln11           (br               ) [ 01111]
y_0               (phi              ) [ 00100]
icmp_ln11         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
y                 (add              ) [ 01111]
br_ln11           (br               ) [ 00000]
br_ln12           (br               ) [ 00111]
ret_ln32          (ret              ) [ 00000]
x_0               (phi              ) [ 00010]
icmp_ln12         (icmp             ) [ 00111]
empty_2           (speclooptripcount) [ 00000]
x                 (add              ) [ 00111]
br_ln12           (br               ) [ 00000]
icmp_ln15         (icmp             ) [ 00000]
icmp_ln20         (icmp             ) [ 00000]
xor_ln15          (xor              ) [ 00000]
select_ln15       (select           ) [ 00001]
xor_ln15_1        (xor              ) [ 00000]
and_ln15          (and              ) [ 00000]
select_ln15_1     (select           ) [ 00001]
select_ln15_2     (select           ) [ 00001]
br_ln0            (br               ) [ 01111]
write_ln30        (write            ) [ 00000]
write_ln30        (write            ) [ 00000]
write_ln30        (write            ) [ 00000]
br_ln12           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_red">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_red"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_green">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_green"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_blue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_blue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mire_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_write_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/3 "/>
</bind>
</comp>

<comp id="73" class="1005" name="y_0_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="1"/>
<pin id="75" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="y_0_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="x_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="1"/>
<pin id="86" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln11_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="y_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln12_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln20_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln15_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln15_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="xor_ln15_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln15_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln15_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln15_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="y_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="187" class="1005" name="x_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="192" class="1005" name="select_ln15_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="197" class="1005" name="select_ln15_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="select_ln15_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="50" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="50" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="77" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="77" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="88" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="88" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="88" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="88" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="150"><net_src comp="119" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="125" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="158" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="172"><net_src comp="119" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="182"><net_src comp="101" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="190"><net_src comp="113" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="195"><net_src comp="137" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="200"><net_src comp="158" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="205"><net_src comp="167" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_red | {4 }
	Port: p_green | {4 }
	Port: p_blue | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		y : 1
		br_ln11 : 2
	State 3
		icmp_ln12 : 1
		x : 1
		br_ln12 : 2
		icmp_ln15 : 1
		icmp_ln20 : 1
		xor_ln15 : 2
		select_ln15 : 2
		xor_ln15_1 : 2
		and_ln15 : 2
		select_ln15_1 : 2
		select_ln15_2 : 2
		write_ln30 : 3
		write_ln30 : 3
		write_ln30 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    icmp_ln11_fu_95   |    0    |    13   |
|   icmp   |   icmp_ln12_fu_107   |    0    |    13   |
|          |   icmp_ln15_fu_119   |    0    |    13   |
|          |   icmp_ln20_fu_125   |    0    |    13   |
|----------|----------------------|---------|---------|
|    add   |       y_fu_101       |    0    |    15   |
|          |       x_fu_113       |    0    |    14   |
|----------|----------------------|---------|---------|
|          |  select_ln15_fu_137  |    0    |    2    |
|  select  | select_ln15_1_fu_158 |    0    |    2    |
|          | select_ln15_2_fu_167 |    0    |    2    |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln15_fu_131   |    0    |    2    |
|          |   xor_ln15_1_fu_146  |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln15_fu_152   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    grp_write_fu_52   |    0    |    0    |
|   write  |    grp_write_fu_59   |    0    |    0    |
|          |    grp_write_fu_66   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    93   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|select_ln15_1_reg_197|    8   |
|select_ln15_2_reg_202|    8   |
| select_ln15_reg_192 |    8   |
|      x_0_reg_84     |   10   |
|      x_reg_187      |   10   |
|      y_0_reg_73     |    9   |
|      y_reg_179      |    9   |
+---------------------+--------+
|        Total        |   62   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_59 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_66 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   62   |   120  |
+-----------+--------+--------+--------+
