<stg><name>flatten</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([576 x float]* %output_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([576 x float]* %input_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @flatten_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %2, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader3.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
.preheader3.preheader:1  %p_shl1_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader3.preheader:2  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="4">
<![CDATA[
.preheader3.preheader:3  %p_shl2_cast = zext i4 %tmp_2 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:4  %tmp_5 = sub i7 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader3.preheader:5  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="10">
<![CDATA[
.preheader3.preheader:6  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader3.preheader:7  %p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="8">
<![CDATA[
.preheader3.preheader:8  %p_shl5_cast = zext i8 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.preheader:9  %tmp_1 = sub i11 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:10  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i3 [ 0, %.preheader3.preheader ], [ %j_1, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i3 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_3_cast = zext i3 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp_7 = add i7 %tmp_3_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_11_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i5 [ %k_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="5">
<![CDATA[
.preheader:1  %k_cast3 = zext i5 %k to i7

]]></Node>
<StgValue><ssdm name="k_cast3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %k_1 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_6_cast = zext i5 %k to i11

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_s = add i11 %tmp_11_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_12_cast = zext i11 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [576 x float]* %input_r, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp1 = add i7 %k_cast3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp1_cast = zext i7 %tmp1 to i11

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_8 = add i11 %tmp_1, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
:8  %tmp_8_cast = sext i11 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_9 = zext i32 %tmp_8_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %output_addr = getelementptr [576 x float]* %output_r, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:11  store float %input_load, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="71" from="output_r" to="StgValue_6" fromId="67" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="69" toId="7">
</dataflow>
<dataflow id="73" from="input_r" to="StgValue_7" fromId="68" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecTopModule" to="StgValue_8" fromId="74" toId="8">
</dataflow>
<dataflow id="77" from="flatten_str" to="StgValue_8" fromId="76" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_78" to="i" fromId="78" toId="10">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="StgValue_9" to="i" fromId="9" toId="10">
</dataflow>
<dataflow id="81" from="i_1" to="i" fromId="13" toId="10">
<BackEdge/>
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="StgValue_37" to="i" fromId="37" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="83" from="i" to="exitcond2" fromId="10" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_84" to="exitcond2" fromId="84" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_88" to="empty" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_88" to="empty" fromId="88" toId="12">
</dataflow>
<dataflow id="92" from="i" to="i_1" fromId="10" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i_1" fromId="93" toId="13">
</dataflow>
<dataflow id="95" from="exitcond2" to="StgValue_14" fromId="11" toId="14">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="i" to="tmp" fromId="10" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_78" to="tmp" fromId="78" toId="15">
</dataflow>
<dataflow id="100" from="tmp" to="p_shl1_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_2" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="i" to="tmp_2" fromId="10" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_104" to="tmp_2" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="tmp_2" to="p_shl2_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="107" from="p_shl1_cast" to="tmp_5" fromId="16" toId="19">
</dataflow>
<dataflow id="108" from="p_shl2_cast" to="tmp_5" fromId="18" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="p_shl" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="i" to="p_shl" fromId="10" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="p_shl" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="p_shl" to="p_shl_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="p_shl5" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="i" to="p_shl5" fromId="10" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_118" to="p_shl5" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="p_shl5" to="p_shl5_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="p_shl_cast" to="tmp_1" fromId="21" toId="24">
</dataflow>
<dataflow id="122" from="p_shl5_cast" to="tmp_1" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_78" to="j" fromId="78" toId="27">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="StgValue_25" to="j" fromId="25" toId="27">
</dataflow>
<dataflow id="125" from="j_1" to="j" fromId="30" toId="27">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="StgValue_52" to="j" fromId="52" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="127" from="j" to="exitcond1" fromId="27" toId="28">
</dataflow>
<dataflow id="128" from="StgValue_84" to="exitcond1" fromId="84" toId="28">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="86" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_88" to="empty_2" fromId="88" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_88" to="empty_2" fromId="88" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_88" to="empty_2" fromId="88" toId="29">
</dataflow>
<dataflow id="133" from="j" to="j_1" fromId="27" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_93" to="j_1" fromId="93" toId="30">
</dataflow>
<dataflow id="135" from="exitcond1" to="StgValue_31" fromId="28" toId="31">
</dataflow>
<dataflow id="136" from="j" to="tmp_3_cast" fromId="27" toId="32">
</dataflow>
<dataflow id="137" from="tmp_3_cast" to="tmp_7" fromId="32" toId="33">
</dataflow>
<dataflow id="138" from="tmp_5" to="tmp_7" fromId="19" toId="33">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_11_cast" fromId="139" toId="34">
</dataflow>
<dataflow id="141" from="tmp_7" to="tmp_11_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_11_cast" fromId="142" toId="34">
</dataflow>
<dataflow id="145" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_4" fromId="144" toId="35">
</dataflow>
<dataflow id="146" from="j" to="tmp_4" fromId="27" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_142" to="tmp_4" fromId="142" toId="35">
</dataflow>
<dataflow id="148" from="k_1" to="k" fromId="42" toId="38">
<BackEdge/>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="StgValue_58" to="k" fromId="58" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="150" from="StgValue_118" to="k" fromId="118" toId="38">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="StgValue_36" to="k" fromId="36" toId="38">
</dataflow>
<dataflow id="152" from="k" to="k_cast3" fromId="38" toId="39">
</dataflow>
<dataflow id="153" from="k" to="exitcond" fromId="38" toId="40">
</dataflow>
<dataflow id="155" from="StgValue_154" to="exitcond" fromId="154" toId="40">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="86" toId="41">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty_3" fromId="157" toId="41">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty_3" fromId="157" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty_3" fromId="157" toId="41">
</dataflow>
<dataflow id="161" from="k" to="k_1" fromId="38" toId="42">
</dataflow>
<dataflow id="163" from="StgValue_162" to="k_1" fromId="162" toId="42">
</dataflow>
<dataflow id="164" from="exitcond" to="StgValue_43" fromId="40" toId="43">
</dataflow>
<dataflow id="165" from="k" to="tmp_6_cast" fromId="38" toId="44">
</dataflow>
<dataflow id="166" from="tmp_11_cast" to="tmp_s" fromId="34" toId="45">
</dataflow>
<dataflow id="167" from="tmp_6_cast" to="tmp_s" fromId="44" toId="45">
</dataflow>
<dataflow id="168" from="tmp_s" to="tmp_12_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="input_r" to="input_addr" fromId="68" toId="47">
</dataflow>
<dataflow id="171" from="StgValue_170" to="input_addr" fromId="170" toId="47">
</dataflow>
<dataflow id="172" from="tmp_12_cast" to="input_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="173" from="input_addr" to="input_load" fromId="47" toId="48">
</dataflow>
<dataflow id="174" from="k_cast3" to="tmp1" fromId="39" toId="49">
</dataflow>
<dataflow id="175" from="tmp_4" to="tmp1" fromId="35" toId="49">
</dataflow>
<dataflow id="176" from="tmp1" to="tmp1_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="177" from="tmp_1" to="tmp_8" fromId="24" toId="51">
</dataflow>
<dataflow id="178" from="tmp1_cast" to="tmp_8" fromId="50" toId="51">
</dataflow>
<dataflow id="179" from="input_addr" to="input_load" fromId="47" toId="53">
</dataflow>
<dataflow id="180" from="tmp_8" to="tmp_8_cast" fromId="51" toId="54">
</dataflow>
<dataflow id="181" from="tmp_8_cast" to="tmp_9" fromId="54" toId="55">
</dataflow>
<dataflow id="182" from="output_r" to="output_addr" fromId="67" toId="56">
</dataflow>
<dataflow id="183" from="StgValue_170" to="output_addr" fromId="170" toId="56">
</dataflow>
<dataflow id="184" from="tmp_9" to="output_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="185" from="input_load" to="StgValue_57" fromId="53" toId="57">
</dataflow>
<dataflow id="186" from="output_addr" to="StgValue_57" fromId="56" toId="57">
</dataflow>
<dataflow id="187" from="exitcond2" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="188" from="exitcond1" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="189" from="exitcond" to="StgValue_4" fromId="40" toId="4">
</dataflow>
</dataflows>


</stg>
