0.6
2018.3
Dec  6 2018
23:39:36
/home/cedar/lab10/combination_lock_fsm_tb.v,1597851744,verilog,,,,combination_lock_fsm_tb,,,,,,,,
/home/cedar/lab10/lab10.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/cedar/lab10/lab10.srcs/sources_1/new/combination_lock_fsm.v,1605114830,verilog,,/home/cedar/lab10/combination_lock_fsm_tb.v,,combination_lock_fsm,,,,,,,,
