/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [12:0] _03_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_1z[3] | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | celloutsig_0_7z) & (celloutsig_0_7z | celloutsig_0_0z[0]));
  assign celloutsig_1_2z = ~((in_data[187] | celloutsig_1_1z[1]) & (celloutsig_1_1z[2] | celloutsig_1_0z[4]));
  assign celloutsig_0_14z = ~(_00_ ^ _01_);
  assign celloutsig_0_21z = ~(celloutsig_0_0z[1] ^ celloutsig_0_18z);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_1z[4:2], celloutsig_0_6z };
  reg [12:0] _10_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _10_ <= 13'h0000;
    else _10_ <= celloutsig_0_5z[12:0];
  assign { _03_[12:5], _01_, _03_[3:2], _00_, _03_[0] } = _10_;
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_22z[1:0], celloutsig_0_15z, celloutsig_0_14z };
  assign out_data[6:0] = _11_;
  assign celloutsig_1_1z = celloutsig_1_0z[22:18] & celloutsig_1_0z[20:16];
  assign celloutsig_0_18z = { _03_[9:5], _01_, _03_[3], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_3z } == { celloutsig_0_12z[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z } <= { _02_[2:1], celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[180:178] && { celloutsig_1_0z[17], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[75:69] && in_data[66:60];
  assign celloutsig_0_6z = { celloutsig_0_5z[3:0], celloutsig_0_3z } && { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z[21:6], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, in_data[139:128], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_0z % { 1'h1, celloutsig_0_1z[15:2] };
  assign celloutsig_0_15z = { celloutsig_0_5z[2:0], celloutsig_0_3z } % { 1'h1, in_data[9:8], celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? in_data[79:62] : { celloutsig_0_0z[14:12], celloutsig_0_0z[14:6], 1'h0, celloutsig_0_0z[4:0] };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:3], celloutsig_0_6z } !== { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_14z = in_data[157:145] | celloutsig_1_0z[22:10];
  assign celloutsig_0_22z = { in_data[64:63], celloutsig_0_19z, celloutsig_0_18z } | { _03_[5], _01_, _03_[3:2] };
  assign celloutsig_0_2z = celloutsig_0_1z[10:7] | in_data[9:6];
  assign celloutsig_1_5z = in_data[170:168] <<< { celloutsig_1_0z[10:9], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[80:66] >>> in_data[21:7];
  assign celloutsig_1_18z = { celloutsig_1_1z[2:1], celloutsig_1_14z, celloutsig_1_4z } >>> { celloutsig_1_6z[16:2], celloutsig_1_4z };
  assign celloutsig_0_12z = in_data[4:2] >>> { _03_[3], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z } >>> { _03_[12:5], _01_, _03_[3] };
  assign celloutsig_1_0z = in_data[121:99] >>> in_data[189:167];
  assign celloutsig_0_4z = ~((celloutsig_0_2z[0] & in_data[82]) | celloutsig_0_2z[3]);
  assign celloutsig_0_24z = ~((celloutsig_0_21z & celloutsig_0_22z[2]) | celloutsig_0_19z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[5] & celloutsig_1_2z) | (in_data[180] & in_data[108]));
  assign celloutsig_0_19z = ~((_02_[2] & celloutsig_0_8z) | (celloutsig_0_8z & celloutsig_0_15z[2]));
  assign { _03_[4], _03_[1] } = { _01_, _00_ };
  assign { out_data[143:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z };
endmodule
