 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_in
Version: K-2015.06-SP2
Date   : Wed Mar 19 20:40:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__31_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__31_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__30_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__30_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__29_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__29_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__27_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__27_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__26_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__26_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__25_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__25_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__24_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__24_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__23_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__23_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__22_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__22_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__21_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__21_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__20_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__20_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__19_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__19_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__18_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__18_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__17_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__17_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__16_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__16_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__15_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__15_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__14_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__14_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__13_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__13_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__11_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__11_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__9_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__9_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__7_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__7_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__3_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__3_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__2_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__2_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_0__0_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_0__0_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__29_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__29_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__23_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__23_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__22_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__22_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__21_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__21_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__20_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__20_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__19_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__19_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__18_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__18_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__17_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__17_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__16_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__16_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__15_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__15_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__14_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__14_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__13_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__13_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__12_/E (EDFQD1)                      0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__12_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__7_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__7_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__5_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__5_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__3_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__3_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__2_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__2_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__1_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__1_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_1__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U898/ZN (ND2D1)                                   0.061     0.045      0.269 f
  n678 (net)                     4        0.009               0.000      0.269 f
  U910/ZN (NR2D2)                                   0.294     0.175      0.443 r
  n929 (net)                    65        0.052               0.000      0.443 r
  U848/ZN (INR2D2)                                  0.237     0.173      0.617 r
  N132 (net)                    22        0.041               0.000      0.617 r
  U921/Z (CKBD1)                                    0.469     0.280      0.897 r
  n1344 (net)                   43        0.082               0.000      0.897 r
  memory_reg_1__0_/E (EDFQD1)                       0.469     0.000      0.897 r
  data arrival time                                                      0.897

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_1__0_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__31_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__27_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__26_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__25_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__24_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__23_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__22_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__21_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__20_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__19_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__18_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__17_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__16_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__12_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__10_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__8_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__6_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__5_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__4_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_28__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_28__1_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_28__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__31_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__30_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__6_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__4_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__2_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_29__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U902/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n909 (net)                    65        0.052               0.000      0.449 r
  U903/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N118 (net)                    39        0.073               0.000      0.718 r
  U917/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1351 (net)                   26        0.049               0.000      0.909 r
  memory_reg_29__0_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_29__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__31_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__27_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__26_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__25_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__24_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__23_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__22_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__21_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__20_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__19_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__18_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__17_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__16_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__12_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__10_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__8_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__6_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__5_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__4_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_16__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_16__1_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_16__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__31_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__30_/E (EDFQD1)                     0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__6_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__4_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__2_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_17__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U908/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n1146 (net)                   65        0.052               0.000      0.449 r
  U909/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N124 (net)                    39        0.073               0.000      0.718 r
  U920/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1348 (net)                   26        0.049               0.000      0.909 r
  memory_reg_17__0_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_17__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_24__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U904/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n910 (net)                    65        0.052               0.000      0.449 r
  U905/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N120 (net)                    39        0.073               0.000      0.718 r
  U918/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1350 (net)                   26        0.049               0.000      0.909 r
  memory_reg_24__8_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_24__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_24__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U904/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n910 (net)                    65        0.052               0.000      0.449 r
  U905/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N120 (net)                    39        0.073               0.000      0.718 r
  U918/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1350 (net)                   26        0.049               0.000      0.909 r
  memory_reg_24__6_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_24__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_24__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U904/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n910 (net)                    65        0.052               0.000      0.449 r
  U905/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N120 (net)                    39        0.073               0.000      0.718 r
  U918/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1350 (net)                   26        0.049               0.000      0.909 r
  memory_reg_24__5_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_24__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_24__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U904/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n910 (net)                    65        0.052               0.000      0.449 r
  U905/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N120 (net)                    39        0.073               0.000      0.718 r
  U918/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1350 (net)                   26        0.049               0.000      0.909 r
  memory_reg_24__4_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_24__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory_reg_24__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.010     0.001      0.201 f
  A[0] (net)                     3        0.002               0.000      0.201 f
  U776/ZN (INVD0)                                   0.034     0.023      0.223 r
  n674 (net)                     2        0.002               0.000      0.223 r
  U901/ZN (ND2D1)                                   0.065     0.048      0.271 f
  n677 (net)                     4        0.009               0.000      0.271 f
  U904/ZN (NR2D2)                                   0.294     0.178      0.449 r
  n910 (net)                    65        0.052               0.000      0.449 r
  U905/ZN (INR2D2)                                  0.413     0.268      0.718 r
  N120 (net)                    39        0.073               0.000      0.718 r
  U918/Z (CKBD1)                                    0.287     0.191      0.909 r
  n1350 (net)                   26        0.049               0.000      0.909 r
  memory_reg_24__1_/E (EDFQD1)                      0.287     0.000      0.909 r
  data arrival time                                                      0.909

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_24__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.077      0.923
  data required time                                                     0.923
  -------------------------------------------------------------------------------
  data required time                                                     0.923
  data arrival time                                                     -0.909
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


1
