{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570203560170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570203560171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  4 12:39:20 2019 " "Processing started: Fri Oct  4 12:39:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570203560171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203560171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Atividade11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Atividade11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203560171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570203560432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570203560432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhdl" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/registradorGenerico.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567894 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhdl" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/registradorGenerico.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7SegDecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7SegDecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegDecimal-comportamento " "Found design unit 1: conversorHex7SegDecimal-comportamento" {  } { { "conversorHex7SegDecimal.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegDecimal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567895 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegDecimal " "Found entity 1: conversorHex7SegDecimal" {  } { { "conversorHex7SegDecimal.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegDecimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7SegUnidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7SegUnidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegUnidade-comportamento " "Found design unit 1: conversorHex7SegUnidade-comportamento" {  } { { "conversorHex7SegUnidade.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegUnidade.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567895 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegUnidade " "Found entity 1: conversorHex7SegUnidade" {  } { { "conversorHex7SegUnidade.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegUnidade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-comportament " "Found design unit 1: DECODER-comportament" {  } { { "DECODER.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/DECODER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567896 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/DECODER.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO-comportamento " "Found design unit 1: IO-comportamento" {  } { { "IO.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/IO.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567896 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/IO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2-comportamento " "Found design unit 1: muxGenerico2-comportamento" {  } { { "muxGenerico2.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/muxGenerico2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2 " "Found entity 1: muxGenerico2" {  } { { "muxGenerico2.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/muxGenerico2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Base_tempo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Base_tempo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-comportamento " "Found design unit 1: PCounter-comportamento" {  } { { "PCounter.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/PCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567898 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/PCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567898 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"context\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" tb_relogio.vhd(11) " "VHDL syntax error at tb_relogio.vhd(11) near text \"context\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"11\";  expecting an identifier, or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" tb_relogio.vhd(17) " "VHDL syntax error at tb_relogio.vhd(17) near text \"11\";  expecting an identifier, or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" tb_relogio.vhd(38) " "VHDL syntax error at tb_relogio.vhd(38) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" tb_relogio.vhd(88) " "VHDL syntax error at tb_relogio.vhd(88) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"assert\";  expecting an identifier (\"assert\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" tb_relogio.vhd(95) " "VHDL syntax error at tb_relogio.vhd(95) near text \"assert\";  expecting an identifier (\"assert\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"seg\";  expecting \";\" tb_relogio.vhd(123) " "VHDL syntax error at tb_relogio.vhd(123) near text \"seg\";  expecting \";\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" tb_relogio.vhd(181) " "VHDL syntax error at tb_relogio.vhd(181) near text \"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "tb_relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/tb_relogio.vhd" 181 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/relogio.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567901 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/relogio.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/leds.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7Seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file display7Seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "cpu.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/cpu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567902 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOMADOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SOMADOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR-sum " "Found design unit 1: SOMADOR-sum" {  } { { "SOMADOR.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/SOMADOR.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567902 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR " "Found entity 1: SOMADOR" {  } { { "SOMADOR.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/SOMADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-initFileROM " "Found design unit 1: memoria-initFileROM" {  } { { "memoria.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567903 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/bancoRegistradores.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567903 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botoes.vhd 1 1 " "Found 1 design units, including 1 entities, in source file botoes.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 botoes " "Found entity 1: botoes" {  } { { "botoes.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/botoes.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570203567904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567904 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "conversorHex7SegUnidade work conversorHex7Seg.vhd(5) " "VHDL Primary Unit Declaration error at conversorHex7Seg.vhd(5): primary unit \"conversorHex7SegUnidade\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "conversorHex7Seg.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7Seg.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570203567905 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "conversorHex7SegUnidade conversorHex7SegUnidade.vhd(6) " "HDL error at conversorHex7SegUnidade.vhd(6): see declaration for object \"conversorHex7SegUnidade\"" {  } { { "conversorHex7SegUnidade.vhd" "" { Text "/media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegUnidade.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570203567905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file conversorHex7Seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203567905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570203568001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct  4 12:39:27 2019 " "Processing ended: Fri Oct  4 12:39:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570203568001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570203568001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570203568001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570203568001 ""}
