Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Tue Nov 21 12:42:50 2017
| Host             : chathura running 64-bit Ubuntu 16.04.2 LTS
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.066  |
| Dynamic (W)              | 1.892  |
| Device Static (W)        | 0.174  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 61.2   |
| Junction Temperature (C) | 48.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |        3 |       --- |             --- |
| Slice Logic              |     0.035 |    34238 |       --- |             --- |
|   LUT as Logic           |     0.032 |    14114 |     53200 |           26.53 |
|   Register               |     0.002 |    15051 |    106400 |           14.15 |
|   CARRY4                 |     0.001 |      909 |     13300 |            6.83 |
|   LUT as Shift Register  |    <0.001 |      505 |     17400 |            2.90 |
|   F7/F8 Muxes            |    <0.001 |       73 |     53200 |            0.14 |
|   LUT as Distributed RAM |    <0.001 |       10 |     17400 |            0.06 |
|   Others                 |     0.000 |      876 |       --- |             --- |
| Signals                  |     0.087 |    27554 |       --- |             --- |
| Block RAM                |     0.147 |      104 |       140 |           74.29 |
| DSPs                     |     0.008 |       13 |       220 |            5.91 |
| PS7                      |     1.567 |        1 |       --- |             --- |
| Static Power             |     0.174 |          |           |                 |
| Total                    |     2.066 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.335 |       0.313 |      0.022 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.012 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.720 |      0.035 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                     |     1.892 |
|   design_1_i                                                         |     1.892 |
|     axi_mem_intercon                                                 |     0.018 |
|       m00_couplers                                                   |     0.002 |
|         auto_pc                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |     0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|       s00_couplers                                                   |     0.002 |
|         auto_us                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       s00_mmu                                                        |    <0.001 |
|         inst                                                         |    <0.001 |
|           decerr_slave_inst                                          |    <0.001 |
|           register_slice_inst                                        |    <0.001 |
|             ar_pipe                                                  |    <0.001 |
|             aw_pipe                                                  |    <0.001 |
|       s01_couplers                                                   |     0.003 |
|         auto_us                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       s01_mmu                                                        |     0.001 |
|         inst                                                         |     0.001 |
|           decerr_slave_inst                                          |    <0.001 |
|           register_slice_inst                                        |    <0.001 |
|             ar_pipe                                                  |    <0.001 |
|             aw_pipe                                                  |    <0.001 |
|       s02_couplers                                                   |     0.001 |
|         auto_us                                                      |     0.001 |
|           inst                                                       |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       s02_mmu                                                        |    <0.001 |
|         inst                                                         |    <0.001 |
|           decerr_slave_inst                                          |    <0.001 |
|           register_slice_inst                                        |    <0.001 |
|             ar_pipe                                                  |    <0.001 |
|             aw_pipe                                                  |    <0.001 |
|       s03_couplers                                                   |     0.002 |
|         auto_us                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       s03_mmu                                                        |    <0.001 |
|         inst                                                         |    <0.001 |
|           decerr_slave_inst                                          |    <0.001 |
|           register_slice_inst                                        |    <0.001 |
|             ar_pipe                                                  |    <0.001 |
|             aw_pipe                                                  |    <0.001 |
|       xbar                                                           |     0.004 |
|         inst                                                         |     0.004 |
|           gen_samd.crossbar_samd                                     |     0.004 |
|             addr_arbiter_ar                                          |    <0.001 |
|             addr_arbiter_aw                                          |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                         |     0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |     0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|             splitter_aw_mi                                           |    <0.001 |
|     backsub_0                                                        |     0.231 |
|       inst                                                           |     0.231 |
|         backsub_AXILiteS_s_axi_U                                     |    <0.001 |
|         backsub_CRTL_BUS_s_axi_U                                     |    <0.001 |
|         backsub_fadd_32ns_32ns_32_5_full_dsp_U1                      |     0.013 |
|           backsub_ap_fadd_3_full_dsp_32_u                            |     0.007 |
|             U0                                                       |     0.007 |
|               i_synth                                                |     0.007 |
|                 ADDSUB_OP.ADDSUB                                     |     0.007 |
|                   SPEED_OP.DSP.OP                                    |     0.007 |
|                     A_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     B_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                           |     0.001 |
|                       DSP2                                           |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                          |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                           |     0.000 |
|                         CARRY_ZERO_DET                               |     0.000 |
|                       Z_14_LZD_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     DSP48E1_BODY.EXP                                 |     0.004 |
|                       A_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       A_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       BMA_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       CANCELLATION_DELAY                             |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       COND_DET_A                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       COND_DET_B                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       DET_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |     0.002 |
|                         i_pipe                                       |     0.002 |
|                       NUMB_CMP                                       |    <0.001 |
|                         NOT_FAST.CMP                                 |    <0.001 |
|                           C_CHAIN                                    |    <0.001 |
|                       STATE_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       SUB_DELAY                                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                            |    <0.001 |
|                       FULL_USAGE_DSP.LOD                             |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                       |    <0.001 |
|         backsub_fadd_32ns_32ns_32_5_full_dsp_U2                      |     0.017 |
|           backsub_ap_fadd_3_full_dsp_32_u                            |     0.006 |
|             U0                                                       |     0.006 |
|               i_synth                                                |     0.006 |
|                 ADDSUB_OP.ADDSUB                                     |     0.006 |
|                   SPEED_OP.DSP.OP                                    |     0.006 |
|                     A_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     B_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                           |    <0.001 |
|                       DSP2                                           |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                          |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                           |     0.000 |
|                         CARRY_ZERO_DET                               |     0.000 |
|                       Z_14_LZD_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     DSP48E1_BODY.EXP                                 |     0.003 |
|                       A_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       A_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       BMA_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       CANCELLATION_DELAY                             |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       COND_DET_A                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       COND_DET_B                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       DET_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |     0.002 |
|                         i_pipe                                       |     0.002 |
|                       NUMB_CMP                                       |    <0.001 |
|                         NOT_FAST.CMP                                 |    <0.001 |
|                           C_CHAIN                                    |    <0.001 |
|                       STATE_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       SUB_DELAY                                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                            |    <0.001 |
|                       FULL_USAGE_DSP.LOD                             |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                       |    <0.001 |
|         backsub_fmul_32ns_32ns_32_4_max_dsp_U3                       |     0.005 |
|           backsub_ap_fmul_2_max_dsp_32_u                             |     0.005 |
|             U0                                                       |     0.005 |
|               i_synth                                                |     0.005 |
|                 MULT.OP                                              |     0.005 |
|                   EXP                                                |    <0.001 |
|                     COND_DET_A                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     COND_DET_B                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     EXP_ADD.C_CHAIN                                  |    <0.001 |
|                     EXP_PRE_RND_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     INV_OP_DEL                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     IP_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     SIG_DELAY                                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_DELAY                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   MULT                                               |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                       DSP1                                           |    <0.001 |
|                       DSP2                                           |     0.001 |
|                   OP                                                 |     0.001 |
|                   R_AND_R                                            |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         backsub_fmul_32ns_32ns_32_4_max_dsp_U4                       |     0.005 |
|           backsub_ap_fmul_2_max_dsp_32_u                             |     0.005 |
|             U0                                                       |     0.005 |
|               i_synth                                                |     0.005 |
|                 MULT.OP                                              |     0.005 |
|                   EXP                                                |    <0.001 |
|                     COND_DET_A                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     COND_DET_B                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     EXP_ADD.C_CHAIN                                  |    <0.001 |
|                     EXP_PRE_RND_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     INV_OP_DEL                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     IP_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     SIG_DELAY                                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_DELAY                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   MULT                                               |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                       DSP1                                           |    <0.001 |
|                       DSP2                                           |     0.002 |
|                   OP                                                 |     0.001 |
|                   R_AND_R                                            |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         backsub_fmul_32ns_32ns_32_4_max_dsp_U5                       |     0.006 |
|           backsub_ap_fmul_2_max_dsp_32_u                             |     0.005 |
|             U0                                                       |     0.005 |
|               i_synth                                                |     0.005 |
|                 MULT.OP                                              |     0.005 |
|                   EXP                                                |    <0.001 |
|                     COND_DET_A                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     COND_DET_B                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     EXP_ADD.C_CHAIN                                  |    <0.001 |
|                     EXP_PRE_RND_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     INV_OP_DEL                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     IP_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     SIG_DELAY                                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_DELAY                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   MULT                                               |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                       DSP1                                           |    <0.001 |
|                       DSP2                                           |     0.001 |
|                   OP                                                 |     0.001 |
|                   R_AND_R                                            |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         backsub_gmem_m_axi_U                                         |     0.002 |
|           bus_read                                                   |     0.002 |
|             fifo_rdata                                               |    <0.001 |
|             fifo_rreq                                                |    <0.001 |
|           rreq_throttl                                               |    <0.001 |
|         backsub_gmem_offset_m_axi_U                                  |     0.003 |
|           bus_read                                                   |    <0.001 |
|             fifo_rdata                                               |    <0.001 |
|           bus_write                                                  |     0.003 |
|             bus_wide_gen.fifo_burst                                  |    <0.001 |
|             fifo_resp                                                |    <0.001 |
|             fifo_resp_to_user                                        |    <0.001 |
|             fifo_wdata                                               |    <0.001 |
|             fifo_wreq                                                |    <0.001 |
|           wreq_throttl                                               |    <0.001 |
|         backsub_sitofp_32ns_32_6_U6                                  |     0.002 |
|           backsub_ap_sitofp_4_no_dsp_32_u                            |     0.001 |
|             U0                                                       |     0.001 |
|               i_synth                                                |     0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                 |     0.001 |
|                   EXP                                                |    <0.001 |
|                     ZERO_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                            |    <0.001 |
|                     Q_DEL                                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   LZE                                                |    <0.001 |
|                     ENCODE[0].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].MUX_0                                  |    <0.001 |
|                       OP_DEL                                         |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     ZERO_DET_CC_1                                    |    <0.001 |
|                     ZERO_DET_CC_2.CC                                 |    <0.001 |
|                   NEED_Z_DET.Z_DET                                   |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                              |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     Z_C_DEL                                          |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   NORM_SHIFT                                         |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   OP                                                 |    <0.001 |
|                   ROUND                                              |    <0.001 |
|                     LOGIC.RND1                                       |     0.000 |
|                     LOGIC.RND2                                       |    <0.001 |
|                     RND_BIT_GEN                                      |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |     0.000 |
|                   Z_C_DEL                                            |    <0.001 |
|                     i_pipe                                           |    <0.001 |
|         backsub_sitofp_32ns_32_6_U7                                  |     0.002 |
|           backsub_ap_sitofp_4_no_dsp_32_u                            |     0.002 |
|             U0                                                       |     0.002 |
|               i_synth                                                |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                                 |     0.002 |
|                   EXP                                                |    <0.001 |
|                     ZERO_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                            |    <0.001 |
|                     Q_DEL                                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   LZE                                                |    <0.001 |
|                     ENCODE[0].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].MUX_0                                  |    <0.001 |
|                       OP_DEL                                         |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     ZERO_DET_CC_1                                    |    <0.001 |
|                     ZERO_DET_CC_2.CC                                 |    <0.001 |
|                   NEED_Z_DET.Z_DET                                   |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                              |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     Z_C_DEL                                          |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   NORM_SHIFT                                         |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   OP                                                 |    <0.001 |
|                   ROUND                                              |    <0.001 |
|                     LOGIC.RND1                                       |     0.000 |
|                     LOGIC.RND2                                       |    <0.001 |
|                     RND_BIT_GEN                                      |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |     0.000 |
|                   Z_C_DEL                                            |    <0.001 |
|                     i_pipe                                           |    <0.001 |
|         backsub_sitofp_32ns_32_6_U8                                  |     0.002 |
|           backsub_ap_sitofp_4_no_dsp_32_u                            |     0.002 |
|             U0                                                       |     0.002 |
|               i_synth                                                |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                                 |     0.002 |
|                   EXP                                                |    <0.001 |
|                     ZERO_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                            |    <0.001 |
|                     Q_DEL                                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   LZE                                                |    <0.001 |
|                     ENCODE[0].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].MUX_0                                  |    <0.001 |
|                       OP_DEL                                         |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     ZERO_DET_CC_1                                    |    <0.001 |
|                     ZERO_DET_CC_2.CC                                 |    <0.001 |
|                   NEED_Z_DET.Z_DET                                   |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                              |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     Z_C_DEL                                          |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   NORM_SHIFT                                         |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   OP                                                 |    <0.001 |
|                   ROUND                                              |    <0.001 |
|                     LOGIC.RND1                                       |     0.000 |
|                     LOGIC.RND2                                       |    <0.001 |
|                     RND_BIT_GEN                                      |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |     0.000 |
|                   Z_C_DEL                                            |    <0.001 |
|                     i_pipe                                           |    <0.001 |
|         grey_frame_U                                                 |     0.044 |
|           backsub_grey_frame_ram_U                                   |     0.044 |
|         grp_backsub_hls_fptoui_float_i8_fu_1529                      |     0.007 |
|         yuv_frame_U                                                  |     0.081 |
|           backsub_yuv_frame_ram_U                                    |     0.081 |
|     backsub_0_bram                                                   |     0.038 |
|       U0                                                             |     0.038 |
|         inst_blk_mem_gen                                             |     0.038 |
|           gnativebmg.native_blk_mem_gen                              |     0.038 |
|             valid.cstr                                               |     0.038 |
|               has_mux_a.A                                            |     0.001 |
|               has_mux_b.B                                            |     0.002 |
|               ramloop[0].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[10].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[11].ram.r                                      |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[12].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[13].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[14].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[15].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[16].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[17].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[18].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[19].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[1].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[20].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[21].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[22].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[23].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[24].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[25].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[26].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[27].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[28].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[29].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[2].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[30].ram.r                                      |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[3].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[4].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[5].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[6].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[7].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[8].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|               ramloop[9].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                      |     0.004 |
|     feature_0                                                        |     0.033 |
|       inst                                                           |     0.033 |
|         featureHist_U                                                |     0.015 |
|           feature_featureHist_ram_U                                  |     0.015 |
|         feature_AXILiteS_s_axi_U                                     |    <0.001 |
|         feature_CRTL_BUS_m_axi_U                                     |     0.005 |
|           bus_read                                                   |     0.002 |
|             bus_wide_gen.fifo_burst                                  |    <0.001 |
|             fifo_rdata                                               |    <0.001 |
|             fifo_rreq                                                |    <0.001 |
|           bus_write                                                  |     0.003 |
|             bus_wide_gen.fifo_burst                                  |    <0.001 |
|             fifo_resp                                                |    <0.001 |
|             fifo_resp_to_user                                        |    <0.001 |
|             fifo_wdata                                               |    <0.001 |
|             fifo_wreq                                                |    <0.001 |
|           rreq_throttl                                               |    <0.001 |
|           wreq_throttl                                               |    <0.001 |
|         feature_CRTL_BUS_s_axi_U                                     |    <0.001 |
|         feature_gmem_m_axi_U                                         |     0.002 |
|           bus_read                                                   |     0.002 |
|             fifo_rdata                                               |    <0.001 |
|             fifo_rreq                                                |    <0.001 |
|           rreq_throttl                                               |    <0.001 |
|     processing_system7_0                                             |     1.568 |
|       inst                                                           |     1.568 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                              |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                              |     0.000 |
|     processing_system7_0_axi_periph                                  |     0.005 |
|       s00_couplers                                                   |     0.004 |
|         auto_pc                                                      |     0.004 |
|           inst                                                       |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.004 |
|               RD.ar_channel_0                                        |    <0.001 |
|                 ar_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               RD.r_channel_0                                         |    <0.001 |
|                 rd_data_fifo_0                                       |    <0.001 |
|                 transaction_fifo_0                                   |    <0.001 |
|               SI_REG                                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|                 b_pipe                                               |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               WR.aw_channel_0                                        |    <0.001 |
|                 aw_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               WR.b_channel_0                                         |    <0.001 |
|                 bid_fifo_0                                           |    <0.001 |
|                 bresp_fifo_0                                         |    <0.001 |
|       xbar                                                           |    <0.001 |
|         inst                                                         |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                   |    <0.001 |
|             addr_arbiter_inst                                        |    <0.001 |
|             gen_decerr.decerr_slave_inst                             |    <0.001 |
|             reg_slice_r                                              |    <0.001 |
|             splitter_ar                                              |    <0.001 |
|             splitter_aw                                              |    <0.001 |
|     rst_processing_system7_0_100M                                    |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
|     xlconcat_0                                                       |     0.000 |
|     xlconstant_0                                                     |     0.000 |
+----------------------------------------------------------------------+-----------+


