{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698085617772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698085617822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 15:26:57 2023 " "Processing started: Mon Oct 23 15:26:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698085617822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085617822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mealy -c mealy " "Command: quartus_map --read_settings_files=on --write_settings_files=off mealy -c mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085617822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698085618562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698085618562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d.bdf " "Can't analyze file -- file d.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628376 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c.bdf " "Can't analyze file -- file c.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628378 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "b.bdf " "Can't analyze file -- file b.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "a.bdf " "Can't analyze file -- file a.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mealy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reg.bdf " "Can't analyze file -- file reg.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628393 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cc_ent.bdf " "Can't analyze file -- file cc_ent.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "div_freq.bdf " "Can't analyze file -- file div_freq.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELETOR_CLOCK " "Found entity 1: SELETOR_CLOCK" {  } { { "SELETOR_CLOCK.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/SELETOR_CLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_combinacional_entrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_combinacional_entrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_ENTRADA " "Found entity 1: Circuito_Combinacional_ENTRADA" {  } { { "Circuito_Combinacional_ENTRADA.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Circuito_Combinacional_ENTRADA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_combinacional_saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_combinacional_saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_SAIDA " "Found entity 1: Circuito_Combinacional_SAIDA" {  } { { "Circuito_Combinacional_SAIDA.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Circuito_Combinacional_SAIDA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "div_2.bdf " "Can't analyze file -- file div_2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628421 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Divisor_Frequencia.bdf " "Can't analyze file -- file ../Divisor_Frequencia.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698085628424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia_1hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia_1hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia_1Hz " "Found entity 1: Divisor_Frequencia_1Hz" {  } { { "../Divisor_Frequencia_1Hz.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Divisor_Frequencia_1Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698085628430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085628430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mealy " "Elaborating entity \"mealy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698085628460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst8 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst8\"" {  } { { "mealy.bdf" "inst8" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { { 96 784 880 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085628464 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 instGG " "Block or symbol \"OR2\" of instance \"instGG\" overlaps another block or symbol" {  } { { "Decodificador.bdf" "" { Schematic "C:/Users/lanmarques/Downloads/Mealy/Decodificador.bdf" { { -120 1464 1528 -72 "instGG" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1698085628466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito_Combinacional_SAIDA Circuito_Combinacional_SAIDA:inst4 " "Elaborating entity \"Circuito_Combinacional_SAIDA\" for hierarchy \"Circuito_Combinacional_SAIDA:inst4\"" {  } { { "mealy.bdf" "inst4" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { { 96 584 712 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085628467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:inst " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:inst\"" {  } { { "mealy.bdf" "inst" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { { 96 208 384 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085628470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito_Combinacional_ENTRADA Circuito_Combinacional_ENTRADA:inst7 " "Elaborating entity \"Circuito_Combinacional_ENTRADA\" for hierarchy \"Circuito_Combinacional_ENTRADA:inst7\"" {  } { { "mealy.bdf" "inst7" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { { 112 40 168 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085628474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frequencia_1Hz Divisor_Frequencia_1Hz:inst1 " "Elaborating entity \"Divisor_Frequencia_1Hz\" for hierarchy \"Divisor_Frequencia_1Hz:inst1\"" {  } { { "mealy.bdf" "inst1" { Schematic "C:/Users/lanmarques/Downloads/Mealy/mealy.bdf" { { 344 40 136 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085628478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698085629076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698085629852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698085629852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698085630196 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698085630196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698085630196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698085630196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698085630220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 15:27:10 2023 " "Processing ended: Mon Oct 23 15:27:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698085630220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698085630220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698085630220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698085630220 ""}
