Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec  5 14:55:18 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.988ns  (required time - arrival time)
  Source:                 vsg/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            r_hdmi_unstacker/shift_phrase_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_100_cw_fast rise@2330.000ns - clk_pixel_cw_hdmi rise@2329.966ns)
  Data Path Delay:        4.190ns  (logic 1.076ns (25.680%)  route 3.114ns (74.320%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 2327.873 - 2330.000 ) 
    Source Clock Delay      (SCD):    -2.521ns = ( 2327.446 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                   2329.966  2329.966 r  
    N15                                               0.000  2329.966 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2329.966    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  2331.407 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  2332.660    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  2324.135 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  2325.795    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  2325.891 r  wizard_migcam/clkout1_buf/O
                         net (fo=1884, estimated)     1.633  2327.524    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.397  2324.127 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666  2325.793    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2325.889 r  wizard_hdmi/clkout1_buf/O
                         net (fo=99, estimated)       1.557  2327.446    vsg/clk_pixel
    SLICE_X35Y32         FDRE                                         r  vsg/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456  2327.902 r  vsg/hcount_out_reg[3]/Q
                         net (fo=7, estimated)        0.695  2328.597    vsg/hcount_hdmi[3]
    SLICE_X34Y33         LUT4 (Prop_lut4_I0_O)        0.124  2328.721 f  vsg/xpm_fifo_axis_inst_i_6/O
                         net (fo=2, estimated)        0.768  2329.489    vsg/xpm_fifo_axis_inst_i_6_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124  2329.613 f  vsg/xpm_fifo_axis_inst_i_4/O
                         net (fo=1, estimated)        0.292  2329.905    vsg/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.124  2330.029 r  vsg/xpm_fifo_axis_inst_i_2/O
                         net (fo=5, estimated)        0.322  2330.351    r_hdmi_unstacker/y_pix_tready
    SLICE_X41Y32         LUT6 (Prop_lut6_I0_O)        0.124  2330.475 r  r_hdmi_unstacker/shift_phrase[127]_i_3/O
                         net (fo=129, estimated)      0.262  2330.737    r_hdmi_unstacker/need_phrase_reg_1
    SLICE_X41Y32         LUT4 (Prop_lut4_I2_O)        0.124  2330.861 r  r_hdmi_unstacker/shift_phrase[127]_i_1/O
                         net (fo=128, estimated)      0.775  2331.636    r_hdmi_unstacker/shift_phrase[127]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  r_hdmi_unstacker/shift_phrase_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                   2330.000  2330.000 r  
    N15                                               0.000  2330.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2330.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  2331.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  2332.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  2324.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  2326.347    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2326.438 r  wizard_migcam/clkout1_buf/O
                         net (fo=1884, estimated)     1.434  2327.873    r_hdmi_unstacker/clk_100
    SLICE_X36Y27         FDRE                                         r  r_hdmi_unstacker/shift_phrase_reg[43]/C
                         clock pessimism             -0.514  2327.358    
                         clock uncertainty           -0.506  2326.853    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205  2326.647    r_hdmi_unstacker/shift_phrase_reg[43]
  -------------------------------------------------------------------
                         required time                       2326.647    
                         arrival time                       -2331.636    
  -------------------------------------------------------------------
                         slack                                 -4.988    




