#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:53 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:56 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4
