# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.001024 2048 300 380 16256 1.66502 15.5823 52.4438 69.7455 69.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 6.4e-05 2048 107 3430 16384 112.615 28.3996 148.551 835.181 1124.94 1125.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.000512 1024 140 420 33920 1.59808 1.88826 13.9816 101.432 118.972 119.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 0.000512 1024 290 590 30976 2.30112 1.66714 19.8964 52.4165 76.3915 76.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 0.000512 1024 420 1420 34048 1.44186 1.66502 45.1434 52.3976 100.72 100.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000512 1024 210 4810 34944 1.44128 1.67117 147.674 52.4035 203.259 203.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 6.4e-05 512 150 220 217088 18.5423 6.70966 31.9896 208.927 266.372 266.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 3.2e-05 512 380 240 552960 28.101 13.3243 93.49 417.627 552.754 552.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1600 3.2e-05 512 140 380 593920 24.2792 13.3539 141.31 418.991 598.121 598.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 6.4e-05 4096 340 1860 250880 92.2541 55.6016 2288.45 1675.52 4111.95 4112.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.001024 2048 300 380 16272 1.66669 18.0772 52.5189 72.317 72.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 6.4e-05 2048 107 3430 16128 112.843 28.3791 168.495 834.661 1144.58 1144.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000512 1024 140 420 33984 1.60218 1.88826 15.8585 101.409 120.829 120.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 0.000512 1024 290 590 30816 2.30582 1.66093 22.7098 52.394 79.1769 79.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 0.000512 1024 420 1420 33984 1.44262 1.66221 53.1373 52.3764 108.692 108.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000512 1024 210 4810 34848 1.44384 1.66298 179.5 52.3804 235.061 235.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 6.4e-05 512 150 220 216576 18.3319 6.6679 35.1611 207.255 267.628 267.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 3.2e-05 512 380 240 552960 28.1321 13.3512 104.87 417.356 563.928 564.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1600 3.2e-05 512 140 380 592128 24.4261 13.381 160.411 418.889 617.289 617.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 6.4e-05 4096 340 1860 251136 92.3248 55.7031 2590.85 1675.16 4414.18 4414.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.001024 2048 300 380 16240 1.66742 18.9356 52.491 73.1498 73.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 6.4e-05 2048 107 3430 17920 112.493 28.3164 195.717 838.703 1175.43 1175.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000512 1024 140 420 33920 1.59942 1.88477 16.5576 101.458 121.574 121.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 0.000512 1024 290 590 30720 2.29376 1.64694 23.6958 52.2199 79.9612 80.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 0.000512 1024 420 1420 33920 1.43936 1.66474 55.5686 52.4247 111.171 111.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000512 1024 210 4810 34880 1.44125 1.66502 187.159 52.4232 242.761 242.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 6.4e-05 512 150 220 220160 18.4375 6.72182 37.4579 209.814 272.652 272.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 3.2e-05 512 380 240 558080 27.8687 15.8909 98.8938 419.375 562.249 562.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1600 3.2e-05 512 140 380 593920 24.2663 13.3734 168.215 419.367 625.418 625.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 6.4e-05 4096 340 1860 250880 92.2025 55.6796 2696.79 1677.08 4521.9 4522.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.001024 2048 300 380 16224 1.66707 17.4859 52.4428 71.6481 71.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 6.4e-05 2048 107 3430 15360 112.377 28.1969 156.051 832.509 1129.32 1129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000512 1024 140 420 33792 1.59325 1.87597 15.3044 101.309 120.152 120.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 0.000512 1024 290 590 30720 2.2976 1.6617 22.0702 52.2904 78.4221 78.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 0.000512 1024 420 1420 33792 1.43318 1.66365 51.5043 52.2676 106.941 107.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000512 1024 210 4810 34752 1.43526 1.66525 174.664 52.2665 230.103 230.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 6.4e-05 512 150 220 215040 18.1833 6.61709 34.046 206.207 265.266 265.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 3.2e-05 512 380 240 552960 27.7779 13.2792 91.6704 416.27 549.209 549.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1600 3.2e-05 512 140 380 592896 24.2249 13.3386 156.798 418.318 612.867 613.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 6.4e-05 4096 340 1860 250368 92.036 55.6053 2513.99 1673.58 4335.34 4335.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.001024 2048 300 380 16200 1.66093 17.7463 52.4425 71.9025 71.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 6.4e-05 2048 107 3430 16000 112.673 28.2583 164.969 833.593 1139.69 1139.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000512 1024 140 420 33800 1.60352 1.8793 15.3518 101.377 120.283 120.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 0.000512 1024 290 590 30800 2.31216 1.65853 22.4566 52.355 78.8866 78.9813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 0.000512 1024 420 1420 33800 1.44384 1.66115 52.1032 52.3377 107.622 107.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000512 1024 210 4810 34800 1.44384 1.65859 175.988 52.3389 231.505 231.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 6.4e-05 512 150 220 211200 18.6055 6.63821 34.0004 206.389 265.848 266.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 3.2e-05 512 380 240 550400 28.0854 13.3258 92.3358 416.804 550.787 550.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1600 3.2e-05 512 140 380 592000 24.4315 13.3919 158.521 418.943 615.48 615.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 6.4e-05 4096 340 1860 250400 92.6802 55.7469 2546.49 1675.44 4370.5 4370.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.001024 2048 300 380 16128 1.65683 18.1207 52.2761 72.1073 72.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 6.4e-05 2048 107 3430 17920 112.477 28.344 190.358 837.397 1168.76 1168.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000512 1024 140 420 33824 1.59152 1.87597 16.1813 101.327 121.048 121.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 0.000512 1024 290 590 30464 2.28602 1.64586 23.0055 52.0013 79.0455 79.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 0.000512 1024 420 1420 33824 1.43504 1.65622 53.9242 52.2885 109.375 109.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000512 1024 210 4810 34720 1.43565 1.65322 180.901 52.2917 236.372 236.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 6.4e-05 512 150 220 215040 18.3617 6.64314 35.772 207.082 268.071 268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 3.2e-05 512 380 240 551936 28.288 13.3613 95.5901 418.704 556.158 556.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1600 3.2e-05 512 140 380 591360 24.3382 13.3651 163.255 418.696 619.841 619.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 6.4e-05 4096 340 1860 249984 92.3564 55.6565 2600.04 1674.48 4422.67 4422.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.001024 2048 300 380 16200 1.66525 18.4564 52.439 72.6148 72.6739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 6.4e-05 2048 107 3430 15360 113.038 28.3825 163.813 834.469 1139.88 1140.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000512 1024 140 420 33840 1.60563 1.8903 16.1736 101.46 121.2 121.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 0.000512 1024 290 590 30720 2.31261 1.6671 23.2333 52.439 79.7601 79.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 0.000512 1024 420 1420 33840 1.44557 1.66656 54.2351 52.4276 109.846 109.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000512 1024 210 4810 34800 1.44547 1.66502 181.785 52.4252 237.393 237.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 6.4e-05 512 150 220 215040 18.2603 7.8377 35.8383 206.182 268.329 268.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 3.2e-05 512 380 240 552960 28.1045 13.3493 96.4488 417.232 555.347 555.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1600 3.2e-05 512 140 380 591360 24.2699 13.3472 163.704 417.225 618.733 618.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 6.4e-05 4096 340 1860 250560 92.4142 55.7138 2623.12 1673.78 4445.17 4445.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.001024 2048 300 380 16128 1.65907 17.838 52.2716 71.822 71.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 6.4e-05 2048 107 3430 16384 112.586 28.2602 168.082 835.358 1144.47 1144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000512 1024 140 420 33792 1.60154 1.88973 15.6308 101.52 120.717 120.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 0.000512 1024 290 590 30720 2.30947 1.67344 22.4337 52.504 79.0284 79.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 0.000512 1024 420 1420 34048 1.4399 1.67325 52.5969 52.4832 108.266 108.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000512 1024 210 4810 34816 1.44272 1.67142 175.397 52.4862 231.071 231.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 6.4e-05 512 150 220 212992 18.831 6.70819 34.422 208.983 269.154 269.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 3.2e-05 512 380 240 548864 28.4108 13.3306 92.2653 417.679 551.9 552.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1600 3.2e-05 512 140 380 589824 24.3352 13.3276 157.965 417.669 613.482 613.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 6.4e-05 4096 340 1860 250880 92.1701 55.587 2544.16 1676.46 4368.51 4368.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.001024 2048 300 380 16128 1.66502 17.8126 52.4441 71.9733 72.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 6.4e-05 2048 107 3430 12288 112.122 27.8958 126.69 824.536 1091.43 1091.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000512 1024 140 420 33792 1.52806 1.88339 15.7456 101.436 120.667 120.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 0.000512 1024 290 590 29952 2.29331 1.6447 22.1875 51.8979 78.1268 78.2164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 0.000512 1024 420 1420 33792 1.43856 1.67024 52.7579 52.3984 108.336 108.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000512 1024 210 4810 34560 1.44138 1.66854 177.796 52.3995 233.378 233.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 6.4e-05 512 150 220 208896 18.6981 6.61504 33.9353 206.271 265.736 265.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 3.2e-05 512 380 240 540672 28.0939 13.1299 91.4704 412.217 545.124 545.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1600 3.2e-05 512 140 380 589824 24.1159 13.2833 159.162 416.328 613.071 613.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 6.4e-05 4096 340 1860 250368 92.1739 55.5813 2562.05 1673.49 4383.44 4383.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.001024 2048 300 380 16000 1.65606 18.9358 52.1609 72.8049 72.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 6.4e-05 2048 107 3430 12800 112.166 27.9773 141.953 825.187 1107.47 1107.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000512 1024 140 420 33600 1.44282 1.8903 16.9047 101.512 121.819 121.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 0.000512 1024 290 590 30400 2.29581 1.63693 24.1447 51.9502 80.1332 80.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 0.000512 1024 420 1420 33600 1.44934 1.66586 56.6185 52.47 112.275 112.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000512 1024 210 4810 34800 1.44326 1.66298 193.025 52.4696 248.672 248.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 6.4e-05 512 150 220 204800 19.0395 6.6311 35.7646 206.433 268.081 268.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 3.2e-05 512 380 240 537600 28.378 13.1584 97.3844 412.532 551.66 551.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1600 3.2e-05 512 140 380 588800 24.2464 13.3111 168.934 416.818 623.49 623.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 6.4e-05 4096 340 1860 249600 92.5824 55.6892 2714.5 1675.81 4538.71 4538.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.001024 2048 300 380 15872 1.65085 21.2869 51.9224 74.9136 74.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 6.4e-05 2048 107 3430 16384 112.575 28.281 211.894 835.504 1188.45 1188.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.000512 1024 140 420 33280 1.42896 1.86163 19.917 99.9481 123.224 123.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 0.000512 1024 290 590 29696 2.26829 1.61776 27.5917 51.2859 82.8656 82.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 0.000512 1024 420 1420 33280 1.42746 1.6544 65.2158 51.958 120.328 120.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000512 1024 210 4810 34304 1.42701 1.64864 218.349 51.9578 273.456 273.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 6.4e-05 512 150 220 212992 18.8469 6.7097 43.8807 209.02 278.67 278.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 3.2e-05 512 380 240 540672 28.9918 13.3297 115.316 417.661 575.512 575.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1600 3.2e-05 512 140 380 589824 24.3193 13.3276 200.337 417.653 655.824 655.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 6.4e-05 4096 340 1860 249856 92.0416 55.5508 3193.01 1671.28 5012.02 5012.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1290 0.001024 2048 300 390 16224 1.6703 26.4847 52.554 80.7607 80.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 6.4e-05 2048 107 3435 17408 112.607 28.5167 155.123 838.599 1135.05 1135.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 990 0.000512 1024 140 420 34048 1.7633 1.88806 26.6555 101.526 132.065 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 0.000512 1024 290 600 30720 2.30134 1.66502 19.7786 52.4264 76.274 76.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 0.000512 1024 420 1425 34176 1.4383 1.66912 45.3377 52.4907 101.008 101.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.000512 1024 210 4815 35008 1.44186 1.66707 153.625 52.4918 209.305 209.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 690 6.4e-05 512 150 225 219136 18.4441 6.70925 59.2377 209.113 293.724 293.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 3.2e-05 512 380 240 555008 28.2365 13.3571 158.006 419.369 619.192 619.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1600 3.2e-05 512 140 390 592896 24.3663 13.3555 139.659 419.362 596.931 597.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 6.4e-05 4096 340 1860 251136 92.2973 55.5889 4295.3 1676.94 6120.27 6120.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1290 0.001024 2048 300 390 16200 1.66678 27.8658 52.4996 82.084 82.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 6.4e-05 2048 107 3435 17920 112.763 28.4737 161.798 838.565 1141.78 1141.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 990 0.000512 1024 140 420 34080 1.44794 1.89235 28.3854 101.515 133.313 133.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1160 0.000512 1024 290 600 30720 2.304 1.66074 19.9716 52.3877 76.4213 76.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 0.000512 1024 420 1425 34160 1.44678 1.66758 45.4982 52.4762 101.162 101.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000512 1024 210 4815 34960 1.44794 1.6639 154.884 52.4803 210.555 210.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 690 6.4e-05 512 150 225 220160 18.5402 6.73338 56.3032 209.782 291.57 291.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 3.2e-05 512 380 240 555520 28.2652 13.3892 166.079 419.34 627.291 627.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1600 3.2e-05 512 140 390 592640 24.4358 13.3898 141.53 419.337 598.876 599.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 6.4e-05 4096 340 1860 250880 92.7024 55.7127 4422.43 1676.83 6247.81 6247.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.001024 2048 300 390 16176 1.66707 15.7198 52.466 69.9065 69.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 6.4e-05 2048 107 3435 16896 112.745 28.3874 151.133 837.308 1129.77 1129.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 990 0.000512 1024 140 420 34080 1.44042 1.88621 27.6544 101.546 132.597 132.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 0.000512 1024 290 600 30720 2.31014 1.6656 19.5478 52.5339 76.1565 76.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 0.000512 1024 420 1425 34176 1.44394 1.66861 45.4332 52.5127 101.129 101.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000512 1024 210 4815 34944 1.44294 1.66934 153.988 52.5174 209.689 209.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 6.4e-05 512 150 225 218112 18.362 6.68374 32.2254 208.435 265.918 266.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 3.2e-05 512 380 240 552960 28.2417 13.3592 101.578 418.699 562.095 562.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1600 3.2e-05 512 140 390 591360 24.3967 13.367 140.2 418.695 596.842 596.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 6.4e-05 4096 340 1860 250752 92.2425 55.6954 2244.7 1676.87 4069.64 4069.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.001024 2048 300 390 16184 1.66298 15.9229 52.5001 70.1383 70.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 6.4e-05 2048 107 3435 16128 113.2 28.318 147.965 837.345 1127.03 1127.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.000512 1024 140 420 34048 1.60768 1.88992 14.1164 101.554 119.242 119.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 0.000512 1024 290 600 30688 2.31888 1.66566 20.1252 52.5374 76.7533 76.8511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 0.000512 1024 420 1425 34160 1.44794 1.66566 46.702 52.5202 102.409 102.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000512 1024 210 4815 34944 1.4481 1.66707 157.923 52.5222 213.634 213.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 6.4e-05 512 150 225 218624 18.5498 6.72429 33.2385 209.45 268.173 268.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 3.2e-05 512 380 240 551936 28.3748 13.3801 95.1062 418.658 555.736 555.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1600 3.2e-05 512 140 390 591360 24.4465 13.3792 143.923 418.654 600.594 600.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 6.4e-05 4096 340 1860 250880 92.5161 55.7076 2296.23 1676.56 4121.16 4121.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.001024 2048 300 390 16192 1.67021 16.9206 52.5076 71.1502 71.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 6.4e-05 2048 107 3435 16384 112.551 28.2855 153.235 835.326 1129.59 1129.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000512 1024 140 420 33920 1.59744 1.88147 14.2459 101.442 119.24 119.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 0.000512 1024 290 600 30720 2.30445 1.66736 20.7679 52.4265 77.2723 77.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 0.000512 1024 420 1425 34048 1.43984 1.66822 47.2717 52.4103 102.864 102.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000512 1024 210 4815 34944 1.44186 1.67181 152.691 52.4151 208.299 208.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 6.4e-05 512 150 225 217088 18.5403 6.7072 32.5545 208.985 267.001 267.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 3.2e-05 512 380 240 552960 28.0812 13.3244 86.0779 417.701 545.399 545.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1600 3.2e-05 512 140 390 591872 24.3968 13.3557 148.168 419.065 605.178 605.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 6.4e-05 4096 340 1860 250880 92.1781 55.5956 2347.41 1675.83 4171.17 4171.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.001024 2048 300 390 16128 1.65958 18.6114 52.4009 72.7221 72.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 6.4e-05 2048 107 3435 16128 112.841 28.3074 172.496 835.328 1149.15 1149.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000512 1024 140 420 33984 1.60374 1.88416 16.1242 101.451 121.136 121.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 0.000512 1024 290 600 30528 2.31408 1.66099 23.6117 52.436 80.1324 80.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 0.000512 1024 420 1425 33984 1.43974 1.66246 54.5062 52.4145 110.093 110.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000512 1024 210 4815 34848 1.44061 1.66106 183.296 52.4153 238.886 238.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 6.4e-05 512 150 225 216576 18.3241 6.66214 36.9156 207.424 269.535 269.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 3.2e-05 512 380 240 552960 28.0903 13.3466 97.1659 417.691 556.508 556.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1600 3.2e-05 512 140 390 592128 24.4109 13.381 167.22 419.825 625.023 625.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 6.4e-05 4096 340 1860 250560 92.5363 55.6994 2633.49 1676.52 4458.38 4458.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.001024 2048 300 390 16160 1.66502 18.3277 52.5046 72.5502 72.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 6.4e-05 2048 107 3435 17920 112.522 28.3225 188.295 838.76 1168.09 1168.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000512 1024 140 420 33920 1.59878 1.88378 15.6411 101.46 120.659 120.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 0.000512 1024 290 600 30400 2.2977 1.64842 23.0462 52.2202 79.3168 79.4098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 0.000512 1024 420 1425 34080 1.44035 1.66298 53.7656 52.4285 109.367 109.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000512 1024 210 4815 34880 1.43875 1.66365 179.909 52.43 235.512 235.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 6.4e-05 512 150 225 220160 18.4175 6.72454 36.6253 209.829 271.805 271.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 3.2e-05 512 380 240 552960 28.2991 13.372 94.6675 419.407 555.962 556.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1600 3.2e-05 512 140 390 591360 24.4274 13.3781 163.131 419.399 620.521 620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 6.4e-05 4096 340 1860 250880 92.1618 55.681 2566.63 1677.2 4391.81 4391.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.001024 2048 300 390 16128 1.66502 19.4276 52.4033 73.5471 73.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 6.4e-05 2048 107 3435 15360 112.342 28.1357 171.688 832.333 1144.69 1144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000512 1024 140 420 33792 1.52342 1.87635 16.8499 101.299 121.62 121.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 0.000512 1024 290 600 30336 2.30518 1.66288 24.5372 52.2738 80.8843 80.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 0.000512 1024 420 1425 33984 1.43315 1.66214 57.1258 52.2557 112.549 112.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000512 1024 210 4815 34752 1.43728 1.65888 191.002 52.2589 246.429 246.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 6.4e-05 512 150 225 215040 18.191 6.61504 38.5294 206.164 269.713 269.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 3.2e-05 512 380 240 546816 28.1735 13.2772 100.154 416.175 557.998 558.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1600 3.2e-05 512 140 390 589824 24.3797 13.3439 173.899 418.228 630.032 630.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 6.4e-05 4096 340 1860 250368 91.9773 55.595 2731.41 1672.59 4551.7 4551.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.001024 2048 300 390 16100 1.66403 19.7448 52.3885 73.8492 73.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 6.4e-05 2048 107 3435 16000 112.669 28.248 177.352 833.489 1151.95 1152.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000512 1024 140 420 33800 1.536 1.88003 16.8464 101.376 121.711 121.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 0.000512 1024 290 600 30400 2.31789 1.65981 24.3997 52.3499 80.8333 80.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 0.000512 1024 420 1425 34000 1.44179 1.66022 56.6004 52.3326 112.103 112.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000512 1024 210 4815 34800 1.44179 1.65744 188.434 52.3331 243.938 244.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 6.4e-05 512 150 225 211200 18.58 6.63622 37.4813 206.362 269.269 269.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 3.2e-05 512 380 240 550400 28.0639 13.3283 100.101 416.744 558.447 558.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1600 3.2e-05 512 140 390 592000 24.3978 13.3864 173.254 418.888 630.112 630.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 6.4e-05 4096 340 1860 250400 92.5434 55.7534 2710.74 1675.23 4534.4 4534.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.001024 2048 300 390 16128 1.6615 19.5449 52.4923 73.7521 73.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 6.4e-05 2048 107 3435 14336 113.414 28.3228 159.239 837.266 1138.43 1138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.000512 1024 140 420 33824 1.59539 1.87603 16.8188 101.323 121.685 121.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 0.000512 1024 290 600 30016 2.29792 1.64506 24.2885 52.0021 80.3393 80.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 0.000512 1024 420 1425 33824 1.4336 1.6552 56.7583 52.2837 112.203 112.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000512 1024 210 4815 34720 1.43331 1.65706 189.823 52.2825 245.267 245.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 6.4e-05 512 150 225 215040 18.3448 6.64371 38.3757 207.052 270.626 270.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 3.2e-05 512 380 240 551936 28.2709 13.3646 100.915 418.634 561.394 561.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1600 3.2e-05 512 140 390 591360 24.3301 13.3629 173.966 418.624 630.468 630.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 6.4e-05 4096 340 1860 249984 92.2545 55.6701 2733.46 1674.22 4555.74 4555.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.001024 2048 300 390 16080 1.66093 19.4315 52.398 73.5441 73.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 6.4e-05 2048 107 3435 15360 113.011 28.3976 167.742 835.347 1144.69 1144.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000512 1024 140 420 33840 1.58074 1.89011 16.5974 101.513 121.655 121.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 0.000512 1024 290 600 30720 2.31104 1.6657 24.4301 52.4949 81.009 81.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 0.000512 1024 420 1425 34080 1.44589 1.66509 55.9955 52.4743 111.654 111.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000512 1024 210 4815 34800 1.44528 1.66042 186.3 52.4753 241.951 242.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 6.4e-05 512 150 225 215040 18.2566 7.82746 37.6964 206.398 270.387 270.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 3.2e-05 512 380 240 552960 28.0748 13.3468 99.0618 417.666 558.36 558.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1600 3.2e-05 512 140 390 587520 24.4305 13.3488 169.315 417.658 624.937 625.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 6.4e-05 4096 340 1860 250560 92.3894 55.714 2699.16 1676.17 4523.57 4523.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.001024 2048 300 390 16128 1.66899 18.5855 52.5449 72.851 72.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 6.4e-05 2048 107 3435 16384 112.568 28.3222 171.636 836.039 1148.76 1148.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000512 1024 140 420 33792 1.59955 1.88621 15.7068 101.563 120.827 120.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 0.000512 1024 290 600 30720 2.3103 1.67322 23.4766 52.5474 80.1148 80.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 0.000512 1024 420 1425 34048 1.44419 1.67283 53.6343 52.5279 109.355 109.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000512 1024 210 4815 34816 1.44042 1.67376 178.27 52.5271 233.986 234.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 6.4e-05 512 150 225 212992 18.8125 6.70816 35.7733 209.155 270.662 270.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 3.2e-05 512 380 240 548864 28.3895 13.3302 94.2631 418.015 554.209 554.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1600 3.2e-05 512 140 390 589824 24.3253 13.3318 162.92 418.014 618.776 618.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 6.4e-05 4096 340 1860 250880 92.1175 55.5848 2592.61 1677.36 4417.82 4417.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.001024 2048 300 390 15936 1.65683 19.8596 52.2053 73.7742 73.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 6.4e-05 2048 107 3435 12288 112.1 28.1167 150.816 825.325 1116.55 1116.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000512 1024 140 420 33792 1.43808 1.88352 18.7866 101.481 123.663 123.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 0.000512 1024 290 600 29952 2.29395 1.64608 26.8953 51.9595 82.9014 82.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 0.000512 1024 420 1425 33792 1.4377 1.66749 62.5962 52.4447 118.222 118.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000512 1024 210 4815 34560 1.4399 1.67008 208.572 52.4494 264.205 264.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 6.4e-05 512 150 225 208896 18.688 6.61773 41.178 206.472 273.172 273.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 3.2e-05 512 380 240 540672 28.0862 13.1273 109.28 412.61 563.318 563.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1600 3.2e-05 512 140 390 583680 24.4296 14.6874 189.614 416.727 645.644 645.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 6.4e-05 4096 340 1860 250368 92.095 55.6016 3002.77 1675.08 4825.69 4825.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.001024 2048 300 390 16000 1.66093 21.1109 52.3536 75.1785 75.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 6.4e-05 2048 107 3435 12800 112.151 27.9813 158.051 824.638 1123.01 1123.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000512 1024 140 420 33600 1.44032 1.88826 19.0358 101.477 123.911 123.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 0.000512 1024 290 600 29600 2.30522 1.63888 26.6603 51.9171 82.6339 82.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 0.000512 1024 420 1425 34000 1.44218 1.66346 63.3809 52.4308 118.987 119.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000512 1024 210 4815 34800 1.44272 1.66304 212.199 52.4329 267.81 267.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 6.4e-05 512 150 225 204800 19.0348 6.62934 40.7791 206.296 272.946 273.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 3.2e-05 512 380 240 537600 28.3632 13.1605 109.27 412.257 563.266 563.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1600 3.2e-05 512 140 390 588800 24.2455 13.3185 192.092 416.541 646.383 646.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 6.4e-05 4096 340 1860 249600 92.5717 55.6933 3013.73 1674.69 4836.82 4836.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.001024 2048 300 390 15872 1.65898 19.4946 52.1546 73.3638 73.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 6.4e-05 2048 107 3435 16384 112.621 28.4614 183.384 835.726 1160.38 1160.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.000512 1024 140 420 33280 1.59078 1.86483 16.8152 99.9537 120.296 120.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 0.000512 1024 290 600 29696 2.26714 1.61587 24.3419 51.302 79.634 79.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 0.000512 1024 420 1425 33280 1.42774 1.64445 56.1409 51.9706 111.257 111.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.000512 1024 210 4815 34304 1.42906 1.64429 187.88 51.9704 242.998 243.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 6.4e-05 512 150 225 212992 18.8336 6.71056 38.6034 209.07 273.424 273.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 3.2e-05 512 380 240 540672 28.9941 13.3256 99.7215 417.764 560.022 560.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1600 3.2e-05 512 140 390 589824 24.3194 13.3243 174.669 417.764 630.257 630.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 6.4e-05 4096 340 1860 249856 92.0276 55.5658 2761.93 1671.64 4581.3 4581.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1290 0.001024 2048 300 380 16288 1.66925 25.1241 52.4885 79.3345 79.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 6.4e-05 2048 107 3440 16384 112.859 28.2857 138.579 838.55 1118.46 1118.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 990 0.000512 1024 140 420 33856 1.43962 1.88694 25.2886 101.525 130.21 130.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 0.000512 1024 290 600 30976 2.29424 1.66502 18.865 52.4237 75.3474 75.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 0.000512 1024 420 1420 34048 1.43958 1.67082 42.8716 52.4882 98.5437 98.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.000512 1024 210 4820 35008 1.44464 1.6696 145.613 52.4896 201.302 201.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 690 6.4e-05 512 150 220 215040 18.7283 6.70925 55.4995 209.096 290.249 290.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 3.2e-05 512 380 240 552960 28.4062 13.3546 154.856 419.337 616.167 616.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1600 3.2e-05 512 140 380 592896 24.3451 13.3509 132.048 419.328 589.254 589.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 6.4e-05 4096 340 1860 250368 92.5109 55.6031 4236.95 1676.96 6062.16 6062.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.001024 2048 300 380 16280 1.66781 16.2096 52.4878 70.4184 70.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 6.4e-05 2048 107 3440 16640 113.169 28.3572 158.24 838.589 1138.54 1138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 990 0.000512 1024 140 420 33840 1.44179 1.88659 29.0902 101.515 134.007 134.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1160 0.000512 1024 290 600 30880 2.30403 1.6623 21.2242 52.3901 77.6787 77.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 0.000512 1024 420 1420 34000 1.44192 1.66394 48.3907 52.4764 104.047 104.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000512 1024 210 4820 34960 1.44278 1.66662 163.258 52.479 218.918 218.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 690 6.4e-05 512 150 220 215040 18.9021 6.7319 56.9337 209.784 292.564 292.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 3.2e-05 512 380 240 552960 28.3891 13.3859 110.102 419.421 571.52 571.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1600 3.2e-05 512 140 380 592640 24.4004 13.3824 148.183 419.339 605.498 605.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 6.4e-05 4096 340 1860 250240 92.7207 55.7058 4498.24 1677.44 6324.25 6324.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.001024 2048 300 380 16272 1.6687 15.3055 52.4465 69.4726 69.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 6.4e-05 2048 107 3440 15360 113.228 28.313 136.697 836.518 1114.94 1115.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 990 0.000512 1024 140 420 33888 1.44528 1.88301 25.8753 101.498 130.773 130.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 0.000512 1024 290 600 30912 2.30602 1.66912 19.6072 52.4822 76.164 76.2638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 0.000512 1024 420 1420 34080 1.44384 1.66659 44.8697 52.4636 100.516 100.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000512 1024 210 4820 34944 1.44384 1.66906 152.508 52.4661 208.158 208.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 6.4e-05 512 150 220 215040 18.5794 6.68624 31.0512 208.233 264.763 264.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 3.2e-05 512 380 240 549888 28.4821 13.3605 91.4496 418.3 551.803 551.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1600 3.2e-05 512 140 380 591360 24.3716 13.3683 137.598 418.297 593.822 593.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 6.4e-05 4096 340 1860 249984 92.3848 55.6891 2200.21 1674.77 4023.19 4023.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.001024 2048 300 380 16240 1.65962 15.7218 52.4316 69.8684 69.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 6.4e-05 2048 107 3440 16128 113.191 28.3524 146.346 837.266 1125.34 1125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000512 1024 140 420 33824 1.60768 1.88746 14.0315 101.555 119.155 119.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 0.000512 1024 290 600 30912 2.31219 1.66829 20.1034 52.5422 76.7298 76.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 0.000512 1024 420 1420 34048 1.44941 1.66918 46.1205 52.5174 101.828 101.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000512 1024 210 4820 34944 1.44918 1.66566 155.246 52.5219 210.955 211.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 6.4e-05 512 150 220 215040 18.8127 9.15456 31.1766 209.453 268.806 268.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 3.2e-05 512 380 240 551936 28.4107 13.3735 95.6237 418.666 556.287 556.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1600 3.2e-05 512 140 380 591360 24.4109 13.3816 140.986 418.664 597.629 597.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 6.4e-05 4096 340 1860 249984 92.644 55.7117 2247.57 1676.59 4072.64 4072.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.001024 2048 300 380 16256 1.66445 15.7729 52.4549 69.945 70.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 6.4e-05 2048 107 3440 14336 113.131 28.2573 130.124 835.336 1107.04 1107.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000512 1024 140 420 33792 1.59933 1.88282 13.9352 101.44 118.931 119.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 0.000512 1024 290 600 30976 2.30074 1.66979 20.342 52.4221 76.8425 76.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 0.000512 1024 420 1420 33920 1.4401 1.66557 45.6016 52.4087 101.19 101.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000512 1024 210 4820 34944 1.44518 1.66896 148.34 52.4131 203.946 204.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 6.4e-05 512 150 220 212992 18.8397 6.70566 31.1349 208.97 265.864 266.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 3.2e-05 512 380 240 548864 28.4111 13.3263 83.5245 417.695 543.171 543.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1600 3.2e-05 512 140 380 591872 24.3826 13.3612 142.808 419.619 600.351 600.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 6.4e-05 4096 340 1860 250368 92.2937 55.5987 2276.24 1675.83 4100.11 4100.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.001024 2048 300 380 16272 1.66707 19.4152 52.5441 73.6791 73.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 6.4e-05 2048 107 3440 13824 113.446 28.3036 156.219 835.042 1133.2 1133.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000512 1024 140 420 33696 1.55933 1.88944 17.0502 101.441 122.012 122.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 0.000512 1024 290 600 30816 2.30698 1.66582 25.0863 52.4237 81.59 81.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 0.000512 1024 420 1420 33984 1.44134 1.66448 57.6963 52.3982 113.273 113.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000512 1024 210 4820 34848 1.44179 1.66358 192.768 52.4036 248.355 248.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 6.4e-05 512 150 220 211968 18.6834 6.66096 38.1976 207.348 271.107 271.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 3.2e-05 512 380 240 548352 28.3784 13.3505 102.7 417.559 562.203 562.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1600 3.2e-05 512 140 380 592128 24.379 13.3814 174.682 419.093 631.722 631.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 6.4e-05 4096 340 1860 249984 92.5818 55.7074 2756.4 1675.95 4580.78 4580.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.001024 2048 300 380 16128 1.66298 13.7246 52.3216 67.7602 67.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 6.4e-05 2048 107 3440 9216 113.377 28.0781 73.147 828.645 1043.44 1043.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000512 1024 140 420 33696 1.6032 1.88826 12.2009 101.55 117.316 117.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 0.000512 1024 290 600 30528 2.29376 1.64349 17.5504 52.0948 73.6875 73.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 0.000512 1024 420 1420 33984 1.44179 1.67008 40.4579 52.4766 96.1182 96.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000512 1024 210 4820 34848 1.44262 1.6713 134.77 52.4714 190.43 190.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 6.4e-05 512 150 220 202752 18.854 6.5785 25.741 204.211 255.599 255.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 3.2e-05 512 380 240 543744 28.191 13.2097 87.9271 414.305 543.846 544.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1600 3.2e-05 512 140 380 589824 24.2539 13.3343 121.82 417.378 576.977 577.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 6.4e-05 4096 340 1860 249984 92.2867 55.6441 1915.6 1676.39 3740.06 3740.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.001024 2048 300 380 16240 1.66723 19.207 52.4855 73.4132 73.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 6.4e-05 2048 107 3440 15360 113.189 28.3116 166.297 838.568 1146.55 1146.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000512 1024 140 420 33760 1.59949 1.8848 16.686 101.457 121.7 121.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 0.000512 1024 290 600 30720 2.29194 1.65069 24.0327 52.2168 80.2999 80.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 0.000512 1024 420 1420 33920 1.43722 1.66707 55.2733 52.4175 110.865 110.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000512 1024 210 4820 34880 1.44179 1.66477 185.903 52.4125 241.498 241.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 6.4e-05 512 150 220 215040 18.8003 6.72685 37.0536 209.774 272.567 272.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 3.2e-05 512 380 240 552960 28.2843 13.375 99.1284 419.305 560.301 560.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1600 3.2e-05 512 140 380 591360 24.4073 13.3755 167.526 419.294 624.791 624.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 6.4e-05 4096 340 1860 250240 92.2884 55.681 2659.52 1677.25 4484.88 4485.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.001024 2048 300 380 16160 1.66525 13.4554 52.448 67.622 67.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 6.4e-05 2048 107 3440 15360 113.047 28.3657 117.073 838.193 1096.87 1097.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000512 1024 140 420 33600 1.59331 1.87542 11.6691 101.308 116.52 116.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 0.000512 1024 290 600 30080 2.29315 1.6393 16.7063 51.8556 72.6004 72.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 0.000512 1024 420 1420 33600 1.43101 1.66384 38.6357 52.2681 94.0683 94.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000512 1024 210 4820 34560 1.43155 1.66496 129.746 52.27 185.182 185.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 6.4e-05 512 150 220 204800 18.9741 6.62342 25.0979 206.254 257.158 257.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 3.2e-05 512 380 240 552960 28.2283 13.3591 70.2354 419.069 531.096 531.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1600 3.2e-05 512 140 380 588800 24.5778 13.3608 118.096 419.058 575.282 575.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 6.4e-05 4096 340 1860 249600 92.4063 55.5909 1852.01 1676.1 3676.25 3676.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.001024 2048 300 380 16224 1.6671 17.8473 52.4828 72.0498 72.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 6.4e-05 2048 107 3440 12288 113.177 28.3095 124.988 833.111 1099.78 1099.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000512 1024 140 420 33600 1.59718 1.87424 15.4652 101.343 120.351 120.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 0.000512 1024 290 600 30720 2.2968 1.66358 22.5283 52.3149 78.9096 79.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 0.000512 1024 420 1420 33792 1.43549 1.66134 51.6285 52.303 107.1 107.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000512 1024 210 4820 34752 1.4336 1.66198 174.196 52.306 229.67 229.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 6.4e-05 512 150 220 208896 18.6569 6.62195 33.7645 206.355 265.615 265.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 3.2e-05 512 380 240 546816 28.1647 13.2834 92.093 416.567 550.321 550.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1600 3.2e-05 512 140 380 589824 24.4146 13.3506 157.443 418.626 614.028 614.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 6.4e-05 4096 340 1860 249600 92.2025 55.5868 2500.12 1674.3 4322.35 4322.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.001024 2048 300 380 16128 1.66429 12.6786 52.491 66.886 66.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 6.4e-05 2048 107 3440 6144 113.626 27.9814 44.7777 825.253 1011.83 1011.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000512 1024 140 420 33408 1.59898 1.87725 11.107 101.546 116.201 116.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 0.000512 1024 290 600 29952 2.29578 1.64618 16.0744 51.9395 72.0616 72.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 0.000512 1024 420 1420 33792 1.43974 1.66944 37.4559 52.4444 93.0826 93.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000512 1024 210 4820 34560 1.43997 1.66893 125.395 52.4435 181.021 181.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 6.4e-05 512 150 220 208896 18.6774 6.61613 24.5451 206.447 256.497 256.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 3.2e-05 512 380 240 540672 28.0843 13.1256 65.8294 412.568 519.82 519.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1600 3.2e-05 512 140 380 583680 24.4491 13.2792 111.891 416.672 566.474 566.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 6.4e-05 4096 340 1860 248832 92.5353 55.5944 1778.84 1674.98 3602.1 3602.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.001024 2048 300 380 16200 1.66122 18.2405 52.4345 72.388 72.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 6.4e-05 2048 107 3440 12800 113.4 28.2359 136.541 833.642 1112.01 1112.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000512 1024 140 420 33600 1.60358 1.88022 15.8393 101.377 120.774 120.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 0.000512 1024 290 600 30800 2.30992 1.65888 23.6675 52.3562 80.0956 80.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 0.000512 1024 420 1420 33800 1.4409 1.65971 54.1668 52.337 109.676 109.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000512 1024 210 4820 34800 1.44262 1.65635 181.189 52.3387 236.699 236.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 6.4e-05 512 150 220 211200 18.5765 6.63757 35.7421 206.384 267.557 267.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 3.2e-05 512 380 240 544000 28.578 13.3284 95.9428 416.799 554.862 555.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1600 3.2e-05 512 140 380 592000 24.3863 13.3859 164.51 418.928 621.391 621.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 6.4e-05 4096 340 1860 249600 92.6191 55.7373 2601.45 1675.4 4425.35 4425.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.001024 2048 300 380 16000 1.65683 13.0068 52.1197 66.838 66.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 6.4e-05 2048 107 3440 6400 113.868 28.0154 48.9634 824.554 1015.59 1015.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000512 1024 140 420 33600 1.60512 1.89226 11.4872 101.509 116.566 116.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 0.000512 1024 290 600 30400 2.29366 1.6425 16.8636 51.9043 72.8127 72.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 0.000512 1024 420 1420 33600 1.4417 1.66502 38.1872 52.4287 93.7926 93.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000512 1024 210 4820 34800 1.44573 1.66384 128.292 52.4308 183.906 183.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 6.4e-05 512 150 220 204800 19.0631 6.63552 24.8719 206.273 257.058 257.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 3.2e-05 512 380 240 537600 28.3849 13.1625 67.5169 412.211 521.491 521.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1600 3.2e-05 512 140 380 588800 24.2465 13.3217 116.276 416.491 570.519 570.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 6.4e-05 4096 340 1860 249600 92.562 55.7062 1831.65 1675.32 3655.38 3655.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.001024 2048 300 380 16128 1.65472 22.6052 52.2303 76.5423 76.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 6.4e-05 2048 107 3440 14336 113.415 28.4654 196.592 836.668 1175.33 1175.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000512 1024 140 420 33600 1.43443 1.8751 20.9613 101.284 125.625 125.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 0.000512 1024 290 600 30464 2.28595 1.64861 29.9394 51.9586 85.9364 86.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 0.000512 1024 420 1420 33824 1.43546 1.65398 69.1115 52.2509 124.523 124.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000512 1024 210 4820 34720 1.43565 1.65811 230.31 52.2462 285.72 285.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 6.4e-05 512 150 220 207872 18.8952 6.64352 45.3801 206.902 278.029 278.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 3.2e-05 512 380 240 551936 28.2937 13.3612 124.802 418.34 585.003 585.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1600 3.2e-05 512 140 380 591360 24.3387 13.3572 210.53 418.336 666.747 666.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 6.4e-05 4096 340 1860 249088 92.4427 55.6544 3303.5 1673.53 5125.26 5125.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.001024 2048 300 380 15904 1.65069 14.4679 51.9805 68.1547 68.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 6.4e-05 2048 107 3440 7168 113.573 27.9388 61.6766 828.18 1031.55 1031.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000512 1024 140 420 33152 1.5871 1.8664 13.8785 100.17 117.576 117.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 0.000512 1024 290 600 30464 2.29603 1.64998 19.63 52.1583 75.8382 75.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 0.000512 1024 420 1420 33600 1.42739 1.64893 44.9937 52.1517 100.294 100.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000512 1024 210 4820 34496 1.42752 1.64864 150.197 52.1468 205.493 205.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 6.4e-05 512 150 220 200704 18.6182 6.56998 29.1537 202.378 256.928 257.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 3.2e-05 512 380 240 544768 27.9265 13.1732 81.5728 414.012 536.9 537.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1600 3.2e-05 512 140 380 587776 24.6052 13.3407 138.374 418.809 595.311 595.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 6.4e-05 4096 340 1860 249088 92.3016 55.5942 2168.88 1675.38 3992.29 3992.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.001024 2048 300 380 16200 1.66467 21.9906 52.4863 76.1934 76.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 6.4e-05 2048 107 3440 15360 112.984 28.3669 200.491 835.346 1177.38 1177.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000512 1024 140 420 33600 1.44202 1.88672 20.3409 101.513 125.257 125.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 0.000512 1024 290 600 30720 2.31494 1.66502 28.7819 52.4909 85.3556 85.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 0.000512 1024 420 1420 33840 1.44384 1.66678 66.1978 52.4731 121.854 121.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000512 1024 210 4820 34800 1.4455 1.66704 221.309 52.4782 276.97 277.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 6.4e-05 512 150 220 207360 18.852 6.63552 43.3238 206.402 275.423 275.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 3.2e-05 512 380 240 545280 28.6612 13.3519 118.474 417.668 578.371 578.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1600 3.2e-05 512 140 380 587520 24.4287 13.3435 201.139 417.661 656.756 656.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 6.4e-05 4096 340 1860 249600 92.474 55.7124 3182.22 1675.53 5006.07 5006.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.001024 2048 300 380 16080 1.66502 15.2389 52.4366 69.3931 69.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 6.4e-05 2048 107 3440 7680 113.265 28.043 67.171 824.864 1033.54 1033.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000512 1024 140 420 33120 1.58493 1.86314 13.3825 99.9938 116.896 116.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 0.000512 1024 290 600 29760 2.304 1.64381 19.2706 51.9497 75.2719 75.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 0.000512 1024 420 1420 33120 1.42605 1.64477 44.158 51.9435 99.2469 99.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000512 1024 210 4820 34080 1.42989 1.64506 147.129 51.9395 202.218 202.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 6.4e-05 512 150 220 199680 19.3734 6.63309 28.3946 206.267 260.883 261.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 3.2e-05 512 380 240 537600 28.309 13.1475 79.3806 412.168 533.22 533.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1600 3.2e-05 512 140 380 583680 24.6494 13.3441 135.241 417.313 590.732 590.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 6.4e-05 4096 340 1860 247680 92.5505 55.6195 2135.64 1670.23 3954.18 3954.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.001024 2048 300 380 16128 1.66118 21.5608 52.2783 75.5525 75.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 6.4e-05 2048 107 3440 12288 113.433 28.3628 154.632 835.458 1132.08 1132.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000512 1024 140 420 33792 1.44077 1.89251 19.7654 101.528 124.699 124.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 0.000512 1024 290 600 30720 2.31098 1.67178 27.9816 52.5136 84.5832 84.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 0.000512 1024 420 1420 33792 1.44358 1.67091 63.9712 52.49 119.647 119.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000512 1024 210 4820 34816 1.44202 1.67488 214.209 52.4879 269.886 269.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 6.4e-05 512 150 220 212992 18.8206 6.70758 43.2783 209.004 278.015 278.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 3.2e-05 512 380 240 548864 28.3927 13.324 115.699 417.718 575.347 575.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1600 3.2e-05 512 140 380 589824 24.3116 13.3266 195.859 417.713 651.402 651.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 6.4e-05 4096 340 1860 249856 92.3686 55.6045 3102.66 1676.47 4927.24 4927.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.001024 2048 300 380 15872 1.65478 14.6935 51.9358 68.3366 68.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 6.4e-05 2048 107 3440 8192 114.248 28.3205 69.9 835.833 1048.49 1048.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.000512 1024 140 420 33280 1.4295 1.86038 12.7929 99.9587 116.114 116.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 0.000512 1024 290 600 29696 2.27277 1.61811 18.5583 51.3079 73.8638 73.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 0.000512 1024 420 1420 33280 1.42746 1.64627 42.7929 51.9878 97.928 98.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000512 1024 210 4820 34304 1.42746 1.64547 142.626 51.9804 197.755 197.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 6.4e-05 512 150 220 212992 18.8608 6.71523 29.28 209.097 264.171 264.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 3.2e-05 512 380 240 540672 28.9977 13.3263 76.7741 417.806 537.117 537.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1600 3.2e-05 512 140 380 589824 24.3284 13.3306 131.737 417.816 587.401 587.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 6.4e-05 4096 340 1860 247808 92.6168 55.565 2069.11 1671.65 3889.08 3889.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.001024 2048 300 380 16128 1.66829 19.1156 52.4454 73.2817 73.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 6.4e-05 2048 107 3440 6144 113.654 28.0547 67.8276 824.554 1034.28 1034.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000512 1024 140 420 33408 1.44352 1.88374 16.9744 101.476 121.85 121.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 0.000512 1024 290 600 29952 2.2945 1.64355 23.9494 51.895 79.8897 79.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 0.000512 1024 420 1420 33792 1.43843 1.66912 55.8863 52.408 111.475 111.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000512 1024 210 4820 34560 1.43846 1.66912 186.306 52.4051 241.896 241.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 6.4e-05 512 150 220 208896 18.6859 6.61606 36.853 206.276 268.641 268.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 3.2e-05 512 380 240 540672 28.0751 13.1285 98.8084 412.225 552.454 552.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1600 3.2e-05 512 140 380 583680 24.4287 13.2846 167.647 416.326 621.87 622.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 6.4e-05 4096 340 1860 248832 92.5589 55.6083 2708.76 1673.5 4530.57 4530.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.001024 2048 300 380 15744 1.65478 13.0825 51.9731 66.764 66.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 320 6.4e-05 2048 107 3440 0 28.03 0.004832 825.709 853.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000512 1024 140 420 33024 1.60358 29.8983 11.7502 925.885 969.279 115.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 0.000512 1024 290 600 29184 2.31699 1.65642 16.7449 52.1963 73.0171 73.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 0.000512 1024 420 1420 33024 1.43427 1.65158 38.5774 52.1851 93.919 94.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000512 1024 210 4820 33792 1.43168 1.65245 129.157 52.2413 184.556 184.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 6.4e-05 512 150 220 196608 18.2524 6.54067 24.882 198.34 248.224 248.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 3.2e-05 512 380 240 540672 28.0956 13.1277 70.0775 412.697 524.212 524.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1600 3.2e-05 512 140 380 577536 24.3331 13.1312 117.881 412.682 568.208 568.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 6.4e-05 4096 340 1860 245760 92.6672 55.4127 1856.83 1668.2 3673.24 3673.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.001024 2048 300 380 16000 1.65274 19.7624 52.1543 73.6195 73.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 6.4e-05 2048 107 3440 6400 113.805 28.048 74.4674 825.078 1041.58 1041.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000512 1024 140 420 33600 1.44611 1.88717 17.343 101.567 122.316 122.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 0.000512 1024 290 600 30400 2.29251 1.64218 25.544 51.9375 81.5229 81.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 0.000512 1024 420 1420 33600 1.44304 1.66694 58.5848 52.4656 114.23 114.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000512 1024 210 4820 34800 1.44515 1.66512 197.733 52.4616 253.379 253.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 6.4e-05 512 150 220 204800 19.0384 6.63142 37.6582 206.404 269.94 270.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 3.2e-05 512 380 240 537600 28.3653 13.1576 102.677 412.48 556.894 557.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1600 3.2e-05 512 140 380 588800 24.2391 13.3179 176.393 416.759 630.895 631.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 6.4e-05 4096 340 1860 249600 92.576 55.711 2784.86 1676.16 4609.44 4609.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.001024 2048 300 380 15600 1.6407 13.838 51.5867 67.1167 67.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 320 6.4e-05 2048 107 3440 0 28.0191 0.006144 825.051 853.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.000512 1024 140 420 32800 1.60563 29.8889 12.2979 925.197 969.143 116.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 0.000512 1024 290 600 30400 2.29869 1.64733 18.1696 52.1769 74.3906 74.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 0.000512 1024 420 1420 32800 1.43402 1.64659 40.96 52.1603 96.2718 96.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000512 1024 210 4820 34400 1.43251 1.6503 143.482 52.2403 198.873 198.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 6.4e-05 512 150 220 204800 19.0192 6.62954 27.1497 206.417 259.426 259.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 3.2e-05 512 380 240 537600 28.3276 13.1427 73.3772 412.365 527.432 527.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1600 3.2e-05 512 140 380 576000 24.4209 13.142 122.888 412.351 572.985 573.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 6.4e-05 4096 340 1860 246400 92.6912 55.5028 1962.14 1667.07 3777.54 3777.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1290 0.001024 2048 300 384 16256 1.65712 24.8584 52.4523 79.0229 79.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 6.4e-05 2048 107 3432 16384 112.84 28.2926 136.737 837.845 1115.91 1116.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 990 0.000512 1024 140 432 33600 1.44179 1.88621 25.3672 101.479 130.249 130.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 0.000512 1024 290 600 30464 2.31194 1.66912 18.725 52.3874 75.1928 75.2783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 0.000512 1024 420 1440 34112 1.43843 1.66934 42.6759 52.4404 98.2998 98.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.000512 1024 210 4824 35008 1.44179 1.66931 143.796 52.4455 199.435 199.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 690 6.4e-05 512 150 216 210944 19.0223 6.71018 51.9144 208.92 286.781 286.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 3.2e-05 512 380 240 550912 28.5704 13.3571 149.48 418.983 610.614 610.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1600 3.2e-05 512 140 384 592896 24.3429 13.3548 129.102 418.982 585.973 586.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 6.4e-05 4096 340 1872 250880 92.3346 55.6026 4095.94 1675.7 5919.73 5919.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.001024 2048 300 384 16240 1.66256 15.4518 52.4246 69.5916 69.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 6.4e-05 2048 107 3432 15360 113.343 28.453 135.834 837.782 1115.61 1115.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 990 0.000512 1024 140 432 33600 1.44384 1.88688 25.9978 101.467 130.869 130.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1160 0.000512 1024 290 600 30400 2.31139 1.66134 19.7429 52.3409 76.1573 76.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 0.000512 1024 420 1440 34080 1.44694 1.66298 45.3714 52.4266 100.981 101.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000512 1024 210 4824 34960 1.44736 1.66614 152.466 52.429 208.082 208.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 690 6.4e-05 512 150 216 212480 19.096 6.73555 48.1031 209.588 283.741 283.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 3.2e-05 512 380 240 550400 28.6039 13.3824 99.7473 418.951 560.904 561.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1600 3.2e-05 512 140 384 592640 24.4232 13.3828 136.725 418.942 593.659 593.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 6.4e-05 4096 340 1872 250880 92.8011 55.7146 4007.28 1675.82 5831.77 5831.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.001024 2048 300 384 16224 1.65683 15.0906 52.451 69.25 69.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 6.4e-05 2048 107 3432 15360 113.148 28.3409 135.11 837.144 1113.94 1114.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.000512 1024 140 432 33600 1.60592 1.88995 13.9535 101.54 119.061 119.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 0.000512 1024 290 600 30528 2.31558 1.66707 19.482 52.5181 76.0873 76.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 0.000512 1024 420 1440 34080 1.44179 1.66858 45.1602 52.5027 100.847 100.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000512 1024 210 4824 34944 1.44224 1.66605 150.153 52.5045 205.84 205.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 6.4e-05 512 150 216 208896 19.047 6.68957 29.5016 208.393 263.845 264.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 3.2e-05 512 380 240 549888 28.4981 13.3621 91.7367 418.62 552.435 552.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1600 3.2e-05 512 140 384 591360 24.3595 13.3588 135.368 418.607 591.88 592.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 6.4e-05 4096 340 1872 250752 92.19 55.6585 2178.06 1676.7 4002.75 4002.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1290 0.001024 2048 300 384 16128 1.65478 25.9052 52.2854 79.8982 79.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 6.4e-05 2048 107 3432 12288 113.171 28.2154 70.0684 832.618 1044.26 1044.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 990 0.000512 1024 140 432 33408 1.43536 1.87318 27.1902 101.351 131.924 131.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1160 0.000512 1024 290 600 30336 2.30621 1.66093 13.1973 52.2892 69.5559 69.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 0.000512 1024 420 1440 33792 1.4336 1.66093 29.0632 52.2814 84.5109 84.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000512 1024 210 4824 34752 1.43741 1.66298 96.533 52.2754 151.988 152.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 690 6.4e-05 512 150 216 202752 19.1693 6.6168 44.3908 206.235 276.637 276.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 3.2e-05 512 380 240 546816 28.2322 13.2813 79.8205 416.331 537.881 538.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1600 3.2e-05 512 140 384 589824 24.4164 13.3463 87.3976 418.371 543.719 543.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 6.4e-05 4096 340 1872 250368 92.0889 55.5844 4069.75 1673.5 5891.07 5891.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.001024 2048 300 384 16240 1.66432 17.6456 52.464 71.829 71.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 6.4e-05 2048 107 3432 14336 113.673 28.3251 145.102 836.388 1123.69 1123.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000512 1024 140 432 33600 1.60742 1.89293 16.3542 101.505 121.432 121.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 0.000512 1024 290 600 30464 2.3256 1.66707 22.6348 52.4822 79.2145 79.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 0.000512 1024 420 1440 34048 1.44589 1.67117 52.0825 52.4622 107.733 107.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000512 1024 210 4824 34944 1.44698 1.6679 173.277 52.4678 228.936 229.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 6.4e-05 512 150 216 211456 19.0552 6.72765 33.7971 209.238 269.03 269.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 3.2e-05 512 380 240 548352 28.6221 13.3753 93.6753 418.236 554.127 554.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1600 3.2e-05 512 140 384 591360 24.3926 13.3809 157.054 418.233 613.255 613.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 6.4e-05 4096 340 1872 250880 92.3753 55.7061 2533.1 1674.87 4356.2 4356.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.001024 2048 300 384 16128 1.65197 11.5436 52.3199 65.5663 65.6283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 6.4e-05 2048 107 3432 14336 113.432 28.492 92.7335 836.678 1071.52 1071.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 990 0.000512 1024 140 432 33376 1.4336 1.86118 30.1272 101.289 134.784 134.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 0.000512 1024 290 600 30016 2.29923 1.64186 14.3546 51.9631 70.3556 70.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 0.000512 1024 420 1440 33824 1.43341 1.65168 33.1914 52.2471 88.595 88.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000512 1024 210 4824 34720 1.4369 1.6519 109.516 52.2467 164.922 164.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 6.4e-05 512 150 216 207872 18.8974 6.63962 23.0897 206.908 255.744 255.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 3.2e-05 512 380 240 544768 28.8392 13.3621 92.6939 418.342 553.449 553.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1600 3.2e-05 512 140 384 591360 24.3279 13.3632 99.634 418.335 555.839 555.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 6.4e-05 4096 340 1872 249984 92.2302 55.6509 1604.18 1673.04 3425.23 3425.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.001024 2048 300 384 16192 1.65683 16.9103 52.3666 70.986 71.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 6.4e-05 2048 107 3432 14336 113.083 28.2875 139.834 835.176 1116.57 1116.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000512 1024 140 432 33536 1.60032 1.88211 15.6041 101.439 120.6 120.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 0.000512 1024 290 600 30464 2.30874 1.67053 21.9928 52.4186 78.4983 78.5934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 0.000512 1024 420 1440 34048 1.43914 1.66816 49.7465 52.3991 105.326 105.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000512 1024 210 4824 34944 1.43763 1.66752 158.362 52.3994 213.942 214.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 6.4e-05 512 150 216 208896 19.1398 6.7072 32.2779 208.927 267.263 267.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 3.2e-05 512 380 240 548864 28.369 13.3316 89.7275 417.623 549.27 549.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1600 3.2e-05 512 140 384 591872 24.3706 13.3553 151.138 418.994 608.045 608.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 6.4e-05 4096 340 1872 250880 92.1035 55.6038 2452.27 1675.52 4275.64 4275.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.001024 2048 300 384 16128 1.66282 11.6404 52.4177 65.7726 65.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 6.4e-05 2048 107 3432 12288 113.432 28.2388 79.7052 836.16 1057.73 1057.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.000512 1024 140 432 33536 1.44179 1.88874 10.4411 101.572 115.415 115.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 0.000512 1024 290 600 30208 2.32006 1.67574 14.7824 52.5445 71.431 71.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 0.000512 1024 420 1440 34048 1.4423 1.67322 33.1616 52.5404 88.8907 88.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000512 1024 210 4824 34816 1.44198 1.67392 101.997 52.5314 157.718 157.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 6.4e-05 512 150 216 204800 19.433 6.70845 22.9542 209.181 258.488 258.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 3.2e-05 512 380 240 548864 28.3946 13.3329 75.9111 418.071 535.92 536.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1600 3.2e-05 512 140 384 589824 24.32 13.3283 101.523 418.063 557.418 557.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 6.4e-05 4096 340 1872 250880 92.1348 55.5896 1637.08 1677.71 3462.67 3462.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.001024 2048 300 384 16200 1.65597 18.8109 52.4171 72.9368 72.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 6.4e-05 2048 107 3432 13824 113.383 28.3074 148.922 834.672 1125.47 1125.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000512 1024 140 432 33408 1.59539 1.88573 16.6934 101.41 121.656 121.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 0.000512 1024 290 600 30240 2.31981 1.66093 23.9028 52.3947 80.3874 80.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 0.000512 1024 420 1440 33984 1.44378 1.66074 55.616 52.3752 111.168 111.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000512 1024 210 4824 34848 1.44224 1.65821 184.053 52.3795 239.605 239.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 6.4e-05 512 150 216 207360 19.0287 6.66173 34.7618 207.259 267.924 268.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 3.2e-05 512 380 240 548352 28.3806 13.349 98.3702 417.359 557.669 557.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1600 3.2e-05 512 140 384 592128 24.3889 13.3799 165.171 418.9 622.024 622.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 6.4e-05 4096 340 1872 250560 92.468 55.7025 2661.91 1675.18 4485.39 4485.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.001024 2048 300 384 16128 1.65888 13.5757 52.4127 67.7005 67.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 6.4e-05 2048 107 3432 9216 113.409 27.9941 70.425 828.55 1040.57 1040.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000512 1024 140 432 33408 1.60698 1.88797 11.8372 101.543 116.945 117.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 0.000512 1024 290 600 29952 2.30557 1.64701 16.8754 52.0921 73.0235 73.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 0.000512 1024 420 1440 33984 1.44115 1.66957 39.3053 52.4681 94.9569 95.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000512 1024 210 4824 34848 1.44365 1.67206 129.902 52.4621 185.553 185.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 6.4e-05 512 150 216 202752 18.8604 6.57408 24.1394 204.179 253.959 254.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 3.2e-05 512 380 240 543744 28.1521 13.204 68.8449 414.249 524.669 524.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1600 3.2e-05 512 140 384 589824 24.2582 13.3313 116.079 417.323 571.174 571.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 6.4e-05 4096 340 1872 249984 92.2645 55.646 1860.6 1675.31 3683.96 3684.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.001024 2048 300 384 16160 1.65392 0 52.3187 53.9877 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.001024 2048 300 384 16000 1.65142 12.7293 52.1537 66.5851 66.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 6.4e-05 2048 107 3432 15360 113.026 28.3017 113.157 838.899 1093.57 1093.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.000512 1024 140 432 33280 1.59744 1.94842 11.6055 101.349 116.577 116.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 0.000512 1024 290 600 29440 2.2985 1.6384 16.1024 51.8982 72.0431 72.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 0.000512 1024 420 1440 33600 1.43373 1.66291 37.7326 52.311 93.2128 93.2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000512 1024 210 4824 34560 1.4377 1.66061 125.494 52.3162 180.989 181.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 6.4e-05 512 150 216 204800 18.966 6.62563 23.6551 206.428 255.891 256.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 3.2e-05 512 380 240 542720 29.0157 13.3565 66.7327 419.421 528.738 528.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1600 3.2e-05 512 140 384 588800 24.5883 13.353 112.876 419.4 570.402 570.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 6.4e-05 4096 340 1872 250880 92.0175 55.5956 1804.06 1677.77 3629.57 3629.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.001024 2048 300 384 16128 1.65565 21.9508 52.322 75.9832 76.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 6.4e-05 2048 107 3432 12288 113.201 28.1664 163.17 833.224 1137.95 1138.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000512 1024 140 432 33408 1.4336 1.87405 20.908 101.351 125.638 125.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 0.000512 1024 290 600 30336 2.30435 1.66234 29.5447 52.3316 85.9494 86.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 0.000512 1024 420 1440 33792 1.4343 1.66336 67.8078 52.3101 123.289 123.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000512 1024 210 4824 34752 1.43565 1.66086 224.299 52.3128 279.781 279.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 6.4e-05 512 150 216 202752 19.1168 6.61718 41.6709 206.387 274.001 274.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 3.2e-05 512 380 240 546816 28.1814 13.2755 119.914 416.71 578.29 578.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1600 3.2e-05 512 140 384 589824 24.3815 13.3448 201.462 418.679 658.05 658.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 6.4e-05 4096 340 1872 250368 91.952 55.61 3224.67 1674.39 5046.76 5046.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.001024 2048 300 384 15936 1.64688 14.1967 52.07 67.9664 68.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 6.4e-05 2048 107 3432 6144 113.554 27.9069 51.2966 825.319 1018.26 1018.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000512 1024 140 432 33408 1.5967 1.88416 13.8373 101.521 118.912 118.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 0.000512 1024 290 600 29952 2.29571 1.64454 18.9022 51.9445 74.8917 74.9853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 0.000512 1024 420 1440 33792 1.43757 1.66666 43.6789 52.4533 99.3063 99.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000512 1024 210 4824 34560 1.43949 1.66912 144.261 52.4484 199.889 199.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 6.4e-05 512 150 216 196608 19.5728 6.61814 26.5375 206.468 259.406 259.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 3.2e-05 512 380 240 540672 28.0637 13.1352 77.6098 412.606 531.624 531.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1600 3.2e-05 512 140 384 583680 24.4456 13.2779 130.153 416.729 584.788 584.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 6.4e-05 4096 340 1872 250368 92.0753 55.5865 2086 1675.04 3908.85 3908.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.001024 2048 300 384 16200 1.66298 22.2397 52.5285 76.4816 76.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 6.4e-05 2048 107 3432 12800 113.396 28.2829 166.455 833.566 1141.89 1142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000512 1024 140 432 33400 1.44179 1.87974 20.6172 101.376 125.39 125.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 0.000512 1024 290 600 30000 2.32442 1.65888 28.6454 52.3612 85.0942 85.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 0.000512 1024 420 1440 33800 1.4407 1.66112 66.4125 52.34 121.927 122.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000512 1024 210 4824 34800 1.44406 1.65888 220.321 52.3374 275.831 275.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 6.4e-05 512 150 216 204800 19.0505 6.63533 41.6249 206.381 273.908 274.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 3.2e-05 512 380 240 544000 28.5842 13.3276 117.922 416.794 576.838 577.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1600 3.2e-05 512 140 384 592000 24.3886 13.3857 199.881 418.936 656.772 656.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 6.4e-05 4096 340 1872 250400 92.5837 55.7311 3185.72 1675.42 5009.59 5009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.001024 2048 300 384 16000 1.65878 14.9551 52.2654 68.934 68.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 6.4e-05 2048 107 3432 6400 113.833 28.1516 55.7154 825.355 1023.24 1023.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000512 1024 140 432 33200 1.60243 1.88774 13.6555 101.551 118.771 118.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 0.000512 1024 290 600 29600 2.31005 1.6425 19.4387 51.9556 75.4547 75.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 0.000512 1024 420 1440 33600 1.44278 1.66707 44.9377 52.4888 100.61 100.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000512 1024 210 4824 34800 1.44298 1.66707 149.816 52.4837 205.483 205.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 6.4e-05 512 150 216 204800 19.0515 6.63347 28.3836 206.475 260.76 260.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 3.2e-05 512 380 240 537600 28.37 13.1568 79.0502 412.624 533.406 533.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1600 3.2e-05 512 140 384 588800 24.2544 13.3178 134.562 416.901 589.224 589.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 6.4e-05 4096 340 1872 249600 92.558 55.7036 2153.85 1676.72 3978.96 3979.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.001024 2048 300 384 16128 1.65446 0 52.3295 53.999 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.001024 2048 300 384 15904 1.64454 14.0227 52.0196 67.7409 67.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 6.4e-05 2048 107 3432 7168 113.579 28.0044 60.6058 827.38 1029.75 1029.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.000512 1024 140 432 33152 1.58726 1.86512 13.2753 100.133 116.935 117.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 0.000512 1024 290 600 29568 2.30851 1.65069 18.3658 52.1359 74.5667 74.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 0.000512 1024 420 1440 33600 1.43088 1.64541 43.0109 52.1029 98.2621 98.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000512 1024 210 4824 34496 1.4295 1.64992 142.351 52.0946 197.596 197.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 6.4e-05 512 150 216 200704 18.6062 6.56771 26.7453 202.174 254.305 254.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 3.2e-05 512 380 240 530432 29.0253 13.1704 74.8113 413.615 530.837 530.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1600 3.2e-05 512 140 384 587776 24.6208 13.3489 128.654 418.409 585.211 585.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 6.4e-05 4096 340 1872 249088 92.2783 55.5974 2048.5 1673.67 3870.18 3870.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.001024 2048 300 384 16080 1.65542 19.8472 52.263 73.817 73.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 6.4e-05 2048 107 3432 11520 113.988 28.3325 142.301 835.437 1120.25 1120.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000512 1024 140 432 33360 1.44362 1.8903 19.3668 101.513 124.284 124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 0.000512 1024 290 600 30240 2.32339 1.66653 27.3632 52.498 83.9537 84.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 0.000512 1024 420 1440 33840 1.4425 1.66464 63.2702 52.4794 118.93 119.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000512 1024 210 4824 34800 1.44179 1.66912 210.058 52.4804 265.721 265.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 6.4e-05 512 150 216 207360 18.8401 6.63552 40.213 206.42 272.319 272.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 3.2e-05 512 380 240 545280 28.6442 13.3509 112.822 417.705 572.731 572.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1600 3.2e-05 512 140 384 587520 24.4469 13.3468 189.195 417.708 644.876 645.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 6.4e-05 4096 340 1872 250560 92.3628 55.7161 3019.57 1675.7 4843.49 4843.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.001024 2048 300 384 15840 1.64659 13.8694 51.9027 67.4714 67.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 6.4e-05 2048 107 3432 7680 113.267 27.9942 63.048 824.801 1029.3 1029.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000512 1024 140 432 32640 1.58691 1.86163 12.37 100.018 115.91 115.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 0.000512 1024 290 600 29760 2.30147 1.64573 17.7648 51.9684 73.7852 73.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 0.000512 1024 420 1440 33120 1.43264 1.64454 40.4336 51.9657 95.5493 95.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000512 1024 210 4824 34080 1.42998 1.64602 133.404 51.957 188.513 188.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 6.4e-05 512 150 216 199680 19.3792 6.62733 25.5235 206.339 258.081 258.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 3.2e-05 512 380 240 537600 28.3197 13.1523 72.4003 412.317 526.4 526.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1600 3.2e-05 512 140 384 583680 24.6463 13.3464 121.937 417.465 577.582 577.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 6.4e-05 4096 340 1872 249600 92.0377 55.6139 1940.93 1669.9 3758.63 3758.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.001024 2048 300 384 16128 1.65763 19.36 52.3647 73.4343 73.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 6.4e-05 2048 107 3432 12288 113.469 28.4836 145.366 835.357 1122.87 1123.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000512 1024 140 432 33536 1.44179 1.88861 18.4277 101.52 123.352 123.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 0.000512 1024 290 600 30208 2.32314 1.67526 26.187 52.5071 82.8001 82.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 0.000512 1024 420 1440 34048 1.44192 1.66912 60.9326 52.4841 116.601 116.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000512 1024 210 4824 34816 1.4431 1.67322 200.074 52.4865 255.751 255.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 6.4e-05 512 150 216 204800 19.4198 6.70848 37.847 208.976 273.16 273.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 3.2e-05 512 380 240 548864 28.3813 13.33 108.452 417.671 568.044 568.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1600 3.2e-05 512 140 384 589824 24.2946 13.3329 181.481 417.66 636.952 637.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 6.4e-05 4096 340 1872 250880 92.138 55.5909 2894.97 1675.88 4718.73 4718.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.001024 2048 300 384 15872 1.65069 13.5787 52.0312 67.3128 67.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 6.4e-05 2048 107 3432 8192 114.251 28.2747 64.5505 835.844 1043.11 1043.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.000512 1024 140 432 32768 1.58554 1.86186 12.3739 100.008 115.902 115.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 0.000512 1024 290 600 28672 2.2865 1.61744 17.014 51.3014 72.3239 72.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 0.000512 1024 420 1440 33280 1.42749 1.65075 40.2759 51.9846 95.4114 95.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000512 1024 210 4824 34304 1.42704 1.64701 133.329 51.9749 188.452 188.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 6.4e-05 512 150 216 196608 20.0815 6.70925 24.8451 209.098 260.943 261.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 3.2e-05 512 380 240 540672 28.9912 14.9108 72.4032 417.835 534.353 534.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1600 3.2e-05 512 140 384 589824 24.3272 13.3325 122.944 417.811 578.597 578.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 6.4e-05 4096 340 1872 249856 92.0299 55.5361 1951.8 1671.36 3770.87 3771.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1290 0.001024 2048 300 400 16128 1.66832 29.8226 52.4713 84.0146 84.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 6.4e-05 2048 107 3450 17408 112.523 28.329 165.771 837.829 1144.64 1144.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 990 0.000512 1024 140 425 33600 1.4385 1.88506 27.9542 101.483 132.833 132.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 0.000512 1024 290 600 30592 2.30093 1.66432 21.2509 52.3714 77.6881 77.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 0.000512 1024 420 1425 34112 1.43949 1.66912 48.4089 52.4431 104.035 104.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.000512 1024 210 4825 35008 1.43974 1.67117 162.886 52.4451 218.52 218.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 690 6.4e-05 512 150 225 206848 19.3223 6.71376 60.1738 208.917 295.338 295.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 3.2e-05 512 380 250 546816 28.8227 13.3548 173.242 418.988 634.625 634.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1600 3.2e-05 512 140 400 591872 24.3608 13.3549 152.187 418.984 609.071 609.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 6.4e-05 4096 340 1875 250880 92.2332 55.5848 4631.25 1675.4 6454.6 6454.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.001024 2048 300 400 16120 1.6655 15.4028 52.4744 69.5956 69.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 6.4e-05 2048 107 3450 17920 112.678 28.3878 153.184 837.856 1132.3 1132.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 990 0.000512 1024 140 425 33600 1.44387 1.8903 24.791 101.472 129.671 129.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1160 0.000512 1024 290 600 30560 2.3079 1.66093 18.8392 52.3468 75.2532 75.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 0.000512 1024 420 1425 34080 1.44589 1.66592 43.144 52.4332 98.7597 98.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000512 1024 210 4825 34960 1.44563 1.66502 146.609 52.4359 202.23 202.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 690 6.4e-05 512 150 225 207360 19.4495 6.72947 46.5465 209.606 282.545 282.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 3.2e-05 512 380 250 547840 28.7705 13.3898 99.4318 418.98 560.783 560.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1600 3.2e-05 512 140 400 591360 24.5192 13.3836 136.458 418.976 593.524 593.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 6.4e-05 4096 340 1875 250880 92.8393 55.7117 3833.35 1675.38 5657.42 5657.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1290 0.001024 2048 300 400 16080 1.67117 25.4332 52.5104 79.6671 79.7281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 6.4e-05 2048 107 3450 17920 112.521 28.402 99.9678 838.584 1079.67 1079.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 990 0.000512 1024 140 425 33440 1.43958 1.88211 24.4943 101.457 129.346 129.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 0.000512 1024 290 600 30400 2.30048 1.64861 12.7447 52.2155 69.011 69.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 0.000512 1024 420 1425 33920 1.43619 1.66502 28.1861 52.4178 83.7768 83.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.000512 1024 210 4825 34880 1.44224 1.66502 94.8161 52.4168 150.425 150.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 690 6.4e-05 512 150 225 204800 19.6223 6.73021 51.6255 209.785 287.982 288.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 3.2e-05 512 380 250 547840 28.8873 13.3755 151.1 419.32 612.902 613.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1600 3.2e-05 512 140 400 591360 24.4492 13.3812 88.7274 419.325 546.071 546.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 6.4e-05 4096 340 1875 250880 92.5617 55.6726 3968.5 1676.89 5793.77 5793.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.001024 2048 300 400 16128 1.66723 16.3272 52.55 70.5977 70.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 6.4e-05 2048 107 3450 16896 112.746 28.325 153.88 837.132 1132.27 1132.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.000512 1024 140 425 33600 1.60064 1.88893 14.2108 101.55 119.321 119.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 0.000512 1024 290 600 30528 2.31488 1.66707 19.9381 52.5195 76.5434 76.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 0.000512 1024 420 1425 34080 1.44589 1.67027 46.4044 52.505 102.095 102.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000512 1024 210 4825 34944 1.44317 1.66912 155.88 52.5045 211.565 211.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 6.4e-05 512 150 225 205824 19.2667 6.68742 31.0532 208.385 265.598 265.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 3.2e-05 512 380 250 546816 28.6924 13.3724 97.3248 418.607 558.215 558.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1600 3.2e-05 512 140 400 589824 24.4666 13.3693 145.375 418.599 601.994 602.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 6.4e-05 4096 340 1875 250752 92.2104 55.6708 2257.08 1676.11 4081.22 4081.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.001024 2048 300 400 16032 1.66512 10.9449 52.4257 65.0887 65.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 6.4e-05 2048 107 3450 15360 112.29 28.2006 90.8947 833.233 1064.81 1064.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 990 0.000512 1024 140 425 33408 1.43728 1.87782 24.8576 101.35 129.598 129.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1160 0.000512 1024 290 600 30336 2.3064 1.66502 13.4019 52.3252 69.7977 69.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 0.000512 1024 420 1425 33792 1.43382 1.65888 29.8463 52.3125 85.3236 85.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000512 1024 210 4825 34752 1.43229 1.66157 100.204 52.3138 155.688 155.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 690 6.4e-05 512 150 225 202752 19.1878 6.62115 46.2156 206.387 278.633 278.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 3.2e-05 512 380 250 540672 28.7098 13.2842 82.7485 416.626 541.587 541.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1600 3.2e-05 512 140 400 589824 24.402 13.3403 94.2391 418.674 550.838 550.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 6.4e-05 4096 340 1875 250368 92.1694 55.5971 4043.46 1674.46 5865.83 5865.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.001024 2048 300 400 16072 1.65888 17.4611 52.3877 71.5625 71.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 6.4e-05 2048 107 3450 16128 113.164 28.4025 157.475 836.665 1135.9 1136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.000512 1024 140 425 33600 1.60598 1.89405 15.5212 101.52 120.615 120.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 0.000512 1024 290 600 30464 2.32326 1.66915 21.5035 52.5022 78.1058 78.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 0.000512 1024 420 1425 34048 1.44413 1.66934 49.8063 52.4793 105.474 105.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000512 1024 210 4825 34944 1.44835 1.67053 166.534 52.4808 222.208 222.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 6.4e-05 512 150 225 207872 19.3314 6.73386 33.1929 209.301 268.774 268.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 3.2e-05 512 380 250 544768 28.8662 13.3726 93.287 418.37 554.11 554.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1600 3.2e-05 512 140 400 589568 24.5152 13.3775 156.735 418.363 613.176 613.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 6.4e-05 4096 340 1875 250432 92.496 55.7 2427.03 1675.41 4250.78 4250.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.001024 2048 300 400 16016 1.66067 11.4455 52.3794 65.5369 65.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 6.4e-05 2048 107 3450 14336 113.379 28.3055 89.2493 836.699 1067.82 1067.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 990 0.000512 1024 140 425 33376 1.43734 1.87597 30.7791 101.288 135.451 135.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 0.000512 1024 290 600 30016 2.29459 1.64272 13.7062 51.959 69.7021 69.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 0.000512 1024 420 1425 33824 1.43565 1.656 31.6652 52.2443 87.0694 87.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000512 1024 210 4825 34720 1.43539 1.65558 105.423 52.2486 160.836 160.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 6.4e-05 512 150 225 200704 19.4078 6.64301 22.4514 206.909 255.62 255.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 3.2e-05 512 380 250 544768 28.8383 13.3612 86.0081 418.345 546.761 546.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1600 3.2e-05 512 140 400 587776 24.6322 13.3643 99.1557 418.337 555.671 555.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 6.4e-05 4096 340 1875 249984 92.3215 55.6802 1547.49 1673.06 3368.7 3368.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.001024 2048 300 400 16064 1.66486 18.179 52.4292 72.3278 72.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 6.4e-05 2048 107 3450 16384 112.513 28.2654 166.777 835.896 1143.64 1143.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.000512 1024 140 425 33536 1.59898 1.88109 15.6533 101.481 120.688 120.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 0.000512 1024 290 600 30464 2.31424 1.66816 22.5804 52.4647 79.1297 79.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 0.000512 1024 420 1425 34048 1.4401 1.66906 51.6458 52.4463 107.274 107.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000512 1024 210 4825 34944 1.44182 1.66502 164.703 52.4443 220.326 220.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 6.4e-05 512 150 225 204800 19.4177 6.71085 33.9205 209.114 269.374 269.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 3.2e-05 512 380 250 544768 28.662 13.3222 96.3626 417.978 556.54 556.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1600 3.2e-05 512 140 400 591872 24.379 13.3533 163.271 419.346 620.541 620.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 6.4e-05 4096 340 1875 250880 92.1294 55.5971 2511.65 1676.96 4336.49 4336.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.001024 2048 300 400 16000 1.66278 12.435 52.3794 66.5293 66.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 6.4e-05 2048 107 3450 16384 112.518 28.2684 110.479 835.357 1086.81 1086.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.000512 1024 140 425 33536 1.44179 1.89053 10.6267 101.525 115.556 115.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 0.000512 1024 290 600 30208 2.31875 1.67229 15.0903 52.4966 71.6832 71.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 0.000512 1024 420 1425 34048 1.44384 1.67232 34.0571 52.4814 89.7263 89.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000512 1024 210 4825 34816 1.44253 1.67203 105.605 52.4836 161.275 161.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 6.4e-05 512 150 225 204800 19.4288 6.7041 24.4214 208.976 259.737 259.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 3.2e-05 512 380 250 540672 29.0194 13.3284 79.5271 417.663 539.747 539.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1600 3.2e-05 512 140 400 589824 24.3181 13.3308 109.127 417.65 564.61 564.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 6.4e-05 4096 340 1875 250880 92.0834 55.5914 1681.16 1675.94 3504.93 3505.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.001024 2048 300 400 16056 1.66093 19.7172 52.3946 73.8256 73.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 6.4e-05 2048 107 3450 16128 112.817 28.37 173.825 834.652 1149.85 1150.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.000512 1024 140 425 33552 1.60214 1.8865 16.5972 101.411 121.571 121.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 0.000512 1024 290 600 30528 2.31488 1.66621 23.8768 52.398 80.359 80.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 0.000512 1024 420 1425 33984 1.44173 1.66374 55.1548 52.3716 110.706 110.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000512 1024 210 4825 34848 1.44317 1.65962 184.506 52.376 240.057 240.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 6.4e-05 512 150 225 202752 19.3591 6.67008 35.3246 207.256 268.824 268.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 3.2e-05 512 380 250 543744 28.7368 13.3537 101.483 417.352 561.139 561.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1600 3.2e-05 512 140 400 589824 24.5814 13.3811 171.2 418.883 628.23 628.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 6.4e-05 4096 340 1875 250560 92.4786 55.7076 2658.26 1675.26 4481.84 4481.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.001024 2048 300 400 15984 1.66093 14.0923 52.4275 68.2346 68.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 6.4e-05 2048 107 3450 13824 112.177 28.002 107.633 829.238 1077.23 1077.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.000512 1024 140 425 33408 1.44179 1.89331 11.8954 101.547 116.852 116.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 0.000512 1024 290 600 29952 2.30496 1.64784 17.0377 52.1297 73.2268 73.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 0.000512 1024 420 1425 33984 1.44147 1.66499 40.1048 52.5062 95.7878 95.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000512 1024 210 4825 34848 1.4377 1.66912 133.657 52.5097 189.345 189.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 6.4e-05 512 150 225 193536 19.5089 6.57613 24.5406 204.35 255.189 255.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 3.2e-05 512 380 250 534528 28.8414 13.2098 72.2044 414.589 529.061 529.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1600 3.2e-05 512 140 400 585216 24.5721 13.3428 122.64 417.666 578.402 578.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 6.4e-05 4096 340 1875 249984 92.2966 55.6511 1899.07 1676.69 3723.85 3723.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.001024 2048 300 400 16080 1.66317 18.8501 52.5182 73.0831 73.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 6.4e-05 2048 107 3450 17920 112.461 28.3237 188.46 838.773 1168.21 1168.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000512 1024 140 425 33440 1.59949 1.88368 15.9637 101.465 120.985 121.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 0.000512 1024 290 600 30400 2.2993 1.64739 23.2948 52.2274 79.5748 79.6677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 0.000512 1024 420 1425 33920 1.4383 1.66426 53.6622 52.4268 109.265 109.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000512 1024 210 4825 34880 1.43901 1.66586 180.012 52.4247 235.616 235.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 6.4e-05 512 150 225 204800 19.5565 6.72531 34.657 209.83 270.978 271.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 3.2e-05 512 380 250 547840 28.6583 13.3712 99.3597 419.414 561.016 561.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1600 3.2e-05 512 140 400 591360 24.411 13.3685 167.083 419.406 624.448 624.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 6.4e-05 4096 340 1875 250880 92.1713 55.679 2577.6 1677.23 4402.82 4402.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.001024 2048 300 400 16000 1.66512 13.4073 52.4726 67.5999 67.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 6.4e-05 2048 107 3450 15360 113.035 28.3098 114.877 838.321 1094.73 1094.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.000512 1024 140 425 33280 1.59424 1.87331 11.5745 101.321 116.437 116.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 0.000512 1024 290 600 30080 2.28557 1.64262 16.3827 51.8605 72.2795 72.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 0.000512 1024 420 1425 33600 1.4295 1.66298 37.647 52.2718 93.085 93.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000512 1024 210 4825 34560 1.43616 1.66413 126.032 52.2747 181.48 181.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 6.4e-05 512 150 225 194560 19.7362 6.62323 23.546 206.286 256.402 256.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 3.2e-05 512 380 250 542720 29.0153 13.35 69.8292 419.127 531.534 531.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1600 3.2e-05 512 140 400 588800 24.5905 13.3517 118.096 419.111 575.338 575.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 6.4e-05 4096 340 1875 250880 92.0501 55.5827 1810.31 1676.64 3634.73 3634.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.001024 2048 300 400 16032 1.66304 22.5293 52.3942 76.637 76.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 6.4e-05 2048 107 3450 15360 112.32 28.1848 198.492 832.621 1171.81 1171.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.000512 1024 140 425 33408 1.4344 1.87821 20.3424 101.309 125.038 125.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 0.000512 1024 290 600 30336 2.30544 1.66394 28.3012 52.286 84.6652 84.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 0.000512 1024 420 1425 33792 1.43254 1.66131 65.2885 52.2776 120.736 120.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000512 1024 210 4825 34752 1.43366 1.66093 218.468 52.2753 273.912 273.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 6.4e-05 512 150 225 202752 19.1312 6.61811 42.4578 206.235 274.654 274.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 3.2e-05 512 380 250 540672 28.6818 13.2742 120.856 416.328 579.358 579.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1600 3.2e-05 512 140 400 589824 24.4012 13.3468 205.194 418.386 661.515 661.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 6.4e-05 4096 340 1875 250368 91.9454 55.5903 3138.49 1674.05 4960.22 4960.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.001024 2048 300 400 15936 1.66138 14.9115 52.4329 69.0591 69.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 6.4e-05 2048 107 3450 12288 112.07 27.9709 105.066 825.315 1070.61 1070.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.000512 1024 140 425 33408 1.43974 1.88579 13.1778 101.483 118.058 118.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 0.000512 1024 290 600 29952 2.29763 1.64125 19.0999 51.942 75.0917 75.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 0.000512 1024 420 1425 33792 1.44179 1.67053 43.9706 52.4502 99.6059 99.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000512 1024 210 4825 34560 1.43581 1.67165 146.545 52.448 202.176 202.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 6.4e-05 512 150 225 196608 19.5801 6.61718 27.7807 206.469 260.663 260.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 3.2e-05 512 380 250 528384 29.0312 13.1318 79.4691 412.604 534.446 534.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1600 3.2e-05 512 140 400 583680 24.447 13.2751 136.282 416.721 590.917 591.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 6.4e-05 4096 340 1875 250368 92.0816 55.6022 2105.43 1675.07 3928.32 3928.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.001024 2048 300 400 16000 1.65946 22.653 52.3442 76.7084 76.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 6.4e-05 2048 107 3450 16000 112.631 28.2811 205.916 833.49 1180.5 1180.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000512 1024 140 425 33400 1.44451 1.88157 20.21 101.372 124.996 125.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 0.000512 1024 290 600 30400 2.31702 1.65853 28.4006 52.3488 84.8271 84.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 0.000512 1024 420 1425 33800 1.44426 1.6593 65.022 52.3346 120.534 120.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000512 1024 210 4825 34800 1.44624 1.65683 217.405 52.3327 272.914 272.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 6.4e-05 512 150 225 198400 19.5242 6.63427 41.6205 206.369 274.358 274.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 3.2e-05 512 380 250 544000 28.5816 13.3271 121.509 416.763 580.389 580.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1600 3.2e-05 512 140 400 588800 24.6247 13.5926 204.854 419.331 662.592 662.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 6.4e-05 4096 340 1875 250400 92.539 55.7343 3156.46 1675.85 4980.72 4980.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.001024 2048 300 400 15800 1.65667 15.5668 52.0369 69.3108 69.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 6.4e-05 2048 107 3450 12800 112.13 27.9431 111.552 824.553 1076.36 1076.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000512 1024 140 425 33200 1.44179 1.89229 13.2554 101.468 118.129 118.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 0.000512 1024 290 600 29600 2.31037 1.64467 19.0135 51.9109 74.9852 75.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 0.000512 1024 420 1425 33600 1.44058 1.66502 43.7448 52.4329 99.3557 99.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000512 1024 210 4825 34800 1.44589 1.6657 146.45 52.4323 202.066 202.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 6.4e-05 512 150 225 192000 20.0062 6.62928 27.2927 206.282 260.429 260.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 3.2e-05 512 380 250 537600 28.3567 13.1591 80.8614 412.22 534.808 534.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1600 3.2e-05 512 140 400 582400 24.6028 13.3209 135.803 416.498 590.414 590.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 6.4e-05 4096 340 1875 249600 92.5516 55.7036 2113.69 1674.55 3936.63 3936.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.001024 2048 300 400 16016 1.66298 21.0061 52.4217 75.1406 75.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 6.4e-05 2048 107 3450 14336 113.44 28.3341 179.079 837.303 1158.35 1158.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.000512 1024 140 425 33376 1.43702 1.87597 19.3519 101.328 124.062 124.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 0.000512 1024 290 600 30016 2.29978 1.64413 27.09 51.9946 83.1345 83.2307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 0.000512 1024 420 1425 33824 1.43379 1.65462 63.5411 52.2834 118.984 119.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000512 1024 210 4825 34720 1.43558 1.65664 211.246 52.2829 266.692 266.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 6.4e-05 512 150 225 200704 19.3924 6.64371 41.0103 207.054 274.308 274.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 3.2e-05 512 380 250 544768 28.819 13.3613 117.882 418.643 578.921 579.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1600 3.2e-05 512 140 400 587776 24.6284 13.3662 196.852 418.639 653.67 653.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 6.4e-05 4096 340 1875 249984 92.2841 55.6585 3039.72 1674.27 4862.07 4862.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.001024 2048 300 400 15904 1.66096 14.233 52.4316 68.3765 68.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 6.4e-05 2048 107 3450 7168 113.545 27.9861 60.0388 828.168 1029.92 1030.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.000512 1024 140 425 33152 1.58794 1.86419 12.6246 100.175 116.323 116.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 0.000512 1024 290 600 29568 2.31014 1.65075 17.6608 52.1568 73.885 73.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 0.000512 1024 420 1425 33600 1.42774 1.6481 41.5303 52.154 96.8325 96.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000512 1024 210 4825 34496 1.42912 1.65146 138.578 52.1471 193.879 193.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 6.4e-05 512 150 225 186368 19.6824 6.56384 25.262 202.364 254.08 254.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 3.2e-05 512 380 250 530432 29.0284 13.1693 75.8574 414.005 532.271 532.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1600 3.2e-05 512 140 400 587776 24.6098 13.3444 130.524 418.805 587.462 587.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 6.4e-05 4096 340 1875 249088 92.2812 55.601 1985.81 1675.67 3809.5 3809.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.001024 2048 300 400 15960 1.66051 20.4001 52.2513 74.3636 74.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 6.4e-05 2048 107 3450 15360 113.005 28.3566 186.344 834.728 1162.62 1162.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000512 1024 140 425 33360 1.46336 1.89062 18.6196 101.467 123.511 123.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 0.000512 1024 290 600 30240 2.3231 1.66707 26.4074 52.4417 82.9432 83.0362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 0.000512 1024 420 1425 33840 1.44074 1.66154 61.5221 52.4302 117.129 117.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000512 1024 210 4825 34800 1.44448 1.66474 205.699 52.4308 261.312 261.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 6.4e-05 512 150 225 199680 19.417 6.63142 39.4933 206.23 271.982 272.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 3.2e-05 512 380 250 545280 28.6505 13.3494 114.225 417.327 573.76 573.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1600 3.2e-05 512 140 400 587520 24.4406 13.353 192.356 417.321 647.657 647.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 6.4e-05 4096 340 1875 250560 92.3573 55.7131 2947.91 1674.15 4770.27 4770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.001024 2048 300 400 15840 1.65926 14.3335 52.2982 68.3463 68.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 6.4e-05 2048 107 3450 7680 113.31 27.9306 61.3456 825.449 1028.23 1028.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000512 1024 140 425 32640 1.5905 1.8609 12.1979 100.016 115.738 115.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 0.000512 1024 290 600 29760 2.3009 1.64602 17.487 52.0112 73.5522 73.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 0.000512 1024 420 1425 33120 1.42534 1.64454 40.155 52.0055 95.302 95.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000512 1024 210 4825 34080 1.4295 1.64454 134.044 51.998 189.19 189.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 6.4e-05 512 150 225 199680 19.375 6.62323 26.6204 206.502 259.335 259.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 3.2e-05 512 380 250 537600 28.3305 13.144 75.723 412.643 530.055 530.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1600 3.2e-05 512 140 400 583680 24.6294 13.3389 127.553 417.781 583.488 583.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 6.4e-05 4096 340 1875 249600 92.0703 55.6093 1951.54 1671.2 3770.56 3770.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.001024 2048 300 400 16000 1.66272 20.5974 52.4313 74.7444 74.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 6.4e-05 2048 107 3450 16384 112.532 28.2733 190.856 836.148 1168 1168.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.000512 1024 140 425 33536 1.50118 1.88826 18.1647 101.57 123.194 123.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 0.000512 1024 290 600 30208 2.32608 1.67264 25.4022 52.5495 82.0584 82.1579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 0.000512 1024 420 1425 34048 1.44352 1.6712 59.1703 52.5355 114.896 114.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000512 1024 210 4825 34816 1.44221 1.67222 196.35 52.5343 252.071 252.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 6.4e-05 512 150 225 204800 19.4337 6.7057 38.6567 209.175 274.183 274.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 3.2e-05 512 380 250 540672 28.9919 13.3288 108.81 418.064 569.419 569.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1600 3.2e-05 512 140 400 589824 24.3109 13.3315 184.682 418.055 640.567 640.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 6.4e-05 4096 340 1875 250880 92.1355 55.6024 2832.09 1677.49 4657.46 4657.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.001024 2048 300 400 15872 1.66285 14.2416 52.4184 68.3739 68.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 6.4e-05 2048 107 3450 16384 112.581 28.3694 132.628 836.32 1110.09 1110.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.000512 1024 140 425 32768 1.58925 1.86237 12.6269 99.9959 116.148 116.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 0.000512 1024 290 600 28672 2.28726 1.61638 17.1599 51.3329 72.4993 72.5925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 0.000512 1024 420 1425 33280 1.43133 1.64397 40.8356 52.009 95.9893 96.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000512 1024 210 4825 34304 1.43088 1.64717 136.322 52.01 191.482 191.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 6.4e-05 512 150 225 196608 20.0929 6.7056 26.4188 209.216 262.648 262.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 3.2e-05 512 380 250 540672 28.9997 13.3306 77.0022 418.05 537.595 537.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1600 3.2e-05 512 140 400 589824 24.3384 13.3302 130.773 418.053 586.682 586.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 6.4e-05 4096 340 1875 249856 91.996 55.5532 2006.37 1672.81 3826.87 3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1290 0.001024 2048 300 384 16256 1.66058 23.5797 52.4587 77.7508 77.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 6.4e-05 2048 107 3456 14336 113.231 28.3676 119.944 837.967 1099.7 1099.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 990 0.000512 1024 140 416 34048 1.43808 1.88784 22.7125 101.485 127.602 127.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 0.000512 1024 290 608 29952 2.31261 1.6631 18.5692 52.3888 75.037 75.1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 0.000512 1024 420 1440 33920 1.44211 1.66752 42.7438 52.4494 98.3757 98.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000512 1024 210 4832 35008 1.43926 1.66912 143.348 52.4542 198.99 199.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 690 6.4e-05 512 150 224 215040 18.7324 6.71117 50.4091 208.944 285.003 285.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 3.2e-05 512 380 256 542720 29.2373 13.3532 145.108 419.042 606.958 607.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1600 3.2e-05 512 140 384 588800 24.6537 13.3547 131.094 419.042 588.345 588.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 6.4e-05 4096 340 1856 250112 92.5251 55.5898 3713.75 1676.14 5538.14 5538.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1290 0.001024 2048 300 384 16192 1.6609 23.4655 52.3584 77.5397 77.5995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 6.4e-05 2048 107 3456 12288 113.452 28.372 66.9242 835.099 1044.04 1044.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 990 0.000512 1024 140 416 33920 1.43875 1.8841 21.4435 101.437 126.273 126.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 0.000512 1024 290 608 29952 2.32538 1.66922 28.3238 52.4098 84.831 84.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 0.000512 1024 420 1440 33792 1.43894 1.66922 27.8221 52.3982 83.3995 83.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.000512 1024 210 4832 34944 1.44096 1.66954 91.9937 52.3934 147.577 147.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 690 6.4e-05 512 150 224 212992 18.8838 6.70675 50.2358 208.912 284.956 285.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 3.2e-05 512 380 256 540672 29.2097 13.3304 143.205 417.588 603.554 603.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1600 3.2e-05 512 140 384 587776 24.7228 13.3612 123.782 418.947 581.007 581.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 6.4e-05 4096 340 1856 249856 92.81 55.5888 3838.56 1675.4 5662.5 5662.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.001024 2048 300 384 16240 1.66518 14.7986 52.4787 68.997 69.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 6.4e-05 2048 107 3456 14080 113.682 28.3985 120.906 838.682 1101.86 1102.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 990 0.000512 1024 140 416 34080 1.44384 1.88826 24.1937 101.519 129.118 129.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1160 0.000512 1024 290 608 29920 2.3241 1.65891 18.9217 52.397 75.4044 75.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 0.000512 1024 420 1440 33920 1.44403 1.66522 43.9241 52.482 99.59 99.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000512 1024 210 4832 34960 1.44445 1.66256 146.323 52.4988 202.004 202.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 690 6.4e-05 512 150 224 215040 18.9177 6.72816 48.5255 209.81 284.195 284.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 3.2e-05 512 380 256 542720 29.1811 13.3864 98.6606 419.376 560.823 560.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1600 3.2e-05 512 140 384 588800 24.7176 13.3836 134.534 419.379 592.204 592.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 6.4e-05 4096 340 1856 250240 92.801 55.7261 3850.54 1677.05 5676.25 5676.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1290 0.001024 2048 300 384 16160 1.65654 23.8449 52.3274 77.8818 77.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 6.4e-05 2048 107 3456 12800 113.671 28.3631 71.1268 838.096 1051.45 1051.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 990 0.000512 1024 140 416 33920 1.44144 1.88416 23.0505 101.422 127.87 127.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1160 0.000512 1024 290 608 29760 2.31142 1.64736 12.6341 52.1838 68.8787 68.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 0.000512 1024 420 1440 33760 1.43933 1.66765 28.2555 52.384 83.8192 83.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000512 1024 210 4832 34880 1.44131 1.6633 93.9253 52.3858 149.494 149.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 690 6.4e-05 512 150 224 215040 18.8681 6.72413 45.253 209.664 280.733 280.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 3.2e-05 512 380 256 542720 29.2586 13.3755 149.693 419.076 611.619 611.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1600 3.2e-05 512 140 384 588800 24.641 13.3676 86.9386 419.055 544.185 544.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 6.4e-05 4096 340 1856 250240 92.5539 55.6643 3766.72 1675.89 5590.97 5591.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.001024 2048 300 384 16224 1.65683 16.3265 52.454 70.4896 70.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 6.4e-05 2048 107 3456 13824 113.445 28.3709 128.851 837.231 1108.08 1108.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 0.000512 1024 140 416 34080 1.60355 1.88506 14.2716 101.551 119.384 119.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 0.000512 1024 290 608 29952 2.3255 1.66422 20.4585 52.5204 77.0739 77.1686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 0.000512 1024 420 1440 33888 1.44179 1.66467 47.5693 52.5092 103.257 103.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000512 1024 210 4832 34944 1.44058 1.66912 159.014 52.5086 214.704 214.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 6.4e-05 512 150 224 215040 18.602 6.68634 32.869 208.411 266.778 266.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 3.2e-05 512 380 256 540672 29.1596 13.3632 98.3056 418.656 559.697 559.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1600 3.2e-05 512 140 384 586752 24.7401 13.3589 144.868 418.652 601.804 601.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 6.4e-05 4096 340 1856 249984 92.3417 55.6831 2267.53 1676.28 4091.96 4092.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.001024 2048 300 384 16128 1.65635 10.2973 52.328 64.3337 64.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 6.4e-05 2048 107 3456 12288 113.074 28.1477 74.1338 833.33 1048.87 1049.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 990 0.000512 1024 140 416 33792 1.43376 1.87795 27.9938 101.417 132.795 132.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1160 0.000512 1024 290 608 29568 2.31562 1.66013 13.7723 52.3321 70.1804 70.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 0.000512 1024 420 1440 33600 1.4377 1.66339 30.8253 52.3298 86.3265 86.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000512 1024 210 4832 34752 1.43155 1.66298 101.589 52.3162 157.074 157.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 6.4e-05 512 150 224 208896 18.6593 6.61683 21.6767 206.405 253.57 253.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 3.2e-05 512 380 256 534528 29.193 13.2868 84.962 416.688 544.346 544.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1600 3.2e-05 512 140 384 586752 24.6966 13.346 94.3108 418.722 551.257 551.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 6.4e-05 4096 340 1856 249600 92.2751 55.5904 4304.87 1674.56 6127.44 6127.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.001024 2048 300 384 16240 1.66426 15.7359 52.472 69.9231 69.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 6.4e-05 2048 107 3456 14336 113.64 28.3287 131.972 836.523 1110.65 1110.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.000512 1024 140 416 34048 1.6105 1.89235 13.7642 101.512 118.854 118.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 0.000512 1024 290 608 30016 2.33066 1.66912 20.1647 52.4925 76.7628 76.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 0.000512 1024 420 1440 33936 1.44794 1.66816 47.5008 52.4716 103.158 103.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000512 1024 210 4832 34944 1.44794 1.66502 156.716 52.4782 212.378 212.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 6.4e-05 512 150 224 215040 18.7997 6.72848 31.3942 209.27 266.404 266.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 3.2e-05 512 380 256 541184 29.1628 13.3734 86.6717 418.303 547.721 547.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1600 3.2e-05 512 140 384 587776 24.6767 13.375 142.892 418.301 599.425 599.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 6.4e-05 4096 340 1856 249984 92.5687 55.7261 2230.37 1675.13 4053.94 4054.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.001024 2048 300 384 16128 1.65434 10.3793 52.3281 64.4119 64.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 6.4e-05 2048 107 3456 14336 113.362 28.3001 84.2502 836.82 1062.92 1063.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 0.000512 1024 140 416 33824 1.59424 1.87408 9.09667 101.291 113.929 114.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 0.000512 1024 290 608 29568 2.30416 1.6425 12.9037 51.9675 68.9267 69.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 0.000512 1024 420 1440 33600 1.43565 1.65674 30.0785 52.2612 85.5034 85.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000512 1024 210 4832 34720 1.43565 1.65888 99.1466 52.2534 154.567 154.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 6.4e-05 512 150 224 207872 18.8939 6.63859 21.1788 206.93 253.85 254.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 3.2e-05 512 380 256 537600 29.4575 13.3593 69.4609 418.412 530.905 531.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1600 3.2e-05 512 140 384 587776 24.6334 13.3627 92.2286 418.387 548.797 548.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 6.4e-05 4096 340 1856 249088 92.4124 55.6639 1441.57 1673.29 3263.08 3263.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.001024 2048 300 384 16128 1.65888 8.84326 52.5284 63.0832 63.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 6.4e-05 2048 107 3456 10752 114.212 28.3919 52.318 837.663 1032.77 1032.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 990 0.000512 1024 140 416 33600 1.43734 1.86778 24.976 101.326 129.678 129.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1160 0.000512 1024 290 608 28896 2.31373 1.62781 11.1475 51.7922 66.9814 67.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 0.000512 1024 420 1440 33600 1.4352 1.64973 24.8354 52.2299 80.2213 80.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000512 1024 210 4832 34608 1.43555 1.64659 81.6144 52.2222 136.988 137.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 690 6.4e-05 512 150 224 215040 18.8758 6.73174 47.3669 209.552 282.737 282.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 3.2e-05 512 380 256 537600 29.529 13.3754 74.6445 418.793 536.555 536.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1600 3.2e-05 512 140 384 585984 24.7441 13.3734 76.3936 418.874 533.568 533.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 6.4e-05 4096 340 1856 248640 93.2069 55.7179 3833.03 1674.98 5657.08 5657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.001024 2048 300 384 16192 1.66275 16.3943 52.363 70.4725 70.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 6.4e-05 2048 107 3456 12288 113.455 28.3916 114.199 835.169 1091.41 1091.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.000512 1024 140 416 33920 1.59875 1.88166 14.0646 101.439 119.056 119.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 0.000512 1024 290 608 29952 2.3193 1.66605 20.5479 52.4111 77.0548 77.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 0.000512 1024 420 1440 33792 1.43974 1.67098 47.1532 52.3963 102.736 102.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000512 1024 210 4832 34944 1.43878 1.66739 150.753 52.4004 206.336 206.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 6.4e-05 512 150 224 212992 18.8306 6.70922 31.7383 208.939 266.426 266.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 3.2e-05 512 380 256 540672 29.0082 13.3322 88.1068 417.625 548.292 548.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1600 3.2e-05 512 140 384 587776 24.6548 13.3604 146.112 418.985 603.304 603.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 6.4e-05 4096 340 1856 249856 92.3454 55.636 2275.83 1675.92 4099.86 4099.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.001024 2048 300 384 16128 1.65786 11.2988 52.4055 65.4136 65.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 6.4e-05 2048 107 3456 12288 113.457 28.2545 76.8882 835.998 1054.8 1054.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.000512 1024 140 416 33792 1.44326 1.88314 9.42787 101.567 114.394 114.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 0.000512 1024 290 608 29696 2.32922 1.66925 13.8661 52.5423 70.5157 70.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 0.000512 1024 420 1440 33792 1.4415 1.6719 31.3928 52.5293 87.1107 87.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000512 1024 210 4832 34816 1.44384 1.66912 96.1692 52.5262 151.88 151.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 6.4e-05 512 150 224 212992 18.8399 6.70717 21.9406 209.13 256.833 256.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 3.2e-05 512 380 256 540672 28.9819 13.3236 60.2356 417.986 520.742 520.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1600 3.2e-05 512 140 384 585728 24.6805 13.3298 99.4125 417.978 555.586 555.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 6.4e-05 4096 340 1856 249856 92.3654 55.588 1545.2 1677.12 3370.42 3370.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.001024 2048 300 384 15936 1.64982 9.43309 52.0082 63.1443 63.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 6.4e-05 2048 107 3456 6144 113.617 28.3443 32.9025 824.388 999.438 999.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 0.000512 1024 140 416 33792 1.43974 1.88621 8.07139 109.832 121.304 121.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 0.000512 1024 290 608 29184 2.30605 1.64291 11.5425 51.8832 67.482 67.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 0.000512 1024 420 1440 33408 1.43661 1.67082 25.9911 52.391 81.562 81.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000512 1024 210 4832 34560 1.43974 1.67053 79.8763 52.3914 135.451 135.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 6.4e-05 512 150 224 208896 18.6927 6.61504 18.9866 206.235 250.733 250.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 3.2e-05 512 380 256 528384 29.0277 13.125 61.3183 412.146 515.825 515.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1600 3.2e-05 512 140 384 583680 24.4404 13.2845 82.1506 416.24 536.293 536.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 6.4e-05 4096 340 1856 248832 92.5325 55.5934 1276.42 1673.15 3097.85 3097.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.001024 2048 300 384 16200 1.6584 21.9095 52.4067 76.0268 76.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 6.4e-05 2048 107 3456 13824 113.378 28.332 184.852 834.53 1161.28 1161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.000512 1024 140 416 33984 1.44384 1.88653 20.0984 101.408 124.91 124.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 0.000512 1024 290 608 29952 2.32662 1.66061 29.4695 52.3778 85.9391 86.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 0.000512 1024 420 1440 33840 1.44179 1.66282 68.6121 52.3678 124.155 124.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000512 1024 210 4832 34848 1.44387 1.66227 226.3 52.3724 281.855 281.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 6.4e-05 512 150 224 211968 18.6928 6.66272 44.674 207.229 277.469 277.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 3.2e-05 512 380 256 539136 29.0687 13.3489 123.886 417.294 583.81 583.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1600 3.2e-05 512 140 384 587520 24.7555 13.3924 206.068 418.836 663.237 663.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 6.4e-05 4096 340 1856 249984 92.5602 55.7027 3202.42 1674.93 5025.75 5025.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.001024 2048 300 384 16128 1.65702 14.1947 52.446 68.3514 68.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 6.4e-05 2048 107 3456 9216 113.425 28.07 77.0557 829.157 1047.89 1048.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.000512 1024 140 416 33984 1.60515 1.88826 13.2096 101.65 118.422 118.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 0.000512 1024 290 608 29376 2.31219 1.64419 18.4325 52.1262 74.6229 74.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 0.000512 1024 420 1440 33696 1.44218 1.67251 43.4246 52.5207 99.1316 99.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000512 1024 210 4832 34848 1.44006 1.66749 143.439 52.5006 199.12 199.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 6.4e-05 512 150 224 202752 18.8503 6.57613 27.8852 204.334 257.852 258.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 3.2e-05 512 380 256 534528 28.8415 13.2005 79.9669 414.544 536.761 536.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1600 3.2e-05 512 140 384 585216 24.563 13.339 133.304 417.626 589.016 589.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 6.4e-05 4096 340 1856 249984 92.2541 55.6633 2043.5 1676.88 3868.44 3868.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.001024 2048 300 384 15984 1.65274 12.4273 52.2129 66.3496 66.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 6.4e-05 2048 107 3456 13824 113.455 28.3243 95.3082 834.858 1072.13 1072.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.000512 1024 140 416 33264 1.59328 1.86422 10.8234 100.02 114.375 114.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 0.000512 1024 290 608 28512 2.30765 1.61267 14.6106 51.4116 70.0499 70.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 0.000512 1024 420 1440 33264 1.43277 1.64086 35.5402 51.9917 90.6776 90.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000512 1024 210 4832 34128 1.43565 1.64083 116.732 51.9751 171.858 171.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 6.4e-05 512 150 224 207360 18.5455 6.58406 23.842 204.22 253.401 253.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 3.2e-05 512 380 256 539136 29.116 13.3472 87.4486 417.359 547.483 547.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1600 3.2e-05 512 140 384 580608 24.8284 13.3511 109.46 417.346 565.173 565.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 6.4e-05 4096 340 1856 248832 92.4157 55.6601 1663.08 1669.63 3480.92 3481.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.001024 2048 300 384 16160 1.65533 0 52.3215 53.992 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.001024 2048 300 384 16000 1.65725 14.6514 52.1511 68.5121 68.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 6.4e-05 2048 107 3456 10240 114.014 28.5192 86.3255 838.899 1067.95 1068.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.000512 1024 140 416 33600 1.59907 1.8769 12.5059 101.355 117.409 117.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 0.000512 1024 290 608 29440 2.2999 1.64419 18.4067 51.8959 74.352 74.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 0.000512 1024 420 1440 33600 1.43232 1.6617 42.8653 52.3243 98.3563 98.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000512 1024 210 4832 34560 1.43437 1.66694 139.828 52.3133 195.316 195.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 6.4e-05 512 150 224 204800 18.9677 6.61094 27.5502 206.429 259.772 259.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 3.2e-05 512 380 256 542720 29.0052 13.356 78.7725 419.414 540.766 540.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1600 3.2e-05 512 140 384 588800 24.5796 13.3527 130.321 419.406 587.849 588.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 6.4e-05 4096 340 1856 249600 92.3898 55.5881 2023.09 1677.76 3848.97 3849.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.001024 2048 300 384 15840 1.6425 11.6388 51.9395 65.2744 65.3334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 6.4e-05 2048 107 3456 7680 113.3 27.9245 53.0119 825.439 1019.86 1020.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.000512 1024 140 416 33120 1.58464 1.86202 10.6059 100.046 114.17 114.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 0.000512 1024 290 608 28800 2.31856 1.64474 15.0746 52.0087 71.1545 71.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 0.000512 1024 420 1440 33120 1.4295 1.64496 35.5188 51.9953 90.6635 90.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000512 1024 210 4832 34080 1.43005 1.64566 116.575 51.9987 171.721 171.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 6.4e-05 512 150 224 199680 19.3754 6.6257 22.7668 206.503 255.484 255.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 3.2e-05 512 380 256 522240 29.5256 13.147 63.8825 412.637 519.412 519.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1600 3.2e-05 512 140 384 583680 24.641 13.3444 109.275 417.784 565.228 565.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 6.4e-05 4096 340 1856 247680 92.4754 55.595 1682.82 1671.55 3502.57 3502.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.001024 2048 300 384 16128 1.65478 18.856 52.2782 72.8437 72.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 6.4e-05 2048 107 3456 12288 113.199 28.1457 144.997 832.524 1119.05 1119.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.000512 1024 140 416 33792 1.51136 1.87597 17.5616 101.305 122.326 122.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 0.000512 1024 290 608 29568 2.3207 1.65706 25.6748 52.2875 82.0476 82.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 0.000512 1024 420 1440 33600 1.43325 1.66218 60.2333 52.2703 115.669 115.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000512 1024 210 4832 34752 1.43494 1.66419 198.979 52.2709 254.42 254.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 6.4e-05 512 150 224 208896 18.6533 6.61738 39.0011 206.211 270.699 270.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 3.2e-05 512 380 256 534528 29.1796 13.2832 109.701 416.276 568.655 568.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1600 3.2e-05 512 140 384 586752 24.6743 13.3505 183.905 418.332 640.452 640.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 6.4e-05 4096 340 1856 249600 92.1685 55.5844 2829.16 1673 4650.05 4650.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.001024 2048 300 384 15936 1.64858 13.2645 52.0294 66.9944 67.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 6.4e-05 2048 107 3456 6144 113.608 27.8819 47.8009 824.669 1014.15 1014.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.000512 1024 140 416 33792 1.59776 1.88598 11.7618 101.512 116.831 116.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 0.000512 1024 290 608 29184 2.30774 1.64291 16.717 51.9024 72.6767 72.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 0.000512 1024 420 1440 33408 1.43974 1.66931 39.2528 52.4068 94.8458 94.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000512 1024 210 4832 34560 1.4377 1.66912 130.369 52.4112 185.963 186.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 6.4e-05 512 150 224 208896 18.6862 6.61306 25.7339 206.303 257.545 257.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 3.2e-05 512 380 256 528384 29.0176 13.1297 71.2339 412.283 525.874 526.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1600 3.2e-05 512 140 384 583680 24.4579 13.2787 119.891 416.549 574.356 574.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 6.4e-05 4096 340 1856 248832 92.5436 55.5979 1836.97 1673.74 3658.99 3659.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.001024 2048 300 384 15840 1.64864 11.9753 52.0294 65.7057 65.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 320 6.4e-05 2048 107 3456 0 27.7982 0.006016 816.643 844.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.000512 1024 140 416 33408 1.60768 29.6762 9.83981 917.953 959.239 114.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 0.000512 1024 290 608 28800 2.2943 1.6232 14.363 51.5181 69.8966 69.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 0.000512 1024 420 1440 33408 1.4377 1.6632 34.1207 52.2749 89.5667 89.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000512 1024 210 4832 34560 1.43418 1.66339 112.477 52.2788 167.925 168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 6.4e-05 512 150 224 184320 19.1261 6.54128 20.0062 198.219 244.105 244.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 3.2e-05 512 380 256 516096 29.2356 13.0355 59.9578 408.306 510.755 510.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1600 3.2e-05 512 140 384 580608 24.3563 13.1928 103.055 414.401 555.188 555.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 6.4e-05 4096 340 1856 248832 92.0951 55.541 1595.04 1670.72 3413.52 3413.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.001024 2048 300 384 16200 1.66547 19.9264 52.5318 74.1777 74.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 6.4e-05 2048 107 3456 12800 113.408 28.2683 149.346 833.666 1124.89 1125.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.000512 1024 140 416 33800 1.52602 1.87994 17.5893 101.376 122.447 122.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 0.000512 1024 290 608 29600 2.33142 1.66093 25.4165 52.3625 81.8857 81.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 0.000512 1024 420 1440 33600 1.44301 1.65901 59.1949 52.3437 114.718 114.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000512 1024 210 4832 34800 1.44333 1.66048 196.528 52.3467 252.05 252.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 6.4e-05 512 150 224 211200 18.5669 6.63552 39.0435 206.407 270.859 271.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 3.2e-05 512 380 256 537600 29.0224 13.3241 108.767 416.839 568.166 568.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1600 3.2e-05 512 140 384 585600 24.7467 13.3916 181.004 418.985 638.316 638.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 6.4e-05 4096 340 1856 249600 92.5979 55.7466 2795.15 1676.07 4619.7 4619.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.001024 2048 300 384 16000 1.65274 14.0104 52.2011 67.9159 67.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 6.4e-05 2048 107 3456 6400 113.816 27.9821 51.3712 824.38 1017.74 1017.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.000512 1024 140 416 33600 1.60365 1.8887 12.4439 101.53 117.54 117.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 0.000512 1024 290 608 28800 2.32387 1.6384 17.509 51.897 73.475 73.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 0.000512 1024 420 1440 33600 1.44259 1.66298 41.2514 52.4296 96.8596 96.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000512 1024 210 4832 34800 1.44566 1.66704 136.378 52.4174 191.982 192.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 6.4e-05 512 150 224 204800 19.0604 6.62774 26.7521 206.233 258.882 259.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 3.2e-05 512 380 256 524800 29.4075 13.1578 74.4194 412.129 529.325 529.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1600 3.2e-05 512 140 384 582400 24.6076 13.32 125.832 416.413 580.364 580.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 6.4e-05 4096 340 1856 249600 92.5704 55.7083 1952.53 1674.19 3775.13 3775.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.001024 2048 300 384 15900 1.65683 12.4046 52.2227 66.3368 66.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 6.4e-05 2048 107 3456 9600 113.241 27.9716 65.7998 824.971 1032.17 1032.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 0.000512 1024 140 416 33000 1.59536 1.86787 10.0924 100.059 113.687 113.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 0.000512 1024 290 608 28800 2.33187 1.64362 14.3638 52.0494 70.4975 70.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 0.000512 1024 420 1440 33000 1.43907 1.64659 33.8652 52.0452 89.0675 89.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000512 1024 210 4832 34200 1.43632 1.64458 112.131 52.0371 167.324 167.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 6.4e-05 512 150 224 211200 18.6294 6.63651 22.9156 206.377 254.776 254.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 3.2e-05 512 380 256 518400 29.9846 13.1674 61.4123 412.362 517.142 517.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1600 3.2e-05 512 140 384 585600 24.7787 13.3923 105.22 418.782 562.359 562.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 6.4e-05 4096 340 1856 249600 92.7939 55.7609 1618.6 1675.36 3442.65 3442.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.001024 2048 300 384 16128 1.65274 0 52.364 54.0322 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.001024 2048 300 384 15904 1.64499 13.4004 52.0235 67.1199 67.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 6.4e-05 2048 107 3456 7168 113.587 28.0385 55.631 827.37 1024.82 1024.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.000512 1024 140 416 33600 1.58653 1.86554 11.9071 100.125 115.556 115.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 0.000512 1024 290 608 29568 2.31232 1.65069 17.0621 52.1161 73.2461 73.3409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 0.000512 1024 420 1440 33152 1.43331 1.65274 39.7784 52.1026 95.0407 95.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000512 1024 210 4832 34496 1.43254 1.65274 132.769 52.0951 188.022 188.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 6.4e-05 512 150 224 200704 18.6169 6.56499 25.3838 202.441 253.215 253.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 3.2e-05 512 380 256 530432 29.0113 13.178 73.077 413.615 529.098 529.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1600 3.2e-05 512 140 384 587776 24.6215 13.346 123.392 418.403 579.947 580.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 6.4e-05 4096 340 1856 249088 92.3185 55.602 1901.87 1673.63 3723.56 3723.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.001024 2048 300 384 15792 1.64464 11.8552 52.0219 65.5762 65.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 6.4e-05 2048 107 3456 10752 114.066 28.3466 71.0239 837.282 1050.9 1051.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.000512 1024 140 416 32928 1.43136 1.8641 9.41139 99.9368 112.718 112.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 0.000512 1024 290 608 28224 2.28512 1.59744 14.05 51.0607 69.0991 69.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 0.000512 1024 420 1440 32928 1.43037 1.64278 32.8761 51.9537 87.975 88.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000512 1024 210 4832 34272 1.43053 1.64266 109.089 51.95 164.186 164.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 6.4e-05 512 150 224 193536 19.1693 6.56794 20.674 202.254 248.876 249.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 3.2e-05 512 380 256 537600 29.4655 13.3674 61.4508 418.604 523.103 523.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1600 3.2e-05 512 140 384 580608 24.9825 13.3652 100.771 418.48 557.782 557.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 6.4e-05 4096 340 1856 247296 92.9753 55.6508 1543.35 1674.25 3366.36 3366.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.001024 2048 300 384 16080 1.65818 19.3065 52.2183 73.2348 73.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 6.4e-05 2048 107 3456 11520 113.975 28.3238 128.137 834.68 1105.3 1105.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.000512 1024 140 416 33840 1.60246 1.88838 16.9074 101.471 121.94 122.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 0.000512 1024 290 608 29760 2.33414 1.66502 24.0374 52.4516 80.5952 80.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 0.000512 1024 420 1440 33840 1.4417 1.66611 56.346 52.4333 111.96 112.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000512 1024 210 4832 34800 1.44384 1.66758 184.317 52.4324 239.932 240.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 6.4e-05 512 150 224 207360 18.836 6.62896 36.5891 206.231 268.504 268.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 3.2e-05 512 380 256 537600 29.2671 13.3447 102.759 417.322 562.912 563.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1600 3.2e-05 512 140 384 583680 24.6955 13.3489 169.651 417.406 625.29 625.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 6.4e-05 4096 340 1856 249600 92.5375 55.6933 2695.92 1674.15 4518.44 4518.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.001024 2048 300 384 15840 1.64454 13.4778 51.8929 67.0676 67.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 6.4e-05 2048 107 3456 7680 113.308 27.9642 61.5519 824.659 1027.67 1027.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.000512 1024 140 416 33120 1.58858 1.85923 11.8537 100.006 115.38 115.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 0.000512 1024 290 608 28800 2.3185 1.64362 17.1011 51.9592 73.122 73.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 0.000512 1024 420 1440 33120 1.42746 1.64454 40.3742 51.9607 95.4776 95.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000512 1024 210 4832 34080 1.42605 1.63926 131.676 51.9475 186.763 186.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 6.4e-05 512 150 224 199680 19.3859 6.62938 25.6778 206.304 258.21 258.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 3.2e-05 512 380 256 522240 29.5244 13.1424 71.7835 412.252 526.918 527.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1600 3.2e-05 512 140 384 583680 24.6551 13.3342 123.065 417.383 578.625 578.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 6.4e-05 4096 340 1856 247680 92.5334 55.6098 1890.82 1669.62 3708.73 3708.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.001024 2048 300 384 15840 1.65517 11.5666 52.2704 65.5479 65.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 320 6.4e-05 2048 107 3456 11520 113.935 28.3732 77.1126 836.091 1055.7 1055.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.000512 1024 140 416 33120 1.43133 1.85027 9.7607 99.8253 112.939 113.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 0.000512 1024 290 608 27360 2.29315 1.5872 13.6606 50.8827 68.5336 68.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 0.000512 1024 420 1440 33120 1.43011 1.6343 33.4239 51.8453 88.4063 88.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000512 1024 210 4832 33840 1.4351 1.63027 108.594 51.8395 163.573 163.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 6.4e-05 512 150 224 184320 19.7372 6.56787 19.8894 201.425 247.83 247.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 3.2e-05 512 380 256 529920 29.8647 13.353 61.437 417.87 522.739 522.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1600 3.2e-05 512 140 384 576000 25.1524 13.3539 101.123 417.859 557.679 557.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 6.4e-05 4096 340 1856 247680 92.8107 55.6771 1568.38 1671.83 3388.84 3388.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.001024 2048 300 384 16128 1.66093 18.9363 52.3963 73.0447 73.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 6.4e-05 2048 107 3456 12288 113.443 28.4099 137.389 835.896 1115.32 1115.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.000512 1024 140 416 33792 1.60301 1.88736 16.3227 101.564 121.45 121.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 0.000512 1024 290 608 29696 2.33018 1.6727 24.1497 52.5387 80.7938 80.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 0.000512 1024 420 1440 33792 1.44262 1.66912 57.1056 52.5177 112.807 112.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000512 1024 210 4832 34816 1.44179 1.66963 188.104 52.5215 243.81 243.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 6.4e-05 512 150 224 212992 18.8252 6.70858 37.8811 209.108 272.731 272.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 3.2e-05 512 380 256 540672 28.9784 13.3263 104.623 417.931 565.07 565.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1600 3.2e-05 512 140 384 585728 24.6966 13.3263 172.939 417.927 629.073 629.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 6.4e-05 4096 340 1856 249856 92.3433 55.596 2682.28 1676.95 4507.3 4507.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.001024 2048 300 384 15872 1.64525 13.5025 52.072 67.2727 67.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 6.4e-05 2048 107 3456 8192 114.226 28.3034 63.1064 836.496 1042.32 1042.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.000512 1024 140 416 33280 1.58714 1.8591 11.023 100.048 114.59 114.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 0.000512 1024 290 608 28672 2.28957 1.61555 16.133 51.3444 71.4861 71.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 0.000512 1024 420 1440 33280 1.4295 1.64595 38.382 52.0252 93.5529 93.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000512 1024 210 4832 34304 1.42621 1.64285 125.851 52.0172 181.011 181.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 6.4e-05 512 150 224 212992 18.8358 6.7111 26.1408 209.26 261.16 261.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 3.2e-05 512 380 256 540672 28.9924 13.3293 71.2184 418.156 531.906 532.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1600 3.2e-05 512 140 384 581632 24.7982 13.3339 117.132 418.134 573.578 573.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 6.4e-05 4096 340 1856 247808 92.5774 55.5494 1799.48 1672.69 3620.43 3620.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.001024 2048 300 384 15744 1.65069 12.1592 52.0629 65.9251 65.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 320 6.4e-05 2048 107 3456 0 27.9409 0.005024 825.7 853.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.000512 1024 140 416 33024 1.59571 29.8102 10.1616 925.868 967.596 113.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 0.000512 1024 290 608 29184 2.32531 1.65862 14.7295 52.196 71.0079 71.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 0.000512 1024 420 1440 33024 1.43494 1.65254 33.7761 52.1839 89.1201 89.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000512 1024 210 4832 33792 1.43174 1.65491 109.625 52.1851 164.97 165.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 6.4e-05 512 150 224 196608 18.2526 6.53862 21.9491 198.441 245.397 245.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 3.2e-05 512 380 256 516096 29.9663 13.13 61.4358 412.689 517.44 517.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1600 3.2e-05 512 140 384 577536 24.3497 13.1336 104.576 412.689 554.931 555.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 6.4e-05 4096 340 1856 245760 92.6438 55.4067 1639.01 1667.69 3454.88 3454.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1290 0.001024 2048 300 400 16128 1.66093 25.6364 52.5172 79.8694 79.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 6.4e-05 2048 107 3440 12288 113.602 28.3853 104.585 838.624 1085.39 1085.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 990 0.000512 1024 140 440 33664 1.44163 1.8864 24.0692 101.526 128.996 129.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 0.000512 1024 290 600 30720 2.30163 1.67069 19.2242 52.4193 75.7168 75.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 0.000512 1024 420 1440 33856 1.44186 1.66502 43.6648 52.4992 99.3419 99.4202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000512 1024 210 4840 35008 1.44147 1.66528 145.51 52.4931 201.192 201.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 690 6.4e-05 512 150 240 192512 20.4317 6.70746 48.3665 209.118 284.836 285.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 3.2e-05 512 380 240 542720 29.2428 13.355 146.086 419.382 608.278 608.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1600 3.2e-05 512 140 400 590848 24.4526 13.3565 138.526 419.37 595.89 596.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 6.4e-05 4096 340 1880 248320 93.0313 55.595 3876.66 1677 5702.42 5702.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1290 0.001024 2048 300 400 16064 1.66093 25.503 52.4259 79.6426 79.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 6.4e-05 2048 107 3440 10240 113.84 28.2726 56.3608 835.877 1034.54 1034.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 990 0.000512 1024 140 440 33536 1.43917 1.88416 23.947 101.552 128.897 128.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 0.000512 1024 290 600 30720 2.30998 1.67082 12.845 52.4562 69.3836 69.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 0.000512 1024 420 1440 33792 1.44115 1.66723 28.1779 52.4481 83.8098 83.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.000512 1024 210 4840 34944 1.43821 1.66707 93.5431 52.4407 149.171 149.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 690 6.4e-05 512 150 240 192512 20.4354 6.70896 51.8617 209.11 288.331 288.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 3.2e-05 512 380 240 540672 29.2028 13.3325 144.901 417.979 605.634 605.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1600 3.2e-05 512 140 400 589824 24.5464 13.3582 89.2597 419.337 546.685 546.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 6.4e-05 4096 340 1880 248320 93.1891 55.6078 4018 1676.96 5843.89 5844.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.001024 2048 300 400 16120 1.66637 16.9404 52.4573 71.1171 71.1783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 6.4e-05 2048 107 3440 12800 113.875 28.3668 123.281 837.69 1103.41 1103.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 990 0.000512 1024 140 440 33680 1.44166 1.88698 28.0709 101.46 132.933 133.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1160 0.000512 1024 290 600 30720 2.30275 1.6639 21.8383 52.3342 78.2408 78.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 0.000512 1024 420 1440 33840 1.44458 1.66502 49.8745 52.4167 105.475 105.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000512 1024 210 4840 34960 1.44429 1.66477 165.184 52.421 220.79 220.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 6.4e-05 512 150 240 192000 20.5672 6.73251 34.6425 209.552 271.707 271.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 3.2e-05 512 380 240 542720 29.1618 13.3882 112.014 418.885 573.667 573.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1600 3.2e-05 512 140 400 591360 24.4622 13.3841 156.153 418.88 613.059 613.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 6.4e-05 4096 340 1880 248320 93.264 55.6997 4438.4 1675.06 6262.56 6262.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1290 0.001024 2048 300 400 16080 1.66707 28.7949 52.5184 83.0334 83.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 6.4e-05 2048 107 3440 12800 113.629 28.4262 79.6547 838.732 1060.63 1060.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 990 0.000512 1024 140 440 33600 1.44406 1.88621 27.0849 101.466 131.955 132.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1160 0.000512 1024 290 600 30400 2.30112 1.65238 14.2217 52.2241 70.4999 70.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 0.000512 1024 420 1440 33760 1.4376 1.66602 32.1154 52.4234 87.7159 87.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000512 1024 210 4840 34880 1.43974 1.67046 105.832 52.4292 161.451 161.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 690 6.4e-05 512 150 240 189440 20.8245 6.72669 49.4336 209.835 287.036 287.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 3.2e-05 512 380 240 542720 29.1185 13.3796 89.6225 419.403 551.738 551.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1600 3.2e-05 512 140 400 591360 24.4103 13.3755 101.073 419.412 558.456 558.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 6.4e-05 4096 340 1880 248320 93.039 55.6667 4336.02 1677.3 6162.17 6162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1290 0.001024 2048 300 400 15960 1.66096 28.6278 52.2889 82.6315 82.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 6.4e-05 2048 107 3440 11520 113.913 28.378 59.4356 835.245 1037.16 1037.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 990 0.000512 1024 140 440 33600 1.44794 1.88346 28.0955 101.551 133.05 133.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 0.000512 1024 290 600 30720 2.31376 1.6647 12.0951 52.4861 68.6574 68.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 0.000512 1024 420 1440 33600 1.44224 1.66326 26.3839 52.4718 82.0358 82.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.000512 1024 210 4840 34800 1.44179 1.66349 86.6596 52.4699 142.313 142.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 690 6.4e-05 512 150 240 184320 20.6676 6.63517 56.537 206.375 290.43 290.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 3.2e-05 512 380 240 537600 29.3748 13.345 164.259 417.629 624.822 624.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1600 3.2e-05 512 140 400 587520 24.4476 13.353 82.8567 417.61 538.453 538.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 6.4e-05 4096 340 1880 247680 93.4548 55.7056 4570.38 1675.71 6395.39 6395.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.001024 2048 300 400 16128 1.66602 16.1226 52.5192 70.3653 70.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 6.4e-05 2048 107 3440 12288 113.804 28.5 109.773 836.663 1088.92 1089.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.000512 1024 140 440 33696 1.60189 1.88826 14.1751 101.508 119.245 119.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 0.000512 1024 290 600 30720 2.30768 1.67021 19.9762 52.4869 76.5461 76.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 0.000512 1024 420 1440 33888 1.44227 1.66739 45.7654 52.4736 101.422 101.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000512 1024 210 4840 34944 1.44038 1.66637 152.664 52.4716 208.317 208.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 6.4e-05 512 150 240 190464 20.4429 6.68365 31.0772 208.273 266.691 266.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 3.2e-05 512 380 240 540672 29.1694 13.3595 94.3484 418.377 555.471 555.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1600 3.2e-05 512 140 400 589824 24.44 13.3656 144.079 418.359 600.425 600.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 6.4e-05 4096 340 1880 248064 92.91 55.6562 2204.08 1675.05 4027.86 4027.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.001024 2048 300 400 16032 1.66256 10.5009 52.4325 64.6484 64.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 6.4e-05 2048 107 3440 9216 113.626 28.2396 54.854 833.321 1030.23 1030.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 990 0.000512 1024 140 440 33408 1.43389 1.87392 24.6655 101.423 129.469 129.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 0.000512 1024 290 600 30336 2.30214 1.66493 13.1599 52.3292 69.5607 69.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 0.000512 1024 420 1440 33600 1.4336 1.66707 30.1875 52.3257 85.686 85.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000512 1024 210 4840 34752 1.4335 1.66093 99.6375 52.3165 155.12 155.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 6.4e-05 512 150 240 184320 20.5404 6.61475 20.8285 206.402 254.599 254.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 3.2e-05 512 380 240 534528 29.2093 13.2794 80.5576 416.67 539.936 540.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1600 3.2e-05 512 140 400 589824 24.3921 13.3409 94.6836 418.714 551.318 551.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 6.4e-05 4096 340 1880 247296 92.8813 55.5835 1437.75 1674.55 3260.91 3261.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.001024 2048 300 400 15984 1.6616 8.93338 52.4211 63.0661 63.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 6.4e-05 2048 107 3440 9216 113.398 28.1426 45.1608 829.131 1016.03 1016.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 990 0.000512 1024 140 440 33408 1.44288 1.89011 24.5309 101.575 129.512 129.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1160 0.000512 1024 290 600 29952 2.30675 1.64755 11.0618 52.1272 67.2418 67.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 0.000512 1024 420 1440 33696 1.4432 1.67251 24.988 52.4988 80.6821 80.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000512 1024 210 4840 34848 1.44384 1.67014 82.5741 52.4997 138.264 138.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 690 6.4e-05 512 150 240 184320 20.3129 6.57277 42.012 204.322 273.439 273.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 3.2e-05 512 380 240 534528 28.8985 13.2056 74.7001 414.539 531.57 531.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1600 3.2e-05 512 140 400 585216 24.5798 13.3342 78.3198 417.616 534.037 534.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 6.4e-05 4096 340 1880 247680 93.2593 55.6892 3703.79 1676.46 5529.34 5529.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.001024 2048 300 400 16072 1.66093 21.52 52.3826 75.6154 75.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 6.4e-05 2048 107 3440 12544 113.888 28.4158 161.205 836.609 1140.3 1140.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.000512 1024 140 440 33600 1.44451 1.89235 21.1366 101.513 126.059 126.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 0.000512 1024 290 600 30688 2.32058 1.66899 29.1725 52.4987 85.7712 85.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 0.000512 1024 420 1440 33824 1.44589 1.66912 66.8734 52.4807 122.541 122.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000512 1024 210 4840 34944 1.44618 1.66707 221.146 52.4741 276.801 276.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 6.4e-05 512 150 240 193536 20.4131 6.72794 44.2756 209.274 280.904 281.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 3.2e-05 512 380 240 541184 29.138 13.3848 119.375 418.306 580.416 580.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1600 3.2e-05 512 140 400 589568 24.4933 13.3813 204.892 418.307 661.256 661.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 6.4e-05 4096 340 1880 248192 93.1291 55.7225 3148.03 1675.16 4972.19 4972.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.001024 2048 300 400 16016 1.65901 14.0656 52.3798 68.158 68.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 6.4e-05 2048 107 3440 10752 114.084 28.5122 87.579 836.686 1067.05 1067.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.000512 1024 140 440 33376 1.59469 1.87597 13.0641 101.285 117.89 117.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 0.000512 1024 290 600 30016 2.29581 1.6424 17.9008 51.9624 73.9065 74.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 0.000512 1024 420 1440 33600 1.4336 1.65462 41.7726 52.2554 97.1901 97.2677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000512 1024 210 4840 34720 1.43357 1.6568 137.79 52.2478 193.202 193.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 6.4e-05 512 150 240 186368 20.5345 6.64246 27.5264 206.904 261.819 261.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 3.2e-05 512 380 240 537600 29.4388 13.3584 101.087 418.342 562.441 562.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1600 3.2e-05 512 140 400 587776 24.6187 13.3649 131.882 418.33 588.387 588.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 6.4e-05 4096 340 1880 247296 93.0223 55.6615 1974.71 1673.04 3796.58 3796.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.001024 2048 300 400 15960 1.66115 11.5552 52.4321 65.7005 65.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 6.4e-05 2048 107 3440 10752 114.252 28.3709 71.2298 837.65 1051.69 1051.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 990 0.000512 1024 140 440 33264 1.43542 1.87229 38.7124 100.245 142.334 142.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 0.000512 1024 290 600 29568 2.30598 1.62611 14.4613 51.7847 70.2788 70.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 0.000512 1024 420 1440 33264 1.43792 1.64749 33.7214 52.2302 89.1107 89.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000512 1024 210 4840 34608 1.43875 1.64496 111.92 52.2231 167.297 167.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 6.4e-05 512 150 240 193536 20.4186 6.72595 26.1746 209.545 263.077 263.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 3.2e-05 512 380 240 537600 29.4985 13.3776 100.185 418.789 562.062 562.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1600 3.2e-05 512 140 400 585984 24.7276 13.3728 107.576 418.772 564.638 564.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 6.4e-05 4096 340 1880 247296 93.3829 55.7548 1611.84 1675.49 3436.61 3436.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.001024 2048 300 400 16064 1.66355 20.8185 52.4325 74.9666 75.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 6.4e-05 2048 107 3440 10240 113.84 28.4401 123.095 835.976 1101.54 1101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.000512 1024 140 440 33536 1.44163 1.8856 19.4685 101.492 124.36 124.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 0.000512 1024 290 600 30720 2.3055 1.67082 27.0471 52.4717 83.5995 83.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 0.000512 1024 420 1440 33792 1.4393 1.66528 61.7222 52.4531 117.35 117.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000512 1024 210 4840 34944 1.44122 1.67171 202.436 52.4498 258.071 258.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 6.4e-05 512 150 240 192512 20.3777 6.70816 41.453 209.135 277.887 278.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 3.2e-05 512 380 240 540672 28.987 13.3221 111.521 418.029 572.074 572.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1600 3.2e-05 512 140 400 589824 24.5011 13.3592 192.555 419.393 649.997 650.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 6.4e-05 4096 340 1880 248320 92.8111 55.5932 2924.66 1677.27 4750.48 4750.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.001024 2048 300 400 16000 1.6625 13.9142 52.5971 68.23 68.2887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 6.4e-05 2048 107 3440 8192 114.225 28.2788 63.1913 835.967 1041.85 1042.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.000512 1024 140 440 33536 1.60301 1.88694 12.5174 101.622 117.7 117.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 0.000512 1024 290 600 30720 2.31238 1.67456 17.3141 52.5356 73.9399 74.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 0.000512 1024 420 1440 33792 1.44384 1.67533 39.1081 52.528 94.8285 94.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000512 1024 210 4840 34816 1.44589 1.66986 123.704 52.5251 179.417 179.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 6.4e-05 512 150 240 188416 20.7372 6.70925 26.8174 209.124 263.592 263.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 3.2e-05 512 380 240 540672 28.9877 13.3278 72.389 417.966 532.881 533.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1600 3.2e-05 512 140 400 585728 24.6892 13.3329 124.585 417.959 580.748 580.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 6.4e-05 4096 340 1880 247808 92.9837 55.5805 1872.4 1677.17 3698.27 3698.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.001024 2048 300 400 15936 1.66355 11.4348 52.4283 65.5778 65.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 6.4e-05 2048 107 3440 6144 113.602 28.0163 39.0317 825.334 1006.17 1006.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.000512 1024 140 440 33408 1.59949 1.8793 10.3676 101.525 115.445 115.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 0.000512 1024 290 600 29952 2.29734 1.64445 13.8238 51.9424 69.811 69.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 0.000512 1024 420 1440 33408 1.4377 1.66813 31.7854 52.4419 87.4072 87.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000512 1024 210 4840 34560 1.43965 1.6703 101.196 52.4439 156.819 156.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 6.4e-05 512 150 240 184320 20.5633 6.61914 21.401 206.452 255.242 255.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 3.2e-05 512 380 240 528384 29.0484 13.1341 80.3036 412.577 535.278 535.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1600 3.2e-05 512 140 400 583680 24.4559 13.2869 101.537 416.674 556.135 556.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 6.4e-05 4096 340 1880 247296 93.0588 55.5848 1517.62 1674.92 3341.33 3341.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.001024 2048 300 400 16056 1.66438 20.4385 52.3842 74.5397 74.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 6.4e-05 2048 107 3440 11520 113.86 28.2985 141.306 834.627 1118.29 1118.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.000512 1024 140 440 33552 1.44237 1.88371 19.5869 101.413 124.4 124.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 0.000512 1024 290 600 30528 2.3128 1.6649 27.3649 52.3957 83.8477 83.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 0.000512 1024 420 1440 33696 1.44182 1.66675 63.4001 52.3737 118.956 119.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000512 1024 210 4840 34848 1.44384 1.6608 209.741 52.3753 265.294 265.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 6.4e-05 512 150 240 188928 20.4299 6.66253 41.8286 207.252 276.384 276.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 3.2e-05 512 380 240 539136 29.0958 13.3516 114.021 417.347 574.026 574.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1600 3.2e-05 512 140 400 589824 24.5716 13.3816 198.035 418.89 655.068 655.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 6.4e-05 4096 340 1880 247680 93.252 55.694 2986.16 1675.11 4810.36 4810.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.001024 2048 300 400 15984 1.66282 14.4736 52.3802 68.5681 68.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 6.4e-05 2048 107 3440 9216 113.412 28.0593 75.1614 828.49 1045.31 1045.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.000512 1024 140 440 33408 1.44262 1.88922 12.443 101.498 117.347 117.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 0.000512 1024 290 600 29952 2.30429 1.64506 17.6644 52.0939 73.8163 73.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 0.000512 1024 420 1440 33696 1.44275 1.67037 41.2391 52.4652 96.8892 96.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000512 1024 210 4840 34848 1.44051 1.66912 136.349 52.462 191.992 192.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 6.4e-05 512 150 240 184320 20.2481 6.57738 26.7606 204.181 257.977 258.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 3.2e-05 512 380 240 534528 28.8471 13.2017 74.19 414.25 530.703 530.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1600 3.2e-05 512 140 400 585216 24.5606 13.3386 128.442 417.325 583.856 584.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 6.4e-05 4096 340 1880 247680 92.9897 55.6635 1941.9 1675.5 3766.19 3766.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.001024 2048 300 400 15768 1.65235 12.8412 51.9927 66.5405 66.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 6.4e-05 2048 107 3440 6912 114.8 28.3484 50.0561 834.884 1028.27 1028.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.000512 1024 140 440 32832 1.58694 1.8641 11.0274 100.032 114.585 114.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 0.000512 1024 290 600 29376 2.29232 1.61325 15.1454 51.4138 70.5739 70.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 0.000512 1024 420 1440 33264 1.43379 1.64589 36.0777 51.9867 91.2192 91.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000512 1024 210 4840 34128 1.43565 1.64282 117.818 51.9806 172.952 173.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 6.4e-05 512 150 240 179712 20.6701 6.58432 23.3222 204.231 255.023 255.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 3.2e-05 512 380 240 539136 29.1309 13.3537 65.9252 417.38 526.005 526.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1600 3.2e-05 512 140 400 587520 24.4539 13.352 113.171 417.364 568.527 568.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 6.4e-05 4096 340 1880 245376 93.4369 55.6442 1699.43 1669.45 3518.1 3518.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.001024 2048 300 400 15840 1.66262 12.2709 52.4294 66.415 66.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 320 6.4e-05 2048 107 3440 0 27.7399 0.006144 817.293 845.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 0.000512 1024 140 440 32832 1.60349 29.6199 9.77946 918.65 959.814 114.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 0.000512 1024 290 600 28800 2.29562 1.62406 13.8721 51.557 69.4477 69.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 0.000512 1024 420 1440 33408 1.43581 1.66474 32.2628 52.323 87.755 87.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000512 1024 210 4840 34560 1.43725 1.66378 105.96 52.321 161.457 161.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 6.4e-05 512 150 240 165888 20.5826 6.54061 20.7939 198.37 246.5 246.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 3.2e-05 512 380 240 516096 29.2803 13.0346 76.9538 408.558 528.04 528.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1600 3.2e-05 512 140 400 580608 24.3585 13.1933 99.5757 414.734 552.045 552.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 6.4e-05 4096 340 1880 246528 92.6596 55.5369 1519.15 1671.53 3339.01 3339.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.001024 2048 300 400 16080 1.66502 20.2861 52.5175 74.5206 74.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 6.4e-05 2048 107 3440 12800 113.679 28.3127 148.276 838.783 1129.25 1129.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000512 1024 140 440 33600 1.48064 1.88413 18.4837 101.466 123.388 123.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 0.000512 1024 290 600 30400 2.29978 1.64918 25.6483 52.235 81.9351 82.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 0.000512 1024 420 1440 33760 1.43974 1.66698 59.4878 52.4293 115.096 115.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000512 1024 210 4840 34880 1.43962 1.66714 196.81 52.4272 252.419 252.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 6.4e-05 512 150 240 189440 20.7612 6.72768 39.4424 209.92 277.064 277.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 3.2e-05 512 380 240 542720 29.0596 13.3791 108.117 419.408 570.178 570.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1600 3.2e-05 512 140 400 591360 24.3938 13.3796 186.933 419.407 644.295 644.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 6.4e-05 4096 340 1880 248320 92.8955 55.6815 2815.63 1677.21 4641.56 4641.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.001024 2048 300 400 16000 1.66755 13.9883 52.4694 68.178 68.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 6.4e-05 2048 107 3440 10240 114.014 28.3164 80.8839 838.19 1061.6 1061.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.000512 1024 140 440 33280 1.43155 1.8776 12.499 101.31 117.19 117.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 0.000512 1024 290 600 30080 2.28646 1.65018 17.5124 51.85 73.4068 73.4986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 0.000512 1024 420 1440 33600 1.43466 1.66442 40.4146 52.2751 95.8598 95.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000512 1024 210 4840 34560 1.43354 1.66182 133.178 52.2717 188.619 188.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 6.4e-05 512 150 240 184320 20.5545 6.61904 26.4519 206.248 260.081 260.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 3.2e-05 512 380 240 542720 29.0294 13.3536 74.2534 419.064 535.913 536.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1600 3.2e-05 512 140 400 588800 24.5715 13.3605 127.944 419.045 585.111 585.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 6.4e-05 4096 340 1880 248320 92.8092 55.6052 1911.66 1676.05 3736.26 3736.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.001024 2048 300 400 15840 1.65683 12.3558 52.2587 66.3241 66.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 6.4e-05 2048 107 3440 7680 113.32 27.9224 51.8288 824.798 1018.05 1018.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000512 1024 140 440 33120 1.58557 1.86451 10.7617 100.007 114.293 114.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 0.000512 1024 290 600 29760 2.30195 1.64045 14.7712 51.9679 70.786 70.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 0.000512 1024 420 1440 33120 1.42918 1.6425 33.7861 51.9535 88.8849 88.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000512 1024 210 4840 34080 1.4295 1.64454 110.818 51.9594 165.923 166.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 6.4e-05 512 150 240 184320 20.5866 6.6249 22.443 206.333 256.198 256.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 3.2e-05 512 380 240 522240 29.5312 13.1413 59.8793 412.314 515.075 515.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1600 3.2e-05 512 140 400 583680 24.6559 13.3407 106.408 417.444 562.033 562.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 6.4e-05 4096 340 1880 245760 93.0793 55.6113 1582.61 1670.48 3401.92 3402.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.001024 2048 300 400 15680 1.65286 11.8579 52.0283 65.595 65.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 320 6.4e-05 2048 107 3440 0 27.9952 0.00576 824.622 852.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 0.000512 1024 140 440 32640 1.59786 29.8629 9.86506 924.65 966.128 113.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 0.000512 1024 290 600 29440 2.3135 1.64998 14.3767 52.0551 70.4937 70.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 0.000512 1024 420 1440 33280 1.42922 1.64864 32.4663 52.0395 87.654 87.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.000512 1024 210 4840 33920 1.43034 1.65309 106.177 52.0441 161.379 161.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 6.4e-05 512 150 240 184320 20.605 6.62998 21.9496 206.424 255.815 255.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 3.2e-05 512 380 240 532480 28.6904 13.1299 59.398 412.2 513.634 513.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1600 3.2e-05 512 140 400 583680 24.8208 13.3538 102.639 419.047 560.048 560.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 6.4e-05 4096 340 1880 245760 92.2778 55.2949 1585.99 1663.33 3397.03 3397.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.001024 2048 300 400 16032 1.66285 19.5958 52.421 73.7305 73.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 6.4e-05 2048 107 3440 9216 113.666 28.2012 100.672 833.159 1075.89 1076.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.000512 1024 140 440 33408 1.43402 1.87472 16.9226 101.345 121.648 121.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 0.000512 1024 290 600 30336 2.30451 1.66298 24.1522 52.319 80.5446 80.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 0.000512 1024 420 1440 33600 1.43347 1.66115 55.4386 52.306 110.913 110.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000512 1024 210 4840 34752 1.43322 1.65933 182.871 52.3106 238.348 238.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 6.4e-05 512 150 240 184320 20.5545 6.61696 36.0978 206.552 270.027 270.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 3.2e-05 512 380 240 534528 29.1538 13.2769 100.022 416.592 559.256 559.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1600 3.2e-05 512 140 400 589824 24.3905 13.3403 174.792 418.644 631.348 631.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 6.4e-05 4096 340 1880 247296 92.8628 55.5999 2672.5 1674.24 4495.34 4495.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.001024 2048 300 400 15936 1.66243 13.9348 52.8933 68.5422 68.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 6.4e-05 2048 107 3440 6144 113.628 27.8971 48.1549 832.648 1022.51 1022.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.000512 1024 140 440 33408 1.5977 1.88006 12.4749 101.966 117.992 118.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 0.000512 1024 290 600 29952 2.29744 1.64093 17.1529 52.4056 73.5994 73.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 0.000512 1024 420 1440 33408 1.43955 1.66694 39.7722 52.9166 95.865 95.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000512 1024 210 4840 34560 1.4377 1.66912 131.598 52.912 187.69 187.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 6.4e-05 512 150 240 184320 20.5771 6.61485 26.0133 208.299 261.713 261.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 3.2e-05 512 380 240 528384 29.0412 13.1297 70.7975 416.252 529.434 529.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1600 3.2e-05 512 140 400 583680 24.4546 13.2862 123.595 420.415 581.94 582.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 6.4e-05 4096 340 1880 247296 93.0611 55.5881 1884.72 1689.9 3723.4 3723.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.001024 2048 300 400 15840 1.66298 12.5284 52.4207 66.6676 66.7248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 320 6.4e-05 2048 107 3440 0 27.8167 0.005472 817.097 845.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.000512 1024 140 440 32832 1.6016 29.6978 9.93386 918.442 959.831 114.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 0.000512 1024 290 600 28800 2.29776 1.62192 14.1125 51.5455 69.6779 69.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 0.000512 1024 420 1440 33408 1.43565 1.66317 32.9088 52.308 88.3864 88.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000512 1024 210 4840 34560 1.43542 1.66298 108.826 52.3842 164.382 164.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 6.4e-05 512 150 240 165888 20.5984 9.08406 19.7055 198.248 247.844 248.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 3.2e-05 512 380 240 516096 29.2639 13.0296 57.6065 408.467 508.586 508.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1600 3.2e-05 512 140 400 580608 24.3511 13.1932 102.232 414.648 554.614 554.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 6.4e-05 4096 340 1880 246528 92.6696 55.54 1543.74 1671.13 3363.21 3363.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.001024 2048 300 400 15744 1.66416 11.8661 52.4213 66.005 66.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 320 6.4e-05 2048 107 3440 0 27.897 0.005248 825.617 853.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.000512 1024 140 440 33024 1.60387 29.7668 9.33978 925.782 966.648 113.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 0.000512 1024 290 600 29184 2.32176 1.65104 13.5126 52.1874 69.7719 69.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 0.000512 1024 420 1440 33024 1.43168 1.6504 30.8122 52.1769 86.1457 86.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000512 1024 210 4840 33792 1.4311 1.65328 99.7608 52.1754 155.093 155.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 6.4e-05 512 150 240 172032 20.1532 6.53722 19.2247 198.391 244.514 244.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 3.2e-05 512 380 240 516096 29.9516 13.1351 53.9767 412.657 509.936 510.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1600 3.2e-05 512 140 400 577536 24.3239 13.1359 95.5899 412.641 545.874 546.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 6.4e-05 4096 340 1880 245760 92.6288 55.4222 1448.11 1667.55 3263.85 3263.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.001024 2048 300 400 16000 1.66422 19.7691 52.3426 73.8267 73.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 6.4e-05 2048 107 3440 9600 114.159 28.2972 108.35 833.479 1084.48 1084.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000512 1024 140 440 33400 1.48042 1.88006 17.8018 101.374 122.608 122.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 0.000512 1024 290 600 30400 2.32029 1.66102 25.2834 52.3449 81.716 81.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 0.000512 1024 420 1440 33600 1.44381 1.65558 57.8087 52.3332 113.315 113.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000512 1024 210 4840 34800 1.44794 1.66077 191.458 52.3339 246.974 247.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 6.4e-05 512 150 240 185600 20.5097 6.63898 37.7103 206.366 271.432 271.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 3.2e-05 512 380 240 537600 29.0286 13.3243 105.145 416.747 564.464 564.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1600 3.2e-05 512 140 400 588800 24.6206 13.3919 182.469 418.894 639.569 639.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 6.4e-05 4096 340 1880 248000 93.2271 55.7489 2751.22 1675.64 4575.98 4576.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.001024 2048 300 400 15800 1.65091 14.7138 52.087 68.5039 68.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 6.4e-05 2048 107 3440 6400 113.818 27.9638 50.9375 825.361 1018.27 1018.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000512 1024 140 440 33200 1.60256 1.88845 12.134 101.557 117.258 117.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 0.000512 1024 290 600 29600 2.31402 1.64045 16.9516 51.956 72.9656 73.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 0.000512 1024 420 1440 33600 1.44262 1.66707 39.6308 52.4846 95.2988 95.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000512 1024 210 4840 34800 1.44394 1.66509 130.959 52.4782 186.619 186.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 6.4e-05 512 150 240 179200 20.9864 6.62899 25.0227 206.477 259.325 259.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 3.2e-05 512 380 240 524800 29.3811 13.1604 70.09 412.612 525.459 525.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1600 3.2e-05 512 140 400 582400 24.6181 13.3193 122.969 416.909 578.012 578.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 6.4e-05 4096 340 1880 248000 94.7561 55.7271 1870.15 1676.15 3696.92 3697.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.001024 2048 300 400 15600 1.64685 12.139 51.7749 65.6129 65.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 320 6.4e-05 2048 107 3440 0 27.9768 0.005696 824.789 852.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.000512 1024 140 440 33000 1.60563 29.8523 10.3161 924.801 966.732 113.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 0.000512 1024 290 600 30000 2.3111 1.64864 15.1485 52.0401 71.2433 71.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 0.000512 1024 420 1440 33000 1.43536 1.64387 33.8432 52.0267 89.0226 89.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000512 1024 210 4840 34200 1.4377 1.64659 110.683 52.0906 165.931 166.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 6.4e-05 512 150 240 172800 21.5781 6.64054 21.4145 206.464 256.308 256.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 3.2e-05 512 380 240 518400 29.9572 13.1785 60.3324 412.295 515.98 516.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1600 3.2e-05 512 140 400 585600 24.7693 13.3898 107.462 418.717 564.524 564.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 6.4e-05 4096 340 1880 247200 93.4415 55.7501 1654.08 1675.12 3478.53 3478.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.001024 2048 300 400 15600 1.65578 11.3924 52.0743 65.1765 65.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 320 6.4e-05 2048 107 3440 0 27.9772 0.00576 825.655 853.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.000512 1024 140 440 32800 1.60374 29.847 9.84282 925.847 967.298 113.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 0.000512 1024 290 600 28800 2.32845 1.64515 13.7002 52.2134 69.9868 70.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 0.000512 1024 420 1440 32800 1.43155 1.64762 31.1602 52.2012 86.5116 86.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000512 1024 210 4840 34400 1.4344 1.64653 102.892 52.1999 158.247 158.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 6.4e-05 512 150 240 179200 20.9901 6.63088 20.3886 206.652 254.875 255.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 3.2e-05 512 380 240 512000 30.307 13.1476 54.7462 412.66 511.075 511.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1600 3.2e-05 512 140 400 576000 24.4149 13.1484 96.9236 412.646 547.316 547.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 6.4e-05 4096 340 1880 246400 92.6687 55.5095 1479.97 1668.29 3296.57 3296.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1290 0.001024 2048 300 384 16256 1.66115 26.4117 52.4962 80.6227 80.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 6.4e-05 2048 107 3456 14336 113.191 28.2876 133.485 838.536 1113.69 1113.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 990 0.000512 1024 140 432 33600 1.4375 1.88426 28.8587 101.521 133.776 133.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 0.000512 1024 290 624 30336 2.3136 1.66707 21.5163 52.4216 78.0191 78.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 0.000512 1024 420 1440 33920 1.43994 1.66845 47.6139 52.4844 103.278 103.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000512 1024 210 4848 35008 1.43859 1.67117 156.895 52.4863 212.57 212.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 690 6.4e-05 512 150 240 196608 20.0826 6.70544 49.2791 209.092 285.372 285.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 3.2e-05 512 380 240 550912 28.4835 13.357 154.565 419.335 615.954 616.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1600 3.2e-05 512 140 384 592896 24.2742 13.3523 141.279 419.328 598.417 598.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 6.4e-05 4096 340 1872 249344 92.5438 55.5804 4439.1 1676.79 6264.15 6264.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1290 0.001024 2048 300 384 16192 1.65914 26.1386 52.398 80.2509 80.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 6.4e-05 2048 107 3456 12288 113.436 28.3977 74.3365 835.689 1052.04 1052.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 990 0.000512 1024 140 432 33536 1.43565 1.88557 28.2534 101.478 133.125 133.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 0.000512 1024 290 624 30208 2.31648 1.66582 14.2598 52.4449 70.7885 70.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 0.000512 1024 420 1440 33792 1.43549 1.66707 30.8088 52.4324 86.417 86.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.000512 1024 210 4848 34944 1.44109 1.67018 101.865 52.4295 157.483 157.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 690 6.4e-05 512 150 240 196608 20.1121 6.7072 54.4179 209.073 290.53 290.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 3.2e-05 512 380 240 548864 28.4879 13.3301 153.647 417.894 613.576 613.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1600 3.2e-05 512 140 384 591872 24.3589 13.3609 91.4709 419.253 548.625 548.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 6.4e-05 4096 340 1872 249344 92.7159 55.5889 4606.5 1677.13 6432.07 6432.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1290 0.001024 2048 300 384 16128 1.65453 26.3885 52.2772 80.374 80.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 320 6.4e-05 2048 107 3456 12288 113.102 28.3853 61.8642 832.495 1036.03 1036.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 990 0.000512 1024 140 432 33408 1.43549 1.87562 28.5893 101.367 133.337 133.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 0.000512 1024 290 624 29952 2.3112 1.65888 31.6691 52.2846 88.025 88.1089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 0.000512 1024 420 1440 33600 1.4343 1.6641 25.4357 52.2703 80.875 80.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1350 0.000512 1024 210 4848 34752 1.4336 1.66176 83.7913 52.2717 139.235 139.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 690 6.4e-05 512 150 240 190464 20.0914 6.61878 53.1724 206.213 286.312 286.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 3.2e-05 512 380 240 546816 28.3185 13.273 153.992 416.275 612.074 612.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1600 3.2e-05 512 140 384 589824 24.4156 13.3506 120.633 418.316 576.909 577.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 6.4e-05 4096 340 1872 248832 92.4468 55.5867 4600.43 1672.94 6421.55 6421.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.001024 2048 300 384 16240 1.66445 15.5411 52.4315 69.6909 69.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 6.4e-05 2048 107 3456 14080 113.705 28.3588 126.184 837.871 1106.32 1106.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 990 0.000512 1024 140 432 33600 1.44794 1.88416 24.605 101.469 129.48 129.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 0.000512 1024 290 624 30240 2.31622 1.65987 20.2753 52.3449 76.6955 76.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 0.000512 1024 420 1440 33920 1.4496 1.66298 45.7129 52.4322 101.33 101.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000512 1024 210 4848 34960 1.44589 1.66502 152.46 52.4308 208.08 208.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 6.4e-05 512 150 240 197120 20.1964 6.72973 30.2161 209.615 266.973 267.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 3.2e-05 512 380 240 550400 28.5348 13.3857 97.9869 418.996 559.121 559.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1600 3.2e-05 512 140 384 592640 24.3776 13.3879 136.367 418.975 593.296 593.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 6.4e-05 4096 340 1872 249280 93.1349 55.7173 3844.71 1675.45 5669.17 5669.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.001024 2048 300 384 16160 1.66093 10.1765 52.3678 64.2563 64.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 6.4e-05 2048 107 3456 12800 113.66 28.375 76.3932 838.78 1057.39 1057.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 990 0.000512 1024 140 432 33440 1.44029 1.88621 24.2512 101.507 129.157 129.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1160 0.000512 1024 290 624 30080 2.30397 1.65066 13.7242 52.2272 70.0049 70.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 0.000512 1024 420 1440 33760 1.43536 1.66646 30.2905 52.4334 85.8972 85.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000512 1024 210 4848 34880 1.43578 1.66368 99.9373 52.4234 155.535 155.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 690 6.4e-05 512 150 240 194560 20.4194 6.72304 43.2211 209.829 280.405 280.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 3.2e-05 512 380 240 547840 28.6784 13.3709 77.0252 419.411 538.7 538.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1600 3.2e-05 512 140 384 591360 24.3967 13.3728 89.4596 419.39 546.803 546.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 6.4e-05 4096 340 1872 248960 92.8596 55.6659 3741.04 1677.72 5567.42 5567.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1290 0.001024 2048 300 384 16080 1.65472 24.6375 52.2113 78.5558 78.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 6.4e-05 2048 107 3456 11520 113.902 28.3256 56.0662 834.628 1033.11 1033.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 990 0.000512 1024 140 432 33360 1.4417 1.88678 24.3907 101.54 129.332 129.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1160 0.000512 1024 290 624 30240 2.3249 1.66195 11.7339 52.4472 68.2708 68.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 0.000512 1024 420 1440 33840 1.44451 1.66541 25.0185 52.4414 80.6442 80.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000512 1024 210 4848 34800 1.44595 1.66662 82.0279 52.4329 137.655 137.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 690 6.4e-05 512 150 240 192000 20.0589 6.62733 42.3667 206.223 275.496 275.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 3.2e-05 512 380 240 545280 28.8468 13.3484 141.189 417.321 600.931 601.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1600 3.2e-05 512 140 384 587520 24.4505 13.3529 74.1016 417.306 529.4 529.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 6.4e-05 4096 340 1872 248640 93.1905 55.7133 3752.25 1674.13 5575.42 5575.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.001024 2048 300 384 16224 1.65683 20.0233 52.4604 74.1946 74.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 6.4e-05 2048 107 3456 13824 113.422 28.3013 173.949 837.311 1153.17 1153.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000512 1024 140 432 33600 1.44336 1.88819 20.3141 101.555 125.271 125.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 0.000512 1024 290 624 30336 2.31434 1.6687 28.9228 52.5313 85.5446 85.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 0.000512 1024 420 1440 33888 1.44237 1.66701 65.0924 52.5122 120.786 120.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000512 1024 210 4848 34944 1.44154 1.66637 215.654 52.5107 271.345 271.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 6.4e-05 512 150 240 193536 20.195 6.69219 41.1327 208.433 276.661 276.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 3.2e-05 512 380 240 549888 28.4088 13.3596 126.154 418.701 586.834 587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1600 3.2e-05 512 140 384 591360 24.2953 13.3571 187.643 418.696 644.171 644.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 6.4e-05 4096 340 1872 249216 92.5804 55.6668 3044.85 1676.92 4870.17 4870.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.001024 2048 300 384 16128 1.65462 12.7877 52.3164 66.808 66.8676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 6.4e-05 2048 107 3456 12288 113.15 28.2651 98.198 833.141 1072.95 1073.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.000512 1024 140 432 33408 1.43549 1.88125 12.2446 101.346 116.978 117.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 0.000512 1024 290 624 29952 2.31171 1.66166 18.0788 52.3194 74.4795 74.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 0.000512 1024 420 1440 33600 1.43466 1.65907 40.595 52.306 96.0671 96.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000512 1024 210 4848 34752 1.43414 1.66221 134.039 52.3075 189.515 189.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 690 6.4e-05 512 150 240 190464 20.0452 6.61786 27.121 206.358 260.355 260.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 3.2e-05 512 380 240 546816 28.1844 13.271 92.3789 416.576 550.622 550.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1600 3.2e-05 512 140 384 589824 24.3694 13.3509 121.164 418.62 577.69 577.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 6.4e-05 4096 340 1872 248832 92.3482 55.5991 1906.85 1674.19 3729.13 3729.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.001024 2048 300 384 16128 1.66006 11.4196 52.4568 65.5894 65.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 6.4e-05 2048 107 3456 9216 113.383 28.0011 59.4607 829.319 1030.35 1030.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 990 0.000512 1024 140 432 33408 1.44086 1.88621 37.5925 101.606 142.597 142.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1160 0.000512 1024 290 624 29952 2.30266 1.64906 15.2039 52.137 71.398 71.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 0.000512 1024 420 1440 33696 1.43974 1.67322 32.8673 52.5192 88.5691 88.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.000512 1024 210 4848 34848 1.44096 1.66822 109.029 52.5156 164.723 164.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 690 6.4e-05 512 150 240 184320 20.2564 6.57795 22.7416 204.374 254.158 254.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 3.2e-05 512 380 240 543744 28.1482 13.2061 100.371 414.642 556.58 556.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1600 3.2e-05 512 140 384 589824 24.2679 13.3345 99.0267 417.716 554.529 554.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 6.4e-05 4096 340 1872 248832 92.705 55.6503 5466.97 1676.88 7292.35 7292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1290 0.001024 2048 300 384 15936 1.64883 34.1934 52.0083 87.9035 87.9627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 6.4e-05 2048 107 3456 6144 113.634 27.9301 34.7836 824.305 1000.84 1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 990 0.000512 1024 140 432 33408 1.44179 1.88134 35.9666 101.473 140.834 140.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1160 0.000512 1024 290 624 29184 2.30784 1.64733 12.835 51.8805 68.7691 68.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 0.000512 1024 420 1440 33408 1.4377 1.66698 27.7704 52.3928 83.3388 83.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.000512 1024 210 4848 34560 1.44038 1.66982 91.5354 52.3864 147.108 147.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 690 6.4e-05 512 150 240 184320 20.5728 6.61789 54.9841 206.224 288.61 288.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 3.2e-05 512 380 240 540672 28.081 13.1277 90.5323 412.117 544.072 544.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1600 3.2e-05 512 140 384 583680 24.4372 13.2833 83.0137 416.23 537.147 537.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 6.4e-05 4096 340 1872 248832 92.5146 55.5916 5497.93 1673.07 7319.24 7319.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.001024 2048 300 384 16240 1.66138 19.9188 52.4776 74.1091 74.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 6.4e-05 2048 107 3456 12544 113.923 28.4087 147.038 836.574 1126.13 1126.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000512 1024 140 432 33600 1.55434 1.8903 19.1854 101.515 124.215 124.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 0.000512 1024 290 624 30240 2.32669 1.66912 26.6111 52.4921 83.2054 83.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 0.000512 1024 420 1440 33936 1.4472 1.67024 60.2734 52.4784 115.939 116.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000512 1024 210 4848 34944 1.44442 1.66653 199.229 52.4776 254.888 254.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 6.4e-05 512 150 240 197120 20.1349 6.72896 38.0948 209.282 274.449 274.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 3.2e-05 512 380 240 548352 28.6138 13.3763 104.823 418.324 565.348 565.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1600 3.2e-05 512 140 384 591360 24.3837 13.3758 175.345 418.329 631.619 631.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 6.4e-05 4096 340 1872 249088 92.9098 55.7004 2813.79 1675.37 4637.91 4638.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.001024 2048 300 384 16128 1.65674 0 52.3278 53.9993 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.001024 2048 300 384 16128 1.66435 10.9255 52.473 65.1146 65.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 6.4e-05 2048 107 3456 10752 114.206 28.3317 65.265 836.868 1044.86 1045.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.000512 1024 140 432 33264 1.5967 1.86982 10.0575 100.205 113.8 113.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 0.000512 1024 290 624 29568 2.30224 1.62883 13.8294 51.7359 69.6016 69.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 0.000512 1024 420 1440 33600 1.4376 1.64643 31.0042 52.1804 86.3383 86.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000512 1024 210 4848 34608 1.43776 1.65069 102.476 52.172 157.811 157.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 6.4e-05 512 150 240 193536 20.4285 6.73258 22.1869 209.351 258.906 259.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 3.2e-05 512 380 240 548352 28.6322 13.3769 75.9851 418.392 536.604 536.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1600 3.2e-05 512 140 384 591360 24.3781 13.3769 93.9144 418.382 550.235 550.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 6.4e-05 4096 340 1872 248640 92.9424 55.7273 1471.98 1673.56 3294.35 3294.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.001024 2048 300 384 15904 1.64592 9.77904 52.0688 63.5479 63.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 320 6.4e-05 2048 107 3456 7168 113.596 27.9393 40.5553 828.157 1010.43 1010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 990 0.000512 1024 140 432 33152 1.43155 1.86499 32.7332 100.198 136.299 136.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 0.000512 1024 290 624 29568 2.31216 1.65101 12.6385 52.1607 68.8609 68.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 0.000512 1024 420 1440 33152 1.43091 1.6743 27.8651 52.1476 83.1878 83.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.000512 1024 210 4848 34496 1.4336 1.65069 91.9645 52.1476 147.271 147.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 690 6.4e-05 512 150 240 186368 19.6869 6.5656 19.6943 202.369 248.524 248.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 3.2e-05 512 380 240 530432 29.026 13.1618 85.0929 414.002 541.493 541.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1600 3.2e-05 512 140 384 587776 24.621 13.3448 84.3309 418.804 541.281 541.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 6.4e-05 4096 340 1872 247296 92.8559 55.5952 1329.18 1675.48 3153.25 3153.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.001024 2048 300 384 16192 1.65808 18.5566 52.4035 72.6692 72.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 6.4e-05 2048 107 3456 12288 113.473 28.257 138.89 835.815 1116.62 1116.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000512 1024 140 432 33536 1.52576 1.88122 18.0046 101.477 122.96 123.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 0.000512 1024 290 624 30208 2.31578 1.67677 25.7998 52.4591 82.3539 82.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 0.000512 1024 420 1440 33792 1.44122 1.67136 57.5119 52.4355 113.131 113.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000512 1024 210 4848 34944 1.43942 1.66912 186.627 52.4435 242.25 242.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 6.4e-05 512 150 240 196608 20.0621 6.70768 37.5748 209.094 273.649 273.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 3.2e-05 512 380 240 548864 28.3704 13.3207 104.079 417.944 563.93 564.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1600 3.2e-05 512 140 384 591872 24.3537 13.3544 174.433 419.303 631.632 631.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 6.4e-05 4096 340 1872 249344 92.5477 55.5934 2738.19 1677.35 4563.82 4563.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.001024 2048 300 384 16128 1.65875 12.5235 52.4101 66.6443 66.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 6.4e-05 2048 107 3456 12288 113.424 28.3218 90.1306 836.072 1068.13 1068.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.000512 1024 140 432 33536 1.51962 1.8897 11.4755 101.571 116.524 116.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 0.000512 1024 290 624 30208 2.32336 1.6736 16.8941 52.5404 73.5385 73.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 0.000512 1024 420 1440 33792 1.44237 1.67293 37.1437 52.536 92.8646 92.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000512 1024 210 4848 34816 1.44384 1.67117 117.16 52.5342 172.88 172.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 6.4e-05 512 150 240 196608 20.0653 6.70957 24.3282 209.156 260.472 260.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 3.2e-05 512 380 240 548864 28.3807 13.3304 66.8332 418.026 526.781 526.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1600 3.2e-05 512 140 384 589824 24.3193 13.3284 112.088 418.012 567.93 568.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 6.4e-05 4096 340 1872 248832 92.6541 55.5854 1771.41 1677.33 3597.12 3597.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.001024 2048 300 384 15936 1.64826 10.6449 52.0231 64.3677 64.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 6.4e-05 2048 107 3456 6144 113.627 27.8961 38.8581 824.543 1005.11 1005.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.000512 1024 140 432 33408 1.60154 1.88166 10.1397 101.501 115.196 115.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 0.000512 1024 290 624 29184 2.30774 1.6447 14.0364 51.8943 69.9891 70.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 0.000512 1024 420 1440 33408 1.4377 1.67107 30.8315 52.3967 86.4069 86.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000512 1024 210 4848 34560 1.4401 1.66835 95.7036 52.398 151.28 151.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 6.4e-05 512 150 240 184320 20.5864 6.61312 19.5461 206.269 253.225 253.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 3.2e-05 512 380 240 540672 28.0891 13.1344 55.8734 412.208 509.515 509.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1600 3.2e-05 512 140 384 583680 24.4443 13.2844 93.3019 416.317 547.529 547.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 6.4e-05 4096 340 1872 248832 92.5431 55.5943 1494.01 1673.47 3315.75 3315.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.001024 2048 300 384 15872 1.64797 10.0682 52.0333 63.8039 63.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 320 6.4e-05 2048 107 3456 8192 114.269 28.3018 45.9769 835.967 1024.7 1024.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 0.000512 1024 140 432 32768 1.58534 1.85808 8.33894 100.01 111.866 111.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 0.000512 1024 290 624 28672 2.28755 1.61456 12.3957 51.3014 67.7062 67.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 0.000512 1024 420 1440 33280 1.42774 1.64864 27.0436 51.9766 82.1706 82.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000512 1024 210 4848 34304 1.43056 1.64768 84.1189 51.9767 139.244 139.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 6.4e-05 512 150 240 196608 20.0977 6.7072 19.9088 209.098 256.019 256.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 3.2e-05 512 380 240 540672 29.0356 13.3304 65.2466 417.817 525.645 525.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1600 3.2e-05 512 140 384 589824 24.3241 13.3257 83.4112 417.807 539.049 539.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 6.4e-05 4096 340 1872 247808 92.5727 55.5592 1309.68 1671.36 3129.32 3129.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.001024 2048 300 384 16200 1.65478 19.1181 52.4085 73.2358 73.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 6.4e-05 2048 107 3456 11520 113.885 28.312 128.069 834.611 1105.06 1105.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000512 1024 140 432 33408 1.56317 1.88621 17.716 101.407 122.644 122.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 0.000512 1024 290 624 30240 2.32006 1.66045 25.2613 52.3795 81.729 81.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 0.000512 1024 420 1440 33840 1.44384 1.6624 56.2722 52.367 111.816 111.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000512 1024 210 4848 34848 1.44384 1.66355 185.86 52.3656 241.407 241.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 6.4e-05 512 150 240 193536 20.0536 6.6601 35.9037 207.223 270.05 270.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 3.2e-05 512 380 240 548352 28.3775 13.3468 100.28 417.294 559.511 559.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1600 3.2e-05 512 140 384 592128 24.3956 13.4943 168.188 418.829 625.096 625.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 6.4e-05 4096 340 1872 248832 92.9298 55.6978 2698.87 1674.91 4522.54 4522.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.001024 2048 300 384 16128 1.65712 13.7487 52.4521 67.9096 67.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 6.4e-05 2048 107 3456 9216 113.414 28.0644 72.189 829.143 1043 1043.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.000512 1024 140 432 33408 1.60163 1.88512 11.948 101.575 117.083 117.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 0.000512 1024 290 624 29952 2.30538 1.64973 17.4539 52.1257 73.6391 73.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 0.000512 1024 420 1440 33696 1.44166 1.67024 39.4004 52.5097 95.0936 95.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000512 1024 210 4848 34848 1.44134 1.67085 130.739 52.5046 186.427 186.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 6.4e-05 512 150 240 184320 20.2506 6.5776 24.0912 204.33 255.462 255.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 3.2e-05 512 380 240 543744 28.1521 13.2047 69.2876 414.552 525.408 525.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1600 3.2e-05 512 140 384 589824 24.2615 13.3325 117.085 417.629 572.494 572.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 6.4e-05 4096 340 1872 248832 92.6285 55.6545 1857.62 1676.49 3682.53 3682.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.001024 2048 300 384 15984 1.65274 11.5504 52.2637 65.5195 65.5774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 6.4e-05 2048 107 3456 6912 114.805 28.4809 47.0202 835.708 1026.2 1026.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.000512 1024 140 432 32832 1.59306 1.86496 10.4113 100.082 114.023 114.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 0.000512 1024 290 624 29376 2.29331 1.61155 14.6683 51.4617 70.1391 70.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 0.000512 1024 420 1440 33264 1.43341 1.6433 33.1844 52.0274 88.3607 88.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000512 1024 210 4848 34128 1.43155 1.64566 108.78 52.0275 163.958 164.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 6.4e-05 512 150 240 179712 20.6703 6.58493 20.3863 204.429 252.285 252.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 3.2e-05 512 380 240 539136 29.1252 13.3533 58.7736 417.786 519.255 519.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1600 3.2e-05 512 140 384 587520 24.4581 13.3565 98.876 417.771 554.643 554.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 6.4e-05 4096 340 1872 247104 92.9858 55.6564 1562.4 1671.09 3382.26 3382.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.001024 2048 300 384 15840 1.6471 11.3234 52.0208 65.0452 65.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 320 6.4e-05 2048 107 3456 0 27.6541 0.005696 816.5 844.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.000512 1024 140 432 32832 1.60563 29.5314 10.1119 917.806 959.211 115.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 0.000512 1024 290 624 28800 2.30013 1.62093 14.6922 51.5095 70.2235 70.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 0.000512 1024 420 1440 33408 1.43565 1.65917 33.4781 52.264 88.91 88.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000512 1024 210 4848 34560 1.43363 1.66179 109.59 52.2657 165.024 165.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 6.4e-05 512 150 240 165888 20.5909 6.5384 19.0074 198.191 244.541 244.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 3.2e-05 512 380 240 534528 27.9183 13.0336 57.4444 408.162 506.77 506.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1600 3.2e-05 512 140 384 580608 24.3487 13.187 96.341 414.318 548.381 548.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 6.4e-05 4096 340 1872 246528 92.6329 55.5298 1563.82 1669.87 3381.99 3382.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.001024 2048 300 384 16160 1.65309 0 52.3167 53.9846 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.001024 2048 300 384 16000 1.65069 13.1745 52.1563 67.0329 67.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 6.4e-05 2048 107 3456 10240 114.01 28.2945 80.8808 838.984 1062.36 1062.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.000512 1024 140 432 33280 1.59763 1.88074 12.1391 101.354 117.044 117.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 0.000512 1024 290 624 29440 2.30298 1.64298 17.6676 51.9018 73.6183 73.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 0.000512 1024 420 1440 33600 1.43715 1.66147 40.0961 52.3286 95.5953 95.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000512 1024 210 4848 34560 1.43555 1.66445 132.253 52.3179 187.743 187.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 6.4e-05 512 150 240 184320 20.5602 6.6128 24.5208 206.45 258.359 258.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 3.2e-05 512 380 240 542720 29.023 13.356 70.2893 419.461 532.343 532.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1600 3.2e-05 512 140 384 588800 24.578 13.3509 118.507 419.451 576.068 576.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 6.4e-05 4096 340 1872 248320 92.773 55.59 1891.6 1677.71 3717.82 3717.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.001024 2048 300 384 15840 1.6384 11.2886 51.9012 64.8818 64.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 6.4e-05 2048 107 3456 7680 113.254 28.018 52.0296 824.824 1018.31 1018.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000512 1024 140 432 32640 1.58893 1.86163 9.68566 99.9834 113.192 113.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 0.000512 1024 290 624 29760 2.30259 1.64262 14.9253 51.9699 70.946 71.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 0.000512 1024 420 1440 33120 1.4295 1.64448 33.0953 51.9551 88.1956 88.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000512 1024 210 4848 34080 1.4295 1.64842 108.442 51.9594 163.551 163.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 6.4e-05 512 150 240 184320 20.5962 6.63136 20.4922 206.338 254.272 254.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 3.2e-05 512 380 240 537600 28.3265 13.1482 58.2617 412.318 512.269 512.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1600 3.2e-05 512 140 384 583680 24.6451 13.3386 97.8778 417.459 553.5 553.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 6.4e-05 4096 340 1872 247680 92.4891 55.5909 1549.5 1670.52 3368.23 3368.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.001024 2048 300 384 15680 1.63818 10.5287 51.7278 63.9462 64.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 320 6.4e-05 2048 107 3456 0 28.0235 0.00576 825.596 853.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 0.000512 1024 140 432 32640 1.59539 29.8912 9.33392 925.686 966.664 113.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 0.000512 1024 290 624 29440 2.31238 1.64752 14.134 52.1141 70.3068 70.4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 0.000512 1024 420 1440 33280 1.4295 1.64838 30.9334 52.1024 86.185 86.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000512 1024 210 4848 33920 1.43171 1.64864 100.333 52.1032 155.59 155.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 6.4e-05 512 150 240 184320 20.5899 6.62058 19.7028 206.556 253.68 253.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 3.2e-05 512 380 240 532480 28.6841 13.1332 54.1418 412.694 508.869 509.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1600 3.2e-05 512 140 384 583680 24.8256 13.3606 91.3394 419.553 549.267 549.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 6.4e-05 4096 340 1872 245760 92.2644 55.2926 1441.07 1665.3 3254.05 3254.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1290 0.001024 2048 300 400 16128 1.66426 28.8541 52.4661 83.0369 83.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 6.4e-05 2048 107 3450 17408 112.475 28.3839 167.899 837.818 1146.77 1146.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 990 0.000512 1024 140 450 33344 1.43974 1.88445 27.2443 101.483 132.125 132.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 0.000512 1024 290 600 30208 2.31494 1.66362 21.7192 52.37 78.1689 78.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 0.000512 1024 420 1450 33856 1.43974 1.66893 49.6222 52.4423 105.247 105.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000512 1024 210 4850 34944 1.43907 1.66557 163.932 52.442 219.56 219.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 690 6.4e-05 512 150 250 192512 20.4014 6.70573 50.9524 208.914 287.186 287.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 3.2e-05 512 380 250 546816 28.8286 13.3503 160.756 418.973 622.125 622.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1600 3.2e-05 512 140 400 591872 24.3365 13.3542 152.194 419.377 609.449 609.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 6.4e-05 4096 340 1900 248320 92.7999 55.5991 4466.77 1675.37 6290.68 6290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1290 0.001024 2048 300 400 16064 1.6607 28.6577 52.3812 82.7514 82.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 6.4e-05 2048 107 3450 16384 112.481 28.2638 101.346 835.15 1077.43 1077.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 990 0.000512 1024 140 450 33280 1.43731 1.88518 27.2885 101.439 132.122 132.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 0.000512 1024 290 600 30208 2.31722 1.66918 14.4683 52.4146 70.9702 71.0574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 0.000512 1024 420 1450 33792 1.43862 1.66717 32.1806 52.3982 87.7569 87.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.000512 1024 210 4850 34816 1.4415 1.66912 105.123 52.4003 160.711 160.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 690 6.4e-05 512 150 250 192512 20.4355 6.70614 56.4036 208.934 292.7 292.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 3.2e-05 512 380 250 544768 28.8383 13.3284 160.194 417.631 620.211 620.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1600 3.2e-05 512 140 400 591872 24.3579 13.3571 99.0415 418.991 555.935 556.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 6.4e-05 4096 340 1900 248320 92.9713 55.595 4612.73 1675.99 6437.43 6437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1290 0.001024 2048 300 400 16032 1.66432 28.6878 52.426 82.8298 82.8893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 6.4e-05 2048 107 3450 15360 112.292 28.1344 78.7555 833.18 1052.55 1052.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 990 0.000512 1024 140 450 33024 1.43856 1.87802 27.0988 101.351 131.84 131.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 0.000512 1024 290 600 29952 2.31027 1.66912 30.8353 52.3291 87.2425 87.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 0.000512 1024 420 1450 33600 1.43181 1.66422 26.4947 52.3143 81.9796 82.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.000512 1024 210 4850 34752 1.43702 1.66662 86.3852 52.3147 141.883 141.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 690 6.4e-05 512 150 250 184320 20.6041 6.61725 54.0594 206.382 287.878 288.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 3.2e-05 512 380 250 540672 28.8378 13.2728 158.92 416.621 617.87 618.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1600 3.2e-05 512 140 400 589824 24.4079 13.3457 126.667 418.675 583.287 583.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 6.4e-05 4096 340 1900 247296 93.0211 55.5999 4543.59 1675.14 6367.49 6367.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.001024 2048 300 400 16120 1.66605 15.9953 52.4662 70.1779 70.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 6.4e-05 2048 107 3450 16640 113.142 28.4225 149.901 837.848 1129.5 1129.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 990 0.000512 1024 140 450 33360 1.4455 1.88579 24.9462 101.471 129.821 129.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 0.000512 1024 290 600 30240 2.31811 1.6671 19.9867 52.3454 76.4179 76.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 0.000512 1024 420 1450 33840 1.44608 1.66307 46.4138 52.4311 102.028 102.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000512 1024 210 4850 34960 1.44688 1.66912 153.924 52.4296 209.543 209.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 6.4e-05 512 150 250 192000 20.5857 6.73517 30.8763 209.598 268.011 268.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 3.2e-05 512 380 250 547840 28.7489 13.3839 101.779 418.974 563.106 563.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1600 3.2e-05 512 140 400 591360 24.4678 13.3876 143.115 418.963 600.122 600.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 6.4e-05 4096 340 1900 248320 93.1564 55.7338 2231.61 1675.36 4056 4056.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.001024 2048 300 400 16080 1.66749 10.5554 52.512 64.7864 64.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 6.4e-05 2048 107 3450 15360 113.131 28.3321 89.629 838.701 1069.98 1070.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 990 0.000512 1024 140 450 33280 1.44118 1.88464 24.4725 101.463 129.334 129.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1160 0.000512 1024 290 600 30080 2.30634 1.64822 13.3505 52.222 69.6281 69.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 0.000512 1024 420 1450 33760 1.43981 1.66534 30.2346 52.4252 85.8369 85.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000512 1024 210 4850 34880 1.43997 1.66618 98.9017 52.4235 154.505 154.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 690 6.4e-05 512 150 250 189440 20.8606 6.72173 43.6906 209.813 281.304 281.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 3.2e-05 512 380 250 547840 28.6845 13.3693 80.02 419.364 541.644 541.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1600 3.2e-05 512 140 400 591360 24.4102 13.3666 92.3668 419.354 549.681 549.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 6.4e-05 4096 340 1900 248320 93.0985 55.679 3769.73 1677.64 5596.29 5596.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1290 0.001024 2048 300 400 15960 1.6608 25.2908 52.294 79.3012 79.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 6.4e-05 2048 107 3450 15360 112.975 28.3627 74.8808 835.341 1051.75 1051.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 990 0.000512 1024 140 450 33120 1.44912 1.88826 24.7248 101.519 129.653 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1160 0.000512 1024 290 600 30240 2.32461 1.66298 11.5302 52.5396 68.1613 68.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 0.000512 1024 420 1450 33600 1.4441 1.66803 25.2945 52.4761 80.9548 81.0318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000512 1024 210 4850 34800 1.44179 1.66707 82.6156 52.4733 138.279 138.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 690 6.4e-05 512 150 250 184320 20.6966 6.62938 41.7468 206.401 275.694 275.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 3.2e-05 512 380 250 545280 28.8401 13.351 146.128 417.674 606.212 606.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1600 3.2e-05 512 140 400 587520 24.4504 13.349 77.2696 418.458 533.709 533.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 6.4e-05 4096 340 1900 247680 93.5257 55.7076 3755.79 1675.54 5580.71 5580.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1290 0.001024 2048 300 400 16000 1.66384 25.3481 52.5111 79.5795 79.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 6.4e-05 2048 107 3450 15360 112.973 28.327 65.188 838.951 1045.63 1045.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 990 0.000512 1024 140 450 32960 1.44048 1.87661 24.3528 101.358 129.101 129.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 0.000512 1024 290 600 29440 2.3015 1.64202 9.74723 51.8996 65.6917 65.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 0.000512 1024 420 1450 33600 1.43542 1.65965 21.8311 52.3183 77.3163 77.3973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.000512 1024 210 4850 34560 1.43741 1.664 70.6663 52.3134 126.157 126.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 690 6.4e-05 512 150 250 184320 20.639 6.61914 47.9624 206.428 281.863 282.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 3.2e-05 512 380 250 542720 29.2247 13.3525 143.813 419.411 606.021 606.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1600 3.2e-05 512 140 400 588800 24.5762 13.3556 66.8312 419.393 524.344 524.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 6.4e-05 4096 340 1900 248320 93.0189 55.6031 3965.41 1677.46 5791.63 5791.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.001024 2048 300 400 16128 1.67322 20.7362 52.5478 75.013 75.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 6.4e-05 2048 107 3450 16896 112.66 28.3034 208.598 837.145 1186.9 1187.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.000512 1024 140 450 33312 1.43971 1.88826 20.3362 101.538 125.276 125.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 0.000512 1024 290 600 30336 2.3168 1.66877 27.8014 52.5169 84.4131 84.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 0.000512 1024 420 1450 33792 1.44118 1.66707 64.4995 52.5016 120.182 120.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000512 1024 210 4850 34944 1.44141 1.67117 212.261 52.501 267.95 268.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 6.4e-05 512 150 250 190464 20.4444 6.68957 41.4155 208.392 277.149 277.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 3.2e-05 512 380 250 546816 28.6301 13.3596 127.708 418.608 588.533 588.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1600 3.2e-05 512 140 400 589824 24.4207 13.3633 191.624 418.601 648.2 648.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 6.4e-05 4096 340 1900 248064 92.817 55.6809 3014.02 1676.02 4838.7 4838.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.001024 2048 300 400 16032 1.66093 13.1134 52.3903 67.2173 67.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 6.4e-05 2048 107 3450 15360 112.334 28.1847 119.209 832.65 1092.56 1092.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 0.000512 1024 140 450 33024 1.59485 1.87776 12.5542 101.314 117.411 117.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 0.000512 1024 290 600 29952 2.31091 1.66093 17.3757 52.3047 73.7561 73.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 0.000512 1024 420 1450 33600 1.43488 1.66048 39.934 52.2737 95.3738 95.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000512 1024 210 4850 34752 1.43206 1.66032 130.933 52.2751 186.373 186.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 6.4e-05 512 150 250 184320 20.558 6.6129 26.7541 206.236 260.37 260.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 3.2e-05 512 380 250 540672 28.6785 13.2803 92.6331 416.338 551.148 551.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1600 3.2e-05 512 140 400 589824 24.3907 13.3369 122.752 418.374 579.04 579.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 6.4e-05 4096 340 1900 247296 92.8396 55.5827 1868.74 1673.22 3690.53 3690.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.001024 2048 300 400 15984 1.66182 11.5514 52.4277 65.6938 65.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 6.4e-05 2048 107 3450 13824 112.182 28.0166 87.5363 829.232 1057.15 1057.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 990 0.000512 1024 140 450 33120 1.43981 1.88637 37.2322 101.584 142.216 142.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1160 0.000512 1024 290 600 29952 2.30342 1.64637 14.6054 52.1303 70.7811 70.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 0.000512 1024 420 1450 33696 1.44144 1.66902 32.4618 52.5415 88.1847 88.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000512 1024 210 4850 34848 1.44045 1.66822 107.346 52.5069 163.033 163.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 6.4e-05 512 150 250 184320 20.2475 6.5801 22.6625 204.356 254.055 254.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 3.2e-05 512 380 250 534528 28.8398 13.2031 99.7249 414.601 556.581 556.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1600 3.2e-05 512 140 400 585216 24.5592 13.3356 99.9846 417.677 555.739 555.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 6.4e-05 4096 340 1900 247680 93.032 55.6525 5354.32 1676.82 7179.96 7180.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1290 0.001024 2048 300 400 15936 1.66173 36.6616 52.3792 90.7571 90.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 320 6.4e-05 2048 107 3450 12288 112.082 27.9174 66.1856 824.446 1030.82 1030.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 990 0.000512 1024 140 450 33024 1.44131 1.88262 35.7152 101.505 140.615 140.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1160 0.000512 1024 290 600 29184 2.31002 1.64227 12.2005 51.893 68.1461 68.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 0.000512 1024 420 1450 33408 1.43949 1.66915 27.8145 52.4034 83.4001 83.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000512 1024 210 4850 34560 1.4417 1.66912 90.796 52.3965 146.381 146.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 690 6.4e-05 512 150 250 184320 20.5919 6.61722 55.433 206.26 289.117 289.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 3.2e-05 512 380 250 528384 29.0346 13.1342 89.7316 412.19 544.306 544.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1600 3.2e-05 512 140 400 583680 24.4538 13.2777 85.3541 416.288 539.565 539.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 6.4e-05 4096 340 1900 247296 93.0738 55.5885 5322.34 1673.35 7144.49 7144.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.001024 2048 300 400 16072 1.66064 19.8508 52.3919 73.9547 74.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 6.4e-05 2048 107 3450 16128 113.146 28.3569 182.689 836.686 1161.07 1161.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 0.000512 1024 140 450 33376 1.44483 1.89133 19.2475 101.52 124.175 124.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 0.000512 1024 290 600 30240 2.3287 1.66848 25.436 52.4946 82.0324 82.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 0.000512 1024 420 1450 33824 1.44384 1.66851 59.2252 52.4798 114.888 114.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000512 1024 210 4850 34944 1.44787 1.66502 195.201 52.4816 250.866 250.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 6.4e-05 512 150 250 189952 20.7411 6.732 37.2527 209.306 274.251 274.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 3.2e-05 512 380 250 544768 28.9018 13.3862 105.888 418.376 566.775 566.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1600 3.2e-05 512 140 400 589568 24.4894 13.3709 177.228 418.372 633.65 633.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 6.4e-05 4096 340 1900 248192 93.1233 55.7019 2783.33 1675.43 4607.73 4607.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.001024 2048 300 400 16016 1.66006 12.882 52.386 66.9807 67.0453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 6.4e-05 2048 107 3450 14336 113.378 28.3067 103.415 836.721 1082.01 1082.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 0.000512 1024 140 450 33152 1.43565 1.87597 11.9252 101.289 116.597 116.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 0.000512 1024 290 600 29568 2.30352 1.64659 15.8718 51.9617 71.8871 71.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 0.000512 1024 420 1450 33600 1.43584 1.65683 37.2676 52.2497 92.6825 92.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000512 1024 210 4850 34720 1.43389 1.65478 123.159 52.2532 178.574 178.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 6.4e-05 512 150 250 186368 20.5378 6.64166 24.7105 206.912 259.017 259.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 3.2e-05 512 380 250 544768 28.8451 13.3664 87.7334 418.358 548.517 548.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1600 3.2e-05 512 140 400 587776 24.6335 13.3649 117.367 418.348 573.897 574.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 6.4e-05 4096 340 1900 247296 93.0713 55.6595 1766.01 1673.09 3587.96 3588.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.001024 2048 300 400 15960 1.66093 11.157 52.3787 65.2504 65.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 6.4e-05 2048 107 3450 16128 113.16 28.3689 95.8697 836.83 1074.42 1074.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 0.000512 1024 140 450 32928 1.59539 1.86928 9.87978 100.163 113.578 113.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 0.000512 1024 290 600 29568 2.30326 1.62746 13.3883 51.7344 69.1585 69.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 0.000512 1024 420 1450 33264 1.43731 1.6504 30.3231 52.1803 85.6607 85.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000512 1024 210 4850 34608 1.4377 1.64864 100.59 52.1716 155.919 156.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 6.4e-05 512 150 250 182784 21.3063 6.72381 20.9823 209.342 258.57 258.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 3.2e-05 512 380 250 537600 29.5044 13.3761 75.6786 418.37 537.143 537.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1600 3.2e-05 512 140 400 585984 24.7265 13.3731 94.916 418.363 551.567 551.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 6.4e-05 4096 340 1900 247296 93.3171 55.7396 1453.64 1673.38 3276.23 3276.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.001024 2048 300 400 15904 1.66051 9.99219 52.3821 64.0867 64.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 320 6.4e-05 2048 107 3450 7168 113.594 28.1506 39.7952 827.378 1009.1 1009.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 990 0.000512 1024 140 450 32704 1.43155 1.86349 32.5038 100.147 136.017 136.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 0.000512 1024 290 600 29568 2.31453 1.64912 12.0711 52.1083 68.2433 68.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 0.000512 1024 420 1450 33152 1.43018 1.65402 27.6893 52.1044 82.951 83.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.000512 1024 210 4850 34496 1.4303 1.65021 90.1505 52.0951 145.401 145.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 690 6.4e-05 512 150 250 172032 20.8038 6.5657 18.3062 202.174 248.056 248.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 3.2e-05 512 380 250 530432 29.0319 13.1686 85.8074 413.608 541.83 542.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1600 3.2e-05 512 140 400 587776 24.6222 13.3448 85.6214 418.398 542.174 542.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 6.4e-05 4096 340 1900 247296 92.921 55.581 1309.1 1673.62 3131.35 3131.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.001024 2048 300 400 16064 1.6625 19.1055 52.3849 73.2041 73.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 6.4e-05 2048 107 3450 16384 112.562 28.2597 183.788 835.187 1159.99 1160.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 0.000512 1024 140 450 33280 1.59539 1.88672 18.2042 101.439 123.198 123.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 0.000512 1024 290 600 30208 2.31514 1.66992 25.0885 52.4208 81.6031 81.6985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 0.000512 1024 420 1450 33792 1.44192 1.66838 58.1996 52.3999 113.783 113.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000512 1024 210 4850 34816 1.44061 1.66915 186.25 52.3996 241.834 241.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 6.4e-05 512 150 250 192512 20.3729 6.70586 38.3024 209.017 274.613 274.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 3.2e-05 512 380 250 544768 28.6847 13.3263 107.001 417.618 566.844 567.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1600 3.2e-05 512 140 400 591872 24.344 13.355 180.278 418.997 637.163 637.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 6.4e-05 4096 340 1900 248320 92.852 55.6134 2755.09 1675.53 4579.23 4579.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.001024 2048 300 400 16000 1.66419 13.0948 52.4288 67.2393 67.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 6.4e-05 2048 107 3450 16384 112.55 28.2471 119.802 836.137 1096.93 1097.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 0.000512 1024 140 450 33280 1.60698 1.88851 11.921 101.569 117.058 117.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 0.000512 1024 290 600 30208 2.32614 1.66912 16.3501 52.5473 72.9996 73.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 0.000512 1024 420 1450 33792 1.43978 1.67011 37.7115 52.5311 93.4269 93.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000512 1024 210 4850 34816 1.44384 1.67398 120.391 52.5294 176.111 176.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 6.4e-05 512 150 250 188416 20.7173 6.7113 24.6252 209.169 261.437 261.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 3.2e-05 512 380 250 540672 28.9806 13.3215 69.2317 418.058 529.809 529.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1600 3.2e-05 512 140 400 589824 24.3287 13.3304 117.467 418.047 573.363 573.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 6.4e-05 4096 340 1900 247808 92.9072 55.5937 1782.99 1677.99 3609.62 3609.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.001024 2048 300 400 15936 1.65987 11.3746 52.4285 65.5168 65.5753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 320 6.4e-05 2048 107 3450 12288 112.067 27.9859 76.6336 825.235 1042.11 1042.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 0.000512 1024 140 450 33024 1.60182 1.88458 10.2879 101.522 115.37 115.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 0.000512 1024 290 600 29184 2.30989 1.64454 13.7563 51.9434 69.7578 69.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 0.000512 1024 420 1450 33408 1.4377 1.66541 31.7762 52.4506 87.4011 87.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000512 1024 210 4850 34560 1.43968 1.67085 98.6965 52.4421 154.32 154.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 6.4e-05 512 150 250 184320 20.5754 6.61357 20.548 206.443 254.39 254.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 3.2e-05 512 380 250 528384 29.0365 13.1277 57.5505 412.556 512.483 512.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1600 3.2e-05 512 140 400 583680 24.4505 13.2849 97.8606 416.68 552.466 552.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 6.4e-05 4096 340 1900 247296 93.0238 55.6001 1513.46 1675.4 3337.62 3337.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.001024 2048 300 400 15872 1.6617 10.6744 52.3823 64.7711 64.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 320 6.4e-05 2048 107 3450 16384 112.541 28.2851 89.8087 835.703 1066.52 1066.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 0.000512 1024 140 450 32768 1.4295 1.85888 8.76874 99.9599 112.086 112.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 0.000512 1024 290 600 28672 2.29005 1.61792 12.2176 51.2924 67.5209 67.6144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 0.000512 1024 420 1450 33280 1.42813 1.64563 27.6581 51.9757 82.7777 82.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000512 1024 210 4850 34304 1.42752 1.64301 85.398 51.9679 140.508 140.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 6.4e-05 512 150 250 180224 21.3734 6.71328 19.3694 209.067 256.734 256.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 3.2e-05 512 380 250 540672 29.0116 13.3272 68.3196 417.756 528.633 528.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1600 3.2e-05 512 140 400 589824 24.323 13.3282 88.334 417.74 543.908 544.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 6.4e-05 4096 340 1900 245760 93.1057 55.5394 1338.09 1671.07 3157.95 3158.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.001024 2048 300 400 16056 1.66294 20.7012 52.3935 74.8094 74.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 6.4e-05 2048 107 3450 16128 112.777 28.3484 186.11 834.649 1162.07 1162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 0.000512 1024 140 450 33264 1.44352 1.8903 18.8951 101.407 123.708 123.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 0.000512 1024 290 600 30240 2.32179 1.66093 25.8618 52.5088 82.4623 82.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 0.000512 1024 420 1450 33696 1.44589 1.66221 59.3892 52.3736 114.945 115.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000512 1024 210 4850 34848 1.44262 1.66502 195.11 52.376 250.668 250.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 6.4e-05 512 150 250 188928 20.4212 6.66131 38.0354 207.261 272.587 272.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 3.2e-05 512 380 250 543744 28.7529 13.3468 107.896 417.353 567.556 567.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1600 3.2e-05 512 140 400 589824 24.5872 13.3796 181.973 418.891 639.017 639.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 6.4e-05 4096 340 1900 247680 93.254 55.721 2823.42 1675.17 4647.7 4647.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.001024 2048 300 400 15984 1.6624 14.7688 52.3882 68.8736 68.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 6.4e-05 2048 107 3450 13824 112.203 28.0262 113.399 828.739 1082.56 1082.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 0.000512 1024 140 450 33120 1.59939 1.89174 13.1767 101.505 118.245 118.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 0.000512 1024 290 600 29952 2.30746 1.64659 18.2035 52.0992 74.3631 74.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 0.000512 1024 420 1450 33696 1.44179 1.66502 42.4088 52.4686 98.0556 98.1308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000512 1024 210 4850 34848 1.44963 1.66838 139.361 52.4723 195.021 195.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 6.4e-05 512 150 250 184320 20.2684 6.57955 26.8266 204.218 258.11 258.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 3.2e-05 512 380 250 534528 28.84 13.2041 75.6865 414.317 532.269 532.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1600 3.2e-05 512 140 400 585216 24.5803 13.341 128.41 417.389 583.907 584.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 6.4e-05 4096 340 1900 247680 92.9928 55.6482 2003.58 1675.54 3827.9 3828.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.001024 2048 300 400 15768 1.65267 12.4298 52.0342 66.1694 66.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 6.4e-05 2048 107 3450 13824 113.435 28.3281 94.6722 835.533 1072.16 1072.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 0.000512 1024 140 450 32832 1.43203 1.86163 11.1717 100.007 114.547 114.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 0.000512 1024 290 600 29376 2.29501 1.61178 14.9315 51.4576 70.3994 70.4942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 0.000512 1024 420 1450 33264 1.43341 1.6425 34.752 52.0181 89.9156 89.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000512 1024 210 4850 34128 1.43376 1.64125 113.076 52.0177 168.242 168.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 6.4e-05 512 150 250 179712 20.6859 6.58227 21.9848 204.382 253.847 254.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 3.2e-05 512 380 250 539136 29.1317 13.3508 63.6425 417.69 524.024 524.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1600 3.2e-05 512 140 400 587520 24.461 13.3434 107.039 417.676 562.704 562.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 6.4e-05 4096 340 1900 245376 93.4156 55.6483 1634.83 1671.35 3455.38 3455.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.001024 2048 300 400 15840 1.66349 11.8907 52.4193 66.026 66.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 320 6.4e-05 2048 107 3450 9216 111.683 27.7197 62.1874 817.192 1018.96 1019.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 0.000512 1024 140 450 32832 1.59437 1.87392 10.4079 101.382 115.329 115.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 0.000512 1024 290 600 28800 2.29482 1.62202 14.1439 51.5444 69.7108 69.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 0.000512 1024 420 1450 33408 1.43462 1.66445 33.3224 52.3066 88.8009 88.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000512 1024 210 4850 34560 1.43722 1.66138 108.661 52.3067 164.138 164.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 6.4e-05 512 150 250 165888 20.5988 6.53933 19.7051 198.249 245.298 245.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 3.2e-05 512 380 250 516096 29.2864 13.031 57.9437 408.47 508.941 509.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1600 3.2e-05 512 140 400 580608 24.3277 13.1929 100.624 414.636 552.959 553.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 6.4e-05 4096 340 1900 246528 92.7052 55.5376 1558.9 1671.14 3378.41 3378.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.001024 2048 300 400 15480 1.63814 11.9958 51.6166 65.3025 65.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 320 6.4e-05 2048 107 3450 11520 113.917 28.3918 71.4666 835.425 1049.39 1049.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 0.000512 1024 140 450 32400 1.58803 1.85402 9.38198 99.8514 112.749 112.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 0.000512 1024 290 600 28800 2.2705 1.58976 13.3763 50.8458 68.1908 68.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 0.000512 1024 420 1450 32400 1.43178 1.63334 29.8062 51.8021 84.7449 84.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000512 1024 210 4850 33840 1.43101 1.6361 97.877 51.7965 152.812 152.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 6.4e-05 512 150 250 161280 21.5629 6.56989 18.3862 201.269 248.002 248.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 3.2e-05 512 380 250 529920 29.8962 13.3572 69.7556 417.54 530.764 530.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1600 3.2e-05 512 140 400 587520 24.4754 13.3571 93.1446 417.532 548.699 548.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 6.4e-05 4096 340 1900 244800 93.6876 55.6715 1411.45 1670.53 3231.49 3231.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.001024 2048 300 400 16080 1.66474 19.746 52.5184 73.9781 74.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 6.4e-05 2048 107 3450 15360 113.216 28.3264 170.65 838.779 1151.16 1151.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.000512 1024 140 450 33280 1.43782 1.88531 18.2329 101.464 123.092 123.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 0.000512 1024 290 600 30080 2.30413 1.64976 24.7772 52.2314 81.0699 81.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 0.000512 1024 420 1450 33760 1.43936 1.66678 57.8275 52.428 113.436 113.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000512 1024 210 4850 34880 1.44122 1.66298 190.165 52.4291 245.773 245.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 6.4e-05 512 150 250 189440 20.7923 6.9112 37.1536 209.836 274.909 275.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 3.2e-05 512 380 250 547840 28.6425 13.3716 105.58 419.568 567.378 567.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1600 3.2e-05 512 140 400 591360 24.4082 13.3787 176.515 419.416 633.907 634.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 6.4e-05 4096 340 1900 248320 92.8908 55.6852 2735.16 1677.25 4561.13 4561.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.001024 2048 300 400 16000 1.66666 14.3163 52.4691 68.5037 68.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 6.4e-05 2048 107 3450 15360 113.043 28.4327 119.57 838.18 1099.41 1099.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 0.000512 1024 140 450 32960 1.59507 1.87597 12.3621 101.308 117.213 117.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 0.000512 1024 290 600 29440 2.29987 1.64045 16.9158 51.8553 72.8175 72.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 0.000512 1024 420 1450 33600 1.43232 1.66371 39.9258 52.27 95.3664 95.4389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000512 1024 210 4850 34560 1.43117 1.66285 130.078 52.2714 185.512 185.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 6.4e-05 512 150 250 184320 20.5594 6.61894 25.2274 206.255 258.877 259.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 3.2e-05 512 380 250 542720 29.0276 13.3541 72.2035 419.067 533.864 534.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1600 3.2e-05 512 140 400 588800 24.584 13.3591 121.818 419.057 579.004 579.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 6.4e-05 4096 340 1900 248320 92.7764 55.5827 1880.32 1676.07 3704.89 3705.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.001024 2048 300 400 15840 1.65891 11.923 52.2524 65.8866 65.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 6.4e-05 2048 107 3450 7680 113.279 28.203 52.1701 824.709 1018.55 1018.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.000512 1024 140 450 32640 1.59078 1.8657 10.255 100.002 113.786 113.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 0.000512 1024 290 600 29760 2.30426 1.64397 14.6126 51.961 70.6308 70.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 0.000512 1024 420 1450 33120 1.4273 1.64426 33.6627 51.9515 88.761 88.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000512 1024 210 4850 34080 1.43091 1.64611 109.791 51.9528 164.9 164.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 6.4e-05 512 150 250 184320 20.606 6.62829 21.5182 206.321 255.286 255.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 3.2e-05 512 380 250 537600 28.3281 13.1441 61.1888 412.262 515.138 515.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1600 3.2e-05 512 140 400 583680 24.6572 13.3367 102.928 417.399 558.511 558.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 6.4e-05 4096 340 1900 245760 93.0859 55.6019 1584.18 1669.68 3402.69 3402.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.001024 2048 300 400 15680 1.65683 11.2436 52.0795 65.0326 65.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 320 6.4e-05 2048 107 3450 10240 112.596 27.9239 64.6881 825.569 1030.96 1031.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 0.000512 1024 140 450 32640 1.59046 1.8657 9.73744 100.157 113.42 113.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 0.000512 1024 290 600 29440 2.30854 1.65085 14.0434 52.1112 70.2202 70.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 0.000512 1024 420 1450 33280 1.4311 1.65069 31.6047 52.0954 86.8536 86.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000512 1024 210 4850 33920 1.4311 1.64682 101.261 52.0977 156.51 156.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 6.4e-05 512 150 250 184320 20.5937 6.62528 20.5776 206.53 254.537 254.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 3.2e-05 512 380 250 532480 28.7185 13.1338 56.305 412.648 511.017 511.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1600 3.2e-05 512 140 400 583680 24.8408 13.3571 95.458 419.502 553.339 553.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 6.4e-05 4096 340 1900 245760 92.2439 55.296 1450.6 1664.56 3262.84 3262.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.001024 2048 300 400 15600 1.65885 11.3381 52.0865 65.1335 65.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 320 6.4e-05 2048 107 3450 0 28.0371 0.006144 825.829 853.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.000512 1024 140 450 32800 1.60154 29.9092 9.23718 926.025 966.927 113.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 0.000512 1024 290 600 28800 2.32864 1.64646 12.8259 52.2215 69.1233 69.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 0.000512 1024 420 1450 32800 1.4336 1.64509 29.3847 52.2093 84.7446 84.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000512 1024 210 4850 34400 1.43376 1.64669 97.5132 52.211 152.876 152.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 6.4e-05 512 150 250 179200 21.0046 6.63152 18.6783 206.609 253.13 253.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 3.2e-05 512 380 250 537600 28.3241 13.1475 53.5868 412.746 508.019 508.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1600 3.2e-05 512 140 400 576000 24.4077 13.154 88.7161 412.738 539.196 539.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 6.4e-05 4096 340 1900 246400 92.6544 55.5071 1397.56 1668.64 3214.5 3214.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1290 0.001024 2048 300 420 15968 1.66397 26.0163 52.5265 80.2597 80.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 6.4e-05 2048 107 3480 9216 114.198 28.3866 82.7513 838.439 1063.96 1064.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 990 0.000512 1024 140 420 33472 1.44179 1.88826 23.0079 101.524 127.937 128.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 0.000512 1024 290 600 29952 2.3137 1.66298 19.7817 52.4096 76.2664 76.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 0.000512 1024 420 1440 33984 1.43949 1.66707 45.3276 52.4831 100.988 101.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.000512 1024 210 4860 34880 1.43715 1.66979 152.504 52.4813 208.174 208.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 690 6.4e-05 512 150 240 202752 19.6219 6.70653 48.5195 209.074 284.134 284.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 3.2e-05 512 380 240 532480 29.9954 13.3504 145.228 419.288 608.083 608.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1600 3.2e-05 512 140 420 585728 24.6762 13.3549 152.286 419.278 609.779 609.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 6.4e-05 4096 340 1860 249600 92.6279 55.6002 3847.46 1676.61 5672.44 5672.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1290 0.001024 2048 300 420 15936 1.66634 25.9602 52.6055 80.2847 80.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 6.4e-05 2048 107 3480 8192 114.248 28.3302 49.505 835.793 1028.06 1028.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 990 0.000512 1024 140 420 33408 1.44384 1.88416 23.4631 101.542 128.401 128.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 0.000512 1024 290 600 29952 2.31834 1.66912 13.382 52.4515 69.9208 69.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 0.000512 1024 420 1440 33920 1.43974 1.66963 30.1499 52.4477 85.7781 85.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.000512 1024 210 4860 34816 1.43974 1.67456 100.063 52.4372 155.697 155.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 690 6.4e-05 512 150 240 200704 19.7941 6.73456 53.6647 209.088 289.491 289.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 3.2e-05 512 380 240 528384 30.1959 13.3245 143.953 417.942 605.629 605.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1600 3.2e-05 512 140 420 585728 24.6837 13.3534 100.348 419.297 557.868 558.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 6.4e-05 4096 340 1860 249344 92.9027 55.5937 3959.07 1677.53 5785.23 5785.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1290 0.001024 2048 300 420 15840 1.65891 25.8109 52.3157 79.8392 79.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 6.4e-05 2048 107 3480 6144 114.252 28.1805 30.9208 832.532 1006.08 1006.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 990 0.000512 1024 140 420 33216 1.43245 1.87363 23.4533 101.379 128.212 128.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 0.000512 1024 290 600 29568 2.32266 1.66141 11.2858 52.2884 67.6572 67.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 0.000512 1024 420 1440 33792 1.43552 1.66525 24.5647 52.2848 80.0249 80.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.000512 1024 210 4860 34560 1.43594 1.66445 81.1421 52.2678 136.594 136.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 690 6.4e-05 512 150 240 196608 19.6175 6.61517 52.7513 206.363 285.559 285.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 3.2e-05 512 380 240 528384 29.8418 13.2775 143.986 416.281 603.606 603.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1600 3.2e-05 512 140 420 583680 24.7237 13.3427 83.0625 418.324 539.638 539.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 6.4e-05 4096 340 1860 248832 92.6338 55.593 3956.52 1673.71 5778.6 5778.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1290 0.001024 2048 300 420 15872 1.668 25.8669 52.4895 80.0779 80.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 320 6.4e-05 2048 107 3480 8192 114.257 28.2709 35.918 835.365 1014 1014.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 990 0.000512 1024 140 420 33280 1.44189 1.89235 23.5442 101.566 128.516 128.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 0.000512 1024 290 600 29696 2.3384 1.67245 30.8357 52.5026 87.4456 87.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 0.000512 1024 420 1440 33792 1.44589 1.67267 21.3919 52.4964 77.0793 77.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1350 0.000512 1024 210 4860 34816 1.44384 1.67491 70.6715 52.4876 126.349 126.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 690 6.4e-05 512 150 240 196608 20.1544 6.70352 52.1692 208.982 288.228 288.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 3.2e-05 512 380 240 524288 30.4297 13.3321 142.792 417.685 604.46 604.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1600 3.2e-05 512 140 420 581632 24.8594 13.3304 121.089 417.662 577.128 577.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 6.4e-05 4096 340 1860 248832 93.0828 55.5896 3943.29 1675.93 5768.03 5768.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.001024 2048 300 420 15960 1.66707 21.7989 52.4864 76.0061 76.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 6.4e-05 2048 107 3480 8960 114.641 28.451 112.965 837.873 1094.12 1094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 990 0.000512 1024 140 420 33440 1.4423 1.88826 35.4523 101.477 140.331 140.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 0.000512 1024 290 600 29920 2.3209 1.66275 27.0773 52.3446 83.5068 83.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 0.000512 1024 420 1440 34000 1.44554 1.6616 63.9581 52.4291 119.569 119.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.000512 1024 210 4860 34880 1.44506 1.66502 213.393 52.4312 269.007 269.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 690 6.4e-05 512 150 240 204800 19.5818 6.72797 45.7499 209.608 281.887 282.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 3.2e-05 512 380 240 532480 29.8994 13.3831 145.036 418.986 607.527 607.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1600 3.2e-05 512 140 420 584960 24.7888 13.3918 205.812 419.081 663.263 663.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 6.4e-05 4096 340 1860 249600 92.723 55.7258 3003.21 1675.42 4827.22 4827.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.001024 2048 300 420 15920 1.66758 13.7974 52.4795 67.9965 68.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 6.4e-05 2048 107 3480 7680 114.552 28.3242 60.6229 837.864 1041.55 1041.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 990 0.000512 1024 140 420 33280 1.4377 1.88547 35.743 101.484 140.622 140.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1160 0.000512 1024 290 600 29760 2.31373 1.64685 17.4425 52.1677 73.669 73.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 0.000512 1024 420 1440 33920 1.4393 1.66586 39.7783 52.3788 95.3353 95.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.000512 1024 210 4860 34720 1.43856 1.66246 131.647 52.3724 187.195 187.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 690 6.4e-05 512 150 240 204800 19.5804 6.72726 66.2145 209.602 302.338 302.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 3.2e-05 512 380 240 532480 29.8592 13.3678 117.495 418.957 579.893 580.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1600 3.2e-05 512 140 420 583680 24.8283 13.3712 132.31 418.942 589.644 589.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 6.4e-05 4096 340 1860 249600 92.5431 55.6564 5359.4 1675.42 7183.16 7183.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1290 0.001024 2048 300 420 15840 1.66099 37.9214 52.3819 92.0173 92.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 6.4e-05 2048 107 3480 7680 114.762 28.3459 50.3061 834.613 1028.22 1028.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 990 0.000512 1024 140 420 33360 1.44122 1.88826 33.0793 101.458 137.938 138.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1160 0.000512 1024 290 600 29760 2.33126 1.66502 14.7022 52.4459 71.2438 71.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 0.000512 1024 420 1440 33840 1.44547 1.66045 32.4588 52.4321 88.0651 88.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.000512 1024 210 4860 34800 1.44346 1.66704 107.804 52.4331 163.421 163.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 690 6.4e-05 512 150 240 199680 19.4151 6.63171 64.0311 206.224 296.521 296.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 3.2e-05 512 380 240 529920 29.8513 13.3509 103.304 417.325 564.044 564.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1600 3.2e-05 512 140 420 579840 24.8955 13.3536 108.181 417.311 563.933 564.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 6.4e-05 4096 340 1860 248640 92.95 55.708 5306.27 1674.14 7129.21 7129.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1290 0.001024 2048 300 420 15840 1.6647 35.2795 52.5365 89.5318 89.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 6.4e-05 2048 107 3480 5120 114.704 28.3689 29.7358 838.967 1011.95 1012.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 990 0.000512 1024 140 420 32960 1.43434 1.87229 34.4658 101.427 139.273 139.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 0.000512 1024 290 600 29440 2.29933 1.64045 12.7097 51.9024 68.6517 68.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 0.000512 1024 420 1440 33600 1.43379 1.66298 27.4396 52.3303 82.9378 83.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.000512 1024 210 4860 34560 1.43606 1.66243 90.8364 52.3201 146.33 146.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 690 6.4e-05 512 150 240 194560 19.7561 6.61898 57.8193 206.449 290.858 291.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 3.2e-05 512 380 240 532480 29.8714 13.3471 196.517 419.472 659.425 659.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1600 3.2e-05 512 140 420 583680 24.7927 13.353 92.9764 419.467 550.774 550.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 6.4e-05 4096 340 1860 249600 92.4402 55.5849 5309.6 1677.72 7135.48 7135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.001024 2048 300 420 15936 1.66832 20.8022 52.4955 75.0191 75.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 6.4e-05 2048 107 3480 9216 114.448 28.3259 106.432 837.319 1086.71 1086.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 0.000512 1024 140 420 33408 1.59866 1.89046 18.2088 101.549 123.32 123.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 0.000512 1024 290 600 29952 2.32682 1.66534 25.1893 52.5252 81.8176 81.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 0.000512 1024 420 1440 33984 1.4383 1.66502 58.7074 52.5139 114.396 114.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000512 1024 210 4860 34848 1.44384 1.66912 195.841 52.5133 251.536 251.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 6.4e-05 512 150 240 202752 19.4756 6.69398 40.0868 208.434 274.903 275.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 3.2e-05 512 380 240 531456 29.838 13.3649 117.795 418.707 579.922 580.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1600 3.2e-05 512 140 420 583680 24.7447 13.355 188.329 418.7 645.317 645.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 6.4e-05 4096 340 1860 249216 92.5343 55.666 2746.7 1676.69 4571.73 4571.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.001024 2048 300 420 15840 1.66419 12.9846 52.3132 67.0129 67.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 6.4e-05 2048 107 3480 6144 114.216 28.2007 45.8831 832.54 1021.02 1021.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 0.000512 1024 140 420 33216 1.59306 1.90694 11.4471 101.349 116.368 116.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 0.000512 1024 290 600 29568 2.31917 1.66502 16.0874 52.2777 72.4516 72.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 0.000512 1024 420 1440 33792 1.43155 1.66502 36.8465 52.2675 92.2836 92.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000512 1024 210 4860 34560 1.43312 1.65955 121.803 52.2725 177.24 177.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 690 6.4e-05 512 150 240 196608 19.5559 6.6169 27.8303 206.214 260.428 260.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 3.2e-05 512 380 240 528384 29.649 13.2792 88.8726 416.273 548.288 548.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1600 3.2e-05 512 140 420 583680 24.7122 13.3403 125.87 418.327 582.435 582.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 6.4e-05 4096 340 1860 248832 92.3675 55.5858 1728.35 1672.99 3549.44 3549.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.001024 2048 300 420 15840 1.66298 11.2668 52.4845 65.4676 65.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 6.4e-05 2048 107 3480 4608 114.196 28.0863 29.3395 829.18 1000.99 1001.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 990 0.000512 1024 140 420 33120 1.4401 1.8903 30.8033 101.571 135.777 135.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 0.000512 1024 290 600 29376 2.31667 1.64317 12.5542 52.1246 68.7394 68.8405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 0.000512 1024 420 1440 33696 1.44205 1.66819 30.0467 52.5005 85.729 85.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.000512 1024 210 4860 34560 1.44112 1.67219 99.4422 52.4995 155.128 155.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 690 6.4e-05 512 150 240 193536 19.5186 6.57766 22.8343 204.341 253.48 253.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 3.2e-05 512 380 240 525312 29.5758 13.2076 96.0731 414.56 553.629 553.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1600 3.2e-05 512 140 420 580608 24.7862 13.3427 101.465 417.64 557.419 557.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 6.4e-05 4096 340 1860 248832 92.6841 55.6421 1421.9 1676.55 3246.9 3247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.001024 2048 300 420 15744 1.6631 9.90806 52.3633 63.9873 64.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 320 6.4e-05 2048 107 3480 0 27.991 0.005248 825.255 853.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 990 0.000512 1024 140 420 33024 1.44378 29.8772 29.9772 926.746 988.198 134.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1160 0.000512 1024 290 600 29184 2.31059 1.64202 12.3119 52.0091 68.3767 68.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 0.000512 1024 420 1440 33792 1.43792 1.66934 27.3924 52.4452 83.0324 83.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.000512 1024 210 4860 34560 1.43568 1.66912 90.2115 52.4492 145.839 145.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 690 6.4e-05 512 150 240 196608 19.6235 6.61725 52.0632 206.467 284.984 285.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 3.2e-05 512 380 240 516096 30.0172 13.1351 89.0379 412.607 545.012 545.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1600 3.2e-05 512 140 420 577536 24.77 13.2792 90.2306 416.713 545.178 545.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 6.4e-05 4096 340 1860 248832 92.6148 55.5916 4594.19 1675.06 6417.6 6417.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1290 0.001024 2048 300 420 15600 1.65478 31.5064 52.0533 85.27 85.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 320 6.4e-05 2048 107 3480 0 28.1005 0.013856 824.578 852.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 990 0.000512 1024 140 420 32640 1.43763 29.964 30.6335 924.512 986.702 133.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1160 0.000512 1024 290 600 28800 2.31885 1.64243 10.446 51.9601 66.4675 66.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 0.000512 1024 420 1440 33120 1.42954 1.66298 23.2881 51.9454 78.399 78.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.000512 1024 210 4860 34080 1.43267 1.64454 76.8825 51.9581 131.99 132.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 690 6.4e-05 512 150 240 199680 19.3977 6.62816 54.7061 206.421 287.366 287.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 3.2e-05 512 380 240 522240 29.5323 13.1482 84.5617 412.248 539.705 539.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1600 3.2e-05 512 140 420 576000 25.0727 13.3393 78.8421 417.378 534.823 534.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 6.4e-05 4096 340 1860 247680 92.5676 55.6177 4556.29 1669.6 6374.22 6374.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.001024 2048 300 420 15904 1.66285 19.5112 52.3806 73.6053 73.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 6.4e-05 2048 107 3480 8960 114.738 28.4055 98.9771 836.547 1078.86 1079.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 0.000512 1024 140 420 33488 1.60522 1.89578 16.9114 101.512 121.998 122.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 0.000512 1024 290 600 30016 2.33046 1.67056 23.8476 52.4897 80.4432 80.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 0.000512 1024 420 1440 33936 1.44349 1.66675 55.8531 52.4763 111.513 111.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000512 1024 210 4860 34832 1.44787 1.66515 185.956 52.478 241.623 241.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 6.4e-05 512 150 240 204288 19.5788 6.72768 39.7367 209.273 275.531 275.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 3.2e-05 512 380 240 530432 30.0256 13.3738 102.839 418.311 564.763 564.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1600 3.2e-05 512 140 420 584192 24.7633 13.3741 186.348 418.313 642.982 643.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 6.4e-05 4096 340 1860 249536 92.7243 55.7124 2636.24 1675.16 4459.98 4460.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.001024 2048 300 420 15792 1.65898 12.9418 52.2277 66.8817 66.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 6.4e-05 2048 107 3480 7168 114.626 28.3468 52.068 836.691 1031.92 1032.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 0.000512 1024 140 420 33152 1.59334 1.87392 11.085 101.352 115.979 116.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 0.000512 1024 290 600 29568 2.31024 1.64618 15.0328 51.9619 71.0588 71.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 0.000512 1024 420 1440 33600 1.43542 1.65488 35.2082 52.2429 90.6149 90.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000512 1024 210 4860 34496 1.43626 1.65472 117.238 52.2481 172.652 172.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 6.4e-05 512 150 240 200704 19.406 6.64387 25.6087 206.906 258.78 258.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 3.2e-05 512 380 240 530432 29.9679 13.3585 66.4557 418.342 528.344 528.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1600 3.2e-05 512 140 420 584192 24.7342 13.3622 119.354 418.327 575.969 576.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 6.4e-05 4096 340 1860 249088 92.4218 55.6708 1679.03 1673.06 3500.32 3500.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.001024 2048 300 420 15792 1.66141 10.8628 52.4278 65.0047 65.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 6.4e-05 2048 107 3480 5376 115.106 28.3505 33.6567 837.626 1014.93 1015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 0.000512 1024 140 420 32928 1.59702 1.87187 9.40912 100.247 113.196 113.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 0.000512 1024 290 600 28896 2.31434 1.63238 13.0124 51.7824 68.8476 68.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 0.000512 1024 420 1440 33600 1.4377 1.64659 29.7523 52.2232 85.1332 85.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000512 1024 210 4860 34272 1.43968 1.64739 97.5295 52.2218 152.913 152.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 6.4e-05 512 150 240 204288 19.5797 6.72992 22.2746 209.545 258.342 258.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 3.2e-05 512 380 240 526848 30.2486 13.3838 75.2201 418.771 537.842 538.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1600 3.2e-05 512 140 420 580608 24.9887 13.379 100.692 418.762 558.013 558.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 6.4e-05 4096 340 1860 248640 92.9868 55.7403 1415.79 1674.94 3239.59 3239.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.001024 2048 300 420 15680 1.65683 10.1991 52.2801 64.1903 64.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 320 6.4e-05 2048 107 3480 0 27.9177 0.006144 828.112 856.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 0.000512 1024 140 420 32704 1.60154 29.784 8.53254 928.24 968.317 112.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 0.000512 1024 290 600 29568 2.31219 1.64771 11.3841 52.1636 67.6071 67.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 0.000512 1024 420 1440 33152 1.42947 1.65261 25.8383 52.1497 81.1408 81.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000512 1024 210 4860 34048 1.43155 1.65142 84.7141 52.147 140.022 140.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 690 6.4e-05 512 150 240 186368 19.6865 6.5672 19.4134 202.377 248.255 248.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 3.2e-05 512 380 240 516096 30.159 13.1744 67.3196 414.017 524.887 525.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1600 3.2e-05 512 140 420 580608 24.9132 13.355 87.4566 418.811 544.724 544.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 6.4e-05 4096 340 1860 249088 92.2649 55.5892 1249.29 1675.29 3072.57 3072.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.001024 2048 300 420 15680 1.66314 8.58893 52.4306 62.735 62.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 320 6.4e-05 2048 107 3480 0 27.7096 0.004736 818.653 846.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 990 0.000512 1024 140 420 33040 1.44355 29.5973 27.6391 920.064 978.901 132.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 0.000512 1024 290 600 29120 2.30349 1.62816 10.632 51.6355 66.2992 66.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 0.000512 1024 420 1440 33600 1.4385 1.66048 23.0523 52.3735 78.5973 78.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.000512 1024 210 4860 34160 1.44221 1.65888 75.2389 52.3748 130.787 130.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 690 6.4e-05 512 150 240 197120 19.3064 6.58896 19.0497 204.808 249.964 250.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 3.2e-05 512 380 240 501760 30.5456 13.0783 77.9386 409.245 531.024 531.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1600 3.2e-05 512 140 420 573440 24.8417 13.2433 76.5877 415.235 530.096 530.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 6.4e-05 4096 340 1860 248640 92.6358 55.6995 1111.36 1673.16 2932.98 2933.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.001024 2048 300 420 15936 1.66864 19.1096 52.4836 73.3134 73.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 6.4e-05 2048 107 3480 8192 114.311 28.2887 86.122 835.171 1064.08 1064.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 0.000512 1024 140 420 33408 1.60144 1.88019 16.2167 101.445 121.218 121.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 0.000512 1024 290 600 29952 2.3201 1.67146 22.7785 52.4046 79.2833 79.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 0.000512 1024 420 1440 33920 1.4377 1.67011 52.9549 52.3981 108.535 108.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000512 1024 210 4860 34816 1.43814 1.66912 169.873 52.4 225.453 225.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 6.4e-05 512 150 240 200704 19.7387 6.70643 37.8929 208.931 273.484 273.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 3.2e-05 512 380 240 528384 29.9974 13.3319 98.9382 417.61 560.09 560.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1600 3.2e-05 512 140 420 585728 24.6818 13.3612 180.206 418.979 637.407 637.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 6.4e-05 4096 340 1860 249344 92.582 55.6124 2507.79 1675.5 4331.63 4331.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.001024 2048 300 420 15872 1.66957 13.1813 52.5245 67.4264 67.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 6.4e-05 2048 107 3480 8192 114.273 28.2644 59.1823 835.969 1037.88 1038.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 0.000512 1024 140 420 33280 1.60202 1.88742 10.9283 101.626 116.117 116.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 0.000512 1024 290 600 29696 2.32966 1.67315 15.6125 52.5377 72.256 72.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 0.000512 1024 420 1440 33792 1.44301 1.66941 35.5423 52.5324 91.2572 91.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000512 1024 210 4860 34816 1.44355 1.67216 112.83 52.521 168.538 168.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 6.4e-05 512 150 240 196608 20.0644 6.70826 25.4089 209.127 261.52 261.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 3.2e-05 512 380 240 524288 30.2696 13.3284 66.3365 417.972 528.115 528.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1600 3.2e-05 512 140 420 581632 24.7915 13.3303 121.579 417.964 577.851 577.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 6.4e-05 4096 340 1860 248832 92.6668 55.5808 1715.08 1677.12 3540.58 3540.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.001024 2048 300 420 15744 1.6593 11.5405 52.3475 65.6005 65.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 320 6.4e-05 2048 107 3480 0 27.9337 0.004768 825.018 853.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 0.000512 1024 140 420 33024 1.6095 29.8196 9.22019 926.485 967.286 114.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 0.000512 1024 290 600 29184 2.30851 1.64045 13.028 51.9288 69.0036 69.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 0.000512 1024 420 1440 33792 1.43974 1.66758 29.4403 52.4317 85.0511 85.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000512 1024 210 4860 34560 1.43952 1.66992 91.9451 52.4308 147.558 147.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 6.4e-05 512 150 240 196608 19.5985 6.61462 21.1566 206.41 253.986 254.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 3.2e-05 512 380 240 516096 29.9658 13.1277 54.0163 412.481 509.813 509.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1600 3.2e-05 512 140 420 577536 24.751 13.2735 99.405 416.597 554.213 554.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 6.4e-05 4096 340 1860 248832 92.497 55.5991 1420.07 1674.57 3242.87 3242.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.001024 2048 300 420 15616 1.65888 10.8693 52.1916 64.7718 64.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 320 6.4e-05 2048 107 3480 8192 114.288 28.2911 47.1618 836.503 1026.43 1026.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 0.000512 1024 140 420 32768 1.5872 1.85885 8.5552 100.067 112.142 112.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 0.000512 1024 290 600 28672 2.29242 1.61594 12.1994 51.3431 67.5547 67.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 0.000512 1024 420 1440 33280 1.42851 1.64512 26.5177 52.0226 81.684 81.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000512 1024 210 4860 34304 1.43072 1.6425 81.7312 52.0175 136.891 136.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 6.4e-05 512 150 240 196608 20.0929 6.70934 20.0044 209.267 256.283 256.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 3.2e-05 512 380 240 524288 30.3079 13.328 67.83 418.156 529.833 529.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1600 3.2e-05 512 140 420 581632 24.787 13.3255 93.7803 418.139 550.212 550.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 6.4e-05 4096 340 1860 247808 92.5875 55.5578 1314.71 1672.72 3135.7 3135.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.001024 2048 300 420 15680 1.66707 10.5245 52.5298 64.7773 64.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 320 6.4e-05 2048 107 3480 0 27.975 0.005088 825.525 853.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 0.000512 1024 140 420 32640 1.59744 29.8425 7.79709 925.607 964.996 111.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 0.000512 1024 290 600 29440 2.31184 1.64883 11.3356 52.1087 67.5037 67.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 0.000512 1024 420 1440 33280 1.43184 1.64819 24.5781 52.0978 79.8269 79.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000512 1024 210 4860 33920 1.4295 1.64749 74.2639 52.097 129.512 129.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 6.4e-05 512 150 240 184320 20.5845 6.61766 18.8514 206.537 252.799 252.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 3.2e-05 512 380 240 512000 30.3098 13.1333 62.2113 412.651 518.52 518.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1600 3.2e-05 512 140 420 583680 24.8164 13.3609 85.3369 419.515 543.214 543.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 6.4e-05 4096 340 1860 245760 92.2771 55.3022 1189.31 1664.85 3001.87 3001.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1290 0.001024 2048 300 384 16256 1.65728 23.4868 52.4593 77.6562 77.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 6.4e-05 2048 107 3456 10240 114.062 28.3463 90.6632 837.965 1071.22 1071.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 990 0.000512 1024 140 448 33088 1.44064 1.88803 24.3731 101.488 129.263 129.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1160 0.000512 1024 290 640 29440 2.32931 1.66298 20.5716 52.379 77.0469 77.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 0.000512 1024 420 1472 33856 1.44083 1.6736 45.7863 52.4464 101.422 101.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.000512 1024 210 4864 35008 1.44026 1.67318 150.48 52.4492 206.123 206.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 690 6.4e-05 512 150 256 196608 20.0878 6.70883 49.2928 208.95 285.258 285.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 3.2e-05 512 380 256 526336 30.4641 13.3558 148.244 419.046 611.327 611.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1600 3.2e-05 512 140 384 583680 24.8031 14.6678 143.87 419.034 602.569 602.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 6.4e-05 4096 340 1856 249600 92.5387 55.5971 3744.83 1676.18 5569.28 5569.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1290 0.001024 2048 300 384 16192 1.66291 23.3945 52.4175 77.5258 77.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 6.4e-05 2048 107 3456 8192 114.24 28.3642 47.3364 835.959 1026.09 1026.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 990 0.000512 1024 140 448 33024 1.43971 1.88403 24.3087 101.532 129.239 129.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 0.000512 1024 290 640 29440 2.32653 1.66912 13.6994 52.4647 70.26 70.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 0.000512 1024 420 1472 33792 1.43974 1.6688 29.7007 52.4592 85.338 85.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.000512 1024 210 4864 34944 1.4424 1.67117 96.7761 52.4543 152.422 152.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 690 6.4e-05 512 150 256 196608 20.1284 6.7072 54.6569 209.133 290.835 290.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 3.2e-05 512 380 256 524288 30.438 13.3291 147.933 418.025 609.944 610.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1600 3.2e-05 512 140 384 583680 24.8061 13.3572 93.0923 419.382 550.827 550.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 6.4e-05 4096 340 1856 249344 92.874 55.6134 3857.48 1677.13 5683.24 5683.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1290 0.001024 2048 300 384 16128 1.6553 23.3023 52.3258 77.3361 77.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 6.4e-05 2048 107 3456 6144 114.249 28.1589 29.6688 833.308 1005.57 1005.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 990 0.000512 1024 140 448 32832 1.43245 1.87632 24.243 101.392 129.017 129.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 0.000512 1024 290 640 29184 2.32291 1.65914 11.403 52.3285 67.8136 67.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 0.000512 1024 420 1472 33600 1.43421 1.66749 24.6059 52.3174 80.098 80.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.000512 1024 210 4864 34752 1.43629 1.66502 79.79 52.3158 135.288 135.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 690 6.4e-05 512 150 256 190464 20.1206 6.61914 52.5549 206.484 285.99 286.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 3.2e-05 512 380 256 522240 30.2852 13.2795 147.488 416.668 607.942 608.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1600 3.2e-05 512 140 384 580608 24.8913 13.3444 77.5495 418.715 534.686 534.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 6.4e-05 4096 340 1856 248832 92.6437 55.5909 3855.27 1674.56 5678.21 5678.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1290 0.001024 2048 300 384 16128 1.65478 23.3089 52.4052 77.4204 77.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 320 6.4e-05 2048 107 3456 8192 114.267 28.2542 34.5126 835.967 1013.18 1013.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 990 0.000512 1024 140 448 33024 1.44192 1.88621 24.3309 101.63 129.361 129.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 0.000512 1024 290 640 29184 2.34182 1.67117 27.7077 52.5403 84.3629 84.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 0.000512 1024 420 1472 33792 1.44282 1.67251 21.5131 52.5331 77.2329 77.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1350 0.000512 1024 210 4864 34816 1.44352 1.6743 69.0581 52.5223 124.773 124.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 690 6.4e-05 512 150 256 196608 20.1356 6.70966 54.5667 209.134 290.757 290.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 3.2e-05 512 380 256 524288 30.454 13.3286 148.097 417.977 610.072 610.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1600 3.2e-05 512 140 384 581632 24.8598 13.3284 118.165 417.964 574.502 574.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 6.4e-05 4096 340 1856 248832 93.0309 55.5848 3844.02 1677.15 5669.92 5670.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.001024 2048 300 384 16240 1.66429 19.4703 52.4274 73.6172 73.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 6.4e-05 2048 107 3456 10240 114.376 28.3995 122.689 837.87 1103.52 1103.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 990 0.000512 1024 140 448 33040 1.44349 1.88621 35.3577 101.469 140.229 140.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 0.000512 1024 290 640 29280 2.33354 1.66448 27.3396 52.3432 83.7802 83.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 0.000512 1024 420 1472 33840 1.44384 1.66365 62.7676 52.4321 118.38 118.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.000512 1024 210 4864 34960 1.44234 1.66605 204.187 52.4312 259.798 259.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 690 6.4e-05 512 150 256 197120 20.1884 6.73126 45.2523 209.604 281.982 282.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 3.2e-05 512 380 256 524800 30.4755 13.3878 146.33 418.985 609.383 609.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1600 3.2e-05 512 140 384 583680 24.8592 13.3918 189.505 418.973 646.912 647.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 6.4e-05 4096 340 1856 249600 92.7283 55.7158 2878.66 1676.02 4703.26 4703.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.001024 2048 300 384 16160 1.65888 12.2593 52.3224 66.2924 66.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 6.4e-05 2048 107 3456 10240 114.149 28.358 75.7326 837.992 1056.42 1056.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 990 0.000512 1024 140 448 32960 1.43894 1.88483 33.0747 101.418 137.888 137.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1160 0.000512 1024 290 640 29120 2.32109 1.65011 17.4124 52.1729 73.6563 73.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 0.000512 1024 420 1472 33760 1.44122 1.66531 38.4819 52.3778 94.0375 94.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.000512 1024 210 4864 34880 1.4377 1.66707 125.244 52.3804 180.8 180.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 690 6.4e-05 512 150 256 194560 20.3685 6.72826 64.2979 209.636 301.243 301.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 3.2e-05 512 380 256 522240 30.6129 13.3734 117.429 419.013 580.643 580.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1600 3.2e-05 512 140 384 583680 24.8131 13.3687 121.492 419.015 578.873 579.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 6.4e-05 4096 340 1856 249600 92.615 55.6655 4998.82 1676.1 6823.35 6823.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1290 0.001024 2048 300 384 16080 1.65648 33.6628 52.2569 87.6296 87.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 6.4e-05 2048 107 3456 7680 114.756 28.3384 47.2452 835.405 1025.93 1026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 990 0.000512 1024 140 448 32880 1.44109 1.8903 34.9759 101.584 139.963 140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1160 0.000512 1024 290 640 29280 2.34022 1.66448 14.696 52.4879 71.2884 71.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 0.000512 1024 420 1472 33600 1.44384 1.6649 31.6098 52.4832 87.2722 87.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.000512 1024 210 4864 34800 1.4464 1.66662 102.852 52.4741 158.514 158.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 690 6.4e-05 512 150 256 192000 20.0198 6.63622 62.0338 206.402 295.307 295.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 3.2e-05 512 380 256 522240 30.4269 13.3496 102.862 417.678 564.527 564.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1600 3.2e-05 512 140 384 579840 24.8816 13.3476 98.6895 417.667 554.771 554.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 6.4e-05 4096 340 1856 248640 92.9294 55.7206 4965.8 1676.11 6790.7 6790.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1290 0.001024 2048 300 384 16000 1.65069 31.7972 52.1155 85.6156 85.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 6.4e-05 2048 107 3456 10240 113.995 28.3212 53.8386 838.274 1034.62 1034.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 990 0.000512 1024 140 448 32640 1.43565 1.87488 30.9394 101.314 135.637 135.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1160 0.000512 1024 290 640 28800 2.31034 1.64582 12.8268 51.8615 68.7446 68.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 0.000512 1024 420 1472 33600 1.4368 1.66464 27.3653 52.2762 82.8138 82.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.000512 1024 210 4864 34560 1.43606 1.66346 87.6036 52.2763 143.062 143.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 690 6.4e-05 512 150 256 184320 20.5713 6.62448 55.9265 206.278 289.62 289.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 3.2e-05 512 380 256 522240 30.6117 13.355 195.942 419.114 659.237 659.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1600 3.2e-05 512 140 384 583680 24.7923 13.3587 86.5183 419.116 543.972 544.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 6.4e-05 4096 340 1856 249600 92.4618 55.5807 5001.77 1676.87 6826.83 6826.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1290 0.001024 2048 300 384 16000 1.65702 33.407 52.218 87.3336 87.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 320 6.4e-05 2048 107 3456 0 27.9378 0.01264 824.469 852.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 990 0.000512 1024 140 448 32800 1.45443 29.8301 34.4216 925.935 991.802 139.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 0.000512 1024 290 640 28800 2.32102 1.64038 11.9001 51.9071 67.8692 67.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 0.000512 1024 420 1472 33600 1.44938 1.68211 24.5472 52.4321 80.1805 80.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.000512 1024 210 4864 34800 1.44461 1.66502 79.9264 52.4337 135.543 135.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 690 6.4e-05 512 150 256 192000 20.0041 6.62979 76.8308 206.361 310.039 310.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 3.2e-05 512 380 256 512000 30.3822 13.1573 206.435 412.214 662.405 662.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1600 3.2e-05 512 140 384 576000 24.9707 13.3188 77.2567 416.502 532.23 532.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 6.4e-05 4096 340 1856 248000 93.2141 55.7006 5145.9 1674.58 6969.53 6969.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.001024 2048 300 384 16224 1.65802 18.4278 52.402 72.5388 72.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 6.4e-05 2048 107 3456 9216 114.406 28.3423 101.784 836.39 1081.11 1081.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.000512 1024 140 448 33120 1.44419 1.88835 18.0579 101.503 122.967 123.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 0.000512 1024 290 640 29376 2.33197 1.66912 25.313 52.4721 81.8887 81.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 0.000512 1024 420 1472 33792 1.43984 1.66912 58.0032 52.4537 113.639 113.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000512 1024 210 4864 34944 1.44173 1.66912 189.19 52.4582 244.831 244.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 6.4e-05 512 150 256 196608 19.9465 6.6887 40.2206 208.212 275.277 275.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 3.2e-05 512 380 256 525312 30.2974 13.3588 119.243 418.244 581.358 581.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1600 3.2e-05 512 140 384 582144 24.8517 13.3571 174.172 418.23 630.793 630.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 6.4e-05 4096 340 1856 249216 92.5798 55.6689 2645.37 1674.53 4468.28 4468.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.001024 2048 300 384 16128 1.65421 11.7161 52.2878 65.71 65.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 6.4e-05 2048 107 3456 6144 114.256 28.1496 43.2495 832.659 1018.5 1018.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 0.000512 1024 140 448 32832 1.5913 1.87456 11.7504 101.384 116.673 116.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 0.000512 1024 290 640 29184 2.32518 1.66458 15.9867 52.2854 72.3677 72.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 0.000512 1024 420 1472 33600 1.4336 1.66093 36.1894 52.2751 91.6287 91.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000512 1024 210 4864 34752 1.43565 1.66285 117.669 52.2774 173.116 173.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 690 6.4e-05 512 150 256 190464 20.0534 6.61466 27.7365 206.24 260.852 261.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 3.2e-05 512 380 256 522240 30.0832 13.2772 89.8271 416.344 549.746 549.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1600 3.2e-05 512 140 384 580608 24.884 13.3386 116.049 418.39 572.843 572.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 6.4e-05 4096 340 1856 248832 92.3597 55.5948 1656.44 1673.23 3477.77 3477.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.001024 2048 300 384 16128 1.6576 9.66512 52.4079 63.7862 63.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 6.4e-05 2048 107 3456 4608 114.218 28.0634 27.329 828.56 998.355 998.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 990 0.000512 1024 140 448 32832 1.44144 1.89008 30.8997 101.532 135.835 135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 0.000512 1024 290 640 28800 2.3224 1.64454 12.8792 52.0911 69.0354 69.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 0.000512 1024 420 1472 33696 1.44288 1.66768 29.8084 52.464 85.4541 85.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.000512 1024 210 4864 34848 1.44384 1.6673 95.9095 52.4649 151.558 151.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 690 6.4e-05 512 150 256 184320 20.2576 6.57613 22.4294 204.187 253.657 253.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 3.2e-05 512 380 256 516096 30.2886 13.1994 88.389 414.262 546.349 546.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1600 3.2e-05 512 140 384 580608 24.7874 13.3304 93.4961 417.334 549.13 549.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 6.4e-05 4096 340 1856 248832 92.6811 55.7056 1366.81 1675.93 3191.27 3191.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.001024 2048 300 384 15936 1.64864 9.12544 52.0104 62.8344 62.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 320 6.4e-05 2048 107 3456 0 27.9251 0.006144 824.279 852.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 990 0.000512 1024 140 448 32640 1.44288 29.8131 29.795 925.706 986.912 134.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1160 0.000512 1024 290 640 28416 2.32621 1.64051 12.0514 51.9515 68.0658 68.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 0.000512 1024 420 1472 33408 1.44016 1.67274 26.0845 52.3849 81.6723 81.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.000512 1024 210 4864 34560 1.43974 1.66912 85.0765 52.3852 140.645 140.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 690 6.4e-05 512 150 256 184320 20.573 6.61187 20.6895 206.22 254.311 254.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 3.2e-05 512 380 256 516096 29.9988 13.1244 90.5045 412.112 545.95 546.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1600 3.2e-05 512 140 384 577536 24.7596 13.282 81.9849 416.224 536.436 536.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 6.4e-05 4096 340 1856 248832 92.633 55.5971 4342.15 1673.42 6163.94 6164.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.001024 2048 300 384 15840 1.64048 7.46086 51.9017 61.0555 61.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 320 6.4e-05 2048 107 3456 0 28.033 0.005952 824.767 852.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 990 0.000512 1024 140 448 32160 1.43562 29.9008 30.4245 924.707 986.625 133.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1160 0.000512 1024 290 640 28800 2.32474 1.65094 10.9236 52.0009 66.9985 67.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 0.000512 1024 420 1472 33120 1.43155 1.64454 23.0477 51.9599 78.174 78.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.000512 1024 210 4864 34080 1.43155 1.64794 73.7233 51.9547 128.828 128.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 690 6.4e-05 512 150 256 184320 20.6026 6.62339 51.8073 206.502 285.747 285.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 3.2e-05 512 380 256 506880 30.6583 13.1454 83.1899 412.318 539.521 539.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1600 3.2e-05 512 140 384 576000 25.0824 13.3349 72.6886 417.453 528.75 528.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 6.4e-05 4096 340 1856 247680 92.5555 55.596 4292.97 1669.91 6111.17 6111.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.001024 2048 300 384 16240 1.66214 17.5186 52.5146 71.747 71.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 6.4e-05 2048 107 3456 8960 114.694 28.3505 93.912 837.225 1074.37 1074.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.000512 1024 140 448 33040 1.44717 1.8903 16.6016 101.554 121.566 121.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 0.000512 1024 290 640 29344 2.34576 1.66397 23.9036 52.528 80.549 80.6441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 0.000512 1024 420 1472 33824 1.44794 1.67411 54.3527 52.5208 110.071 110.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000512 1024 210 4864 34944 1.45014 1.66646 176.464 52.5162 232.171 232.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 6.4e-05 512 150 256 197120 20.1459 6.72829 39.0918 209.441 275.619 275.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 3.2e-05 512 380 256 523264 30.49 13.3725 103.25 418.666 565.991 566.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1600 3.2e-05 512 140 384 582400 24.8829 13.3717 169.114 418.648 626.197 626.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 6.4e-05 4096 340 1856 249536 92.7287 55.7083 2489.26 1676.55 4314.39 4314.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.001024 2048 300 384 16128 1.6512 0 52.3654 54.0322 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.001024 2048 300 384 16128 1.66301 10.012 52.4738 64.2025 64.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 6.4e-05 2048 107 3456 5376 115.131 28.3689 31.2916 836.835 1011.81 1011.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.000512 1024 140 448 32592 1.59722 1.86982 9.16016 100.233 112.932 113.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 0.000512 1024 290 640 28224 2.32896 1.63021 12.502 51.7366 68.3063 68.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 0.000512 1024 420 1472 33264 1.43974 1.64765 28.8569 52.1691 84.1857 84.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000512 1024 210 4864 34608 1.43786 1.64752 94.3215 52.171 149.651 149.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 6.4e-05 512 150 256 193536 20.4251 6.72925 21.5332 209.347 258.244 258.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 3.2e-05 512 380 256 516096 31.0911 13.3716 74.5976 418.381 537.655 537.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1600 3.2e-05 512 140 384 580608 25.0037 13.3755 92.1205 418.366 549.053 549.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 6.4e-05 4096 340 1856 248640 92.9849 55.7204 1346.53 1673.79 3169.16 3169.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.001024 2048 300 384 15904 1.64454 9.18861 52.0689 62.9557 63.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 320 6.4e-05 2048 107 3456 0 28.0596 0.004256 828.103 856.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 0.000512 1024 140 448 32256 1.59949 29.9237 8.28979 928.234 968.209 112.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 0.000512 1024 290 640 28672 2.328 1.64662 11.2099 52.1566 67.4403 67.5333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 0.000512 1024 420 1472 33152 1.4311 1.6488 25.5364 52.1437 80.8335 80.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000512 1024 210 4864 34496 1.43091 1.65008 82.4667 52.1498 137.766 137.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 690 6.4e-05 512 150 256 186368 19.686 6.57034 19.9142 202.365 248.749 248.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 3.2e-05 512 380 256 516096 30.1601 13.3591 68.7593 414.009 526.5 526.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1600 3.2e-05 512 140 384 580608 24.8939 13.3461 80.6124 418.801 537.84 537.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 6.4e-05 4096 340 1856 249088 92.2726 55.6052 1190.5 1675.24 3013.74 3013.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.001024 2048 300 384 15960 1.65389 8.73222 52.369 62.8087 62.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 320 6.4e-05 2048 107 3456 0 27.7996 0.0056 818.653 846.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 990 0.000512 1024 140 448 32480 1.44384 29.6881 27.0444 920.06 978.392 131.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 0.000512 1024 290 640 28000 2.32669 1.6239 9.87165 51.6316 65.5541 65.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 0.000512 1024 420 1472 33040 1.44573 1.6639 22.0566 52.3797 77.6216 77.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.000512 1024 210 4864 34160 1.43994 1.66093 71.9321 52.3762 127.482 127.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 690 6.4e-05 512 150 256 179200 20.7442 6.58861 17.7182 204.81 250.071 250.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 3.2e-05 512 380 256 501760 30.5737 13.0799 79.9498 409.244 533.06 533.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1600 3.2e-05 512 140 384 573440 24.8568 13.2434 70.4961 415.245 524.031 524.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 6.4e-05 4096 340 1856 248640 92.6536 55.7178 1070.68 1673.17 2892.36 2892.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.001024 2048 300 384 16192 1.65725 17.8184 52.3648 71.8919 71.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 6.4e-05 2048 107 3456 8192 114.217 28.2644 84.1649 835.185 1062.02 1062.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.000512 1024 140 448 33024 1.44074 1.88298 16.8629 101.442 121.702 121.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 0.000512 1024 290 640 29440 2.328 1.67094 23.7294 52.4149 80.25 80.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 0.000512 1024 420 1472 33792 1.43834 1.66726 53.3117 52.3968 108.886 108.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000512 1024 210 4864 34944 1.43926 1.66957 169.141 52.4005 224.719 224.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 6.4e-05 512 150 256 196608 20.0672 6.7072 39.0718 208.933 274.99 275.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 3.2e-05 512 380 256 524288 30.2499 13.3259 103.554 417.622 564.964 565.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1600 3.2e-05 512 140 384 583680 24.8225 13.3603 170.491 418.992 627.853 628.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 6.4e-05 4096 340 1856 249344 92.5794 55.6093 2479.21 1675.53 4303.07 4303.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.001024 2048 300 384 16128 1.6615 12.5543 52.4197 66.6873 66.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 6.4e-05 2048 107 3456 8192 114.233 28.5073 56.8703 836.17 1035.96 1036.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.000512 1024 140 448 33024 1.60365 1.88957 11.3741 101.641 116.58 116.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 0.000512 1024 290 640 29184 2.33718 1.67222 15.9468 52.5462 72.6109 72.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 0.000512 1024 420 1472 33792 1.44214 1.6751 35.6523 52.5419 91.3842 91.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000512 1024 210 4864 34816 1.44413 1.66995 109.114 52.5359 164.836 164.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 6.4e-05 512 150 256 196608 20.0673 6.70864 26.5234 209.181 262.69 262.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 3.2e-05 512 380 256 524288 30.265 13.3301 69.4125 418.075 531.296 531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1600 3.2e-05 512 140 384 581632 24.797 13.3294 113.947 418.063 570.318 570.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 6.4e-05 4096 340 1856 248832 92.6667 55.5909 1670.37 1678.04 3496.79 3496.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.001024 2048 300 384 15936 1.65075 10.6271 52.0095 64.3385 64.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 320 6.4e-05 2048 107 3456 0 28.0331 0.005792 824.374 852.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.000512 1024 140 448 32640 1.60973 29.9184 9.5344 925.803 967.023 114.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 0.000512 1024 290 640 28416 2.32522 1.65069 13.1297 51.8837 69.0861 69.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 0.000512 1024 420 1472 33408 1.44342 1.66912 28.8163 52.3876 84.3879 84.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000512 1024 210 4864 34560 1.43818 1.66771 88.2123 52.3844 143.777 143.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 6.4e-05 512 150 256 184320 20.5768 6.62074 20.7804 206.225 254.413 254.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 3.2e-05 512 380 256 516096 29.9731 13.1273 56.2124 412.123 511.654 511.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1600 3.2e-05 512 140 384 577536 24.7584 13.2855 93.1735 416.225 547.628 547.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 6.4e-05 4096 340 1856 248832 92.5471 55.5974 1383.3 1673.54 3205.13 3205.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.001024 2048 300 384 15872 1.64848 9.73123 52.0717 63.5007 63.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 320 6.4e-05 2048 107 3456 8192 114.218 28.2812 44.3751 836.5 1023.56 1023.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.000512 1024 140 448 32256 1.58515 1.86285 8.41498 100.047 111.981 112.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 0.000512 1024 290 640 27648 2.31142 1.61469 12.0121 51.3423 67.3901 67.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 0.000512 1024 420 1472 33280 1.4336 1.64454 26.3115 52.0218 81.4853 81.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000512 1024 210 4864 34304 1.4303 1.64771 79.0054 52.019 134.174 134.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 6.4e-05 512 150 256 196608 20.0807 6.70832 20.6276 209.264 256.895 257.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 3.2e-05 512 380 256 524288 30.265 13.3338 53.0888 418.16 515.06 515.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1600 3.2e-05 512 140 384 581632 24.8067 13.3246 87.1498 418.145 543.615 543.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 6.4e-05 4096 340 1856 247808 92.5993 55.5516 1269.39 1673.11 3090.79 3090.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.001024 2048 300 384 15680 1.64045 9.47213 51.7238 62.888 62.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 320 6.4e-05 2048 107 3456 0 28.1334 0.005888 825.523 853.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 0.000512 1024 140 448 32000 1.60154 29.9992 8.03869 925.607 965.403 111.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 0.000512 1024 290 640 28160 2.33658 1.64554 11.1972 52.1089 67.3901 67.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 0.000512 1024 420 1472 33280 1.43011 1.65069 24.9484 52.1001 80.2004 80.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000512 1024 210 4864 33920 1.42787 1.64989 71.9441 52.0981 127.19 127.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 6.4e-05 512 150 256 184320 20.5927 6.62013 19.6501 206.529 253.608 253.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 3.2e-05 512 380 256 512000 30.3387 13.1327 64.6465 412.645 520.976 521.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1600 3.2e-05 512 140 384 583680 24.8252 13.3613 80.488 419.503 538.363 538.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 6.4e-05 4096 340 1856 245760 92.2312 55.2878 1159.98 1664.59 2972.22 2972.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.001024 2048 300 384 15744 1.64659 8.76352 52.0282 62.4913 62.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 320 6.4e-05 2048 107 3456 0 27.9369 0.006144 825.125 853.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 0.000512 1024 140 448 32256 1.60406 29.8047 7.75811 925.253 964.579 111.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 0.000512 1024 290 640 27648 2.35264 1.65392 11.0628 52.1576 67.329 67.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 0.000512 1024 420 1472 33024 1.4336 1.65069 23.0845 52.1462 78.3855 78.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000512 1024 210 4864 33792 1.43408 1.64922 65.4005 52.1463 120.702 120.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 690 6.4e-05 512 150 256 172032 20.1477 6.54336 17.7146 198.195 242.809 242.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 3.2e-05 512 380 256 516096 29.9828 13.13 63.6052 412.415 519.351 519.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1600 3.2e-05 512 140 384 565248 24.9412 13.134 74.2348 412.392 524.892 525.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 6.4e-05 4096 340 1856 245760 92.6314 55.4679 1103.62 1666.53 2918.38 2918.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.001024 2048 300 384 16288 1.65888 23.3096 52.5317 77.5546 77.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 320 6.4e-05 2048 107 3456 6656 114.815 28.3199 90.183 838.428 1071.93 1072.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 0.000512 1024 140 512 31232 1.44653 1.88902 27.2715 101.587 132.268 132.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 0.000512 1024 290 640 27200 2.38141 1.68771 29.7987 52.5639 86.5328 86.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 0.000512 1024 420 1536 33280 1.44589 1.66502 47.4221 52.5544 103.158 103.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1350 0.000512 1024 210 4864 34912 1.44448 1.66474 149.558 52.5471 205.305 205.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 690 6.4e-05 512 150 256 160768 22.9695 6.72563 45.0052 209.751 284.664 284.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 3.2e-05 512 380 256 500736 32.4375 13.3659 149.943 419.28 615.24 615.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1600 3.2e-05 512 140 384 565248 26.139 13.3653 263.081 419.277 722.05 722.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 6.4e-05 4096 340 1920 246272 93.8061 55.6687 4262.57 1677.22 6089.41 6089.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1290 0.001024 2048 300 384 16256 1.65862 24.988 52.4535 79.155 79.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 320 6.4e-05 2048 107 3456 6144 114.501 28.3148 62.2477 837.893 1043.14 1043.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 990 0.000512 1024 140 512 31168 1.43974 1.88621 30.0431 101.531 134.975 135.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1160 0.000512 1024 290 640 27008 2.37443 1.66694 22.2577 52.3761 78.7733 78.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 0.000512 1024 420 1536 33216 1.43888 1.66723 54.5055 52.4568 110.14 110.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.000512 1024 210 4864 34816 1.43891 1.66899 169.822 52.445 225.453 225.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 690 6.4e-05 512 150 256 159744 22.887 6.71168 41.8316 208.927 280.571 280.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 3.2e-05 512 380 256 499712 32.3904 13.3611 145.848 419.017 610.832 611.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1600 3.2e-05 512 140 384 565248 25.8536 13.3597 167.633 419.004 626.041 626.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 6.4e-05 4096 340 1920 246016 93.4497 55.6183 4031.84 1675.78 5856.82 5856.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1290 0.001024 2048 300 384 16192 1.65683 24.9195 52.3743 79.0055 79.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 320 6.4e-05 2048 107 3456 4096 114.83 28.2501 28.3805 835.312 1006.96 1007.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 990 0.000512 1024 140 512 31104 1.44013 1.88566 29.5348 101.483 134.417 134.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 0.000512 1024 290 640 26880 2.37882 1.66861 14.8394 52.4196 71.4064 71.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 0.000512 1024 420 1536 33152 1.4408 1.66851 35.3484 52.4127 90.9404 91.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.000512 1024 210 4864 34688 1.44179 1.67082 109.658 52.4111 165.26 165.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 690 6.4e-05 512 150 256 159744 22.9183 6.70733 39.1696 208.968 277.975 278.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 3.2e-05 512 380 256 495616 32.5446 13.3323 143.23 417.691 607.015 607.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1600 3.2e-05 512 140 384 565248 25.8738 13.3609 114.431 419.058 572.912 573.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 6.4e-05 4096 340 1920 245760 93.6455 55.6067 3939.26 1676.49 5765.14 5765.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1290 0.001024 2048 300 384 16128 1.65587 24.8006 52.3223 78.8296 78.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 320 6.4e-05 2048 107 3456 3072 114.596 28.1506 18.4292 833.224 994.588 994.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 990 0.000512 1024 140 512 30912 1.43296 1.88006 29.2886 101.384 134.058 134.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 0.000512 1024 290 640 26880 2.37085 1.65981 12.6241 52.3252 69.0813 69.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 0.000512 1024 420 1536 33024 1.43757 1.66298 28.4572 52.3129 83.9422 84.0198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.000512 1024 210 4864 34560 1.43587 1.66502 88.2536 52.3105 143.744 143.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 690 6.4e-05 512 150 256 153600 22.9126 6.62314 38.886 206.377 275.016 275.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 3.2e-05 512 380 256 491520 32.5343 13.2813 142.622 416.626 605.277 605.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1600 3.2e-05 512 140 384 562176 26.01 13.3436 93.6195 418.673 551.83 551.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 6.4e-05 4096 340 1920 244992 93.5711 55.5809 3912.91 1674.37 5736.57 5736.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1290 0.001024 2048 300 384 16128 1.65491 24.7234 52.4063 78.8362 78.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 320 6.4e-05 2048 107 3456 4096 114.824 28.268 22.0207 835.983 1001.28 1001.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 990 0.000512 1024 140 512 30976 1.44179 1.88899 29.6284 101.601 134.632 134.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 0.000512 1024 290 640 26624 2.39254 1.67322 11.6751 52.5373 68.376 68.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 0.000512 1024 420 1536 33024 1.44378 1.66803 25.5304 52.5234 81.2367 81.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.000512 1024 210 4864 34560 1.4456 1.67072 79.2701 52.5242 134.989 135.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 690 6.4e-05 512 150 256 155648 23.2333 6.70656 44.2839 209.134 283.569 283.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 3.2e-05 512 380 256 491520 32.9489 13.3286 142.77 417.993 607.26 607.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1600 3.2e-05 512 140 384 561152 25.9988 13.3263 83.4357 417.966 540.911 541.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 6.4e-05 4096 340 1920 245760 93.6875 55.5995 4116.44 1677.22 5943.08 5943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1290 0.001024 2048 300 384 16000 1.64883 24.6204 52.112 78.434 78.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 320 6.4e-05 2048 107 3456 5120 114.716 28.2986 25.0511 838.301 1006.55 1006.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 990 0.000512 1024 140 512 30720 1.43552 1.87584 29.5873 101.386 134.358 134.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 0.000512 1024 290 640 26240 2.3632 1.6384 10.8797 51.8643 66.8406 66.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 0.000512 1024 420 1536 32960 1.43373 1.6625 24.0042 52.2772 79.4483 79.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.000512 1024 210 4864 34560 1.4377 1.66742 73.1907 52.2731 128.647 128.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 690 6.4e-05 512 150 256 153600 22.867 6.61805 44.0167 206.363 280.079 280.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 3.2e-05 512 380 256 491520 33.1154 13.353 143.838 419.121 609.644 609.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1600 3.2e-05 512 140 384 563200 25.9847 13.3537 76.9068 419.117 535.543 535.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 6.4e-05 4096 340 1920 245760 93.597 55.5894 4128.11 1676.92 5954.35 5954.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1290 0.001024 2048 300 384 15936 1.64874 24.4961 52.0692 78.2693 78.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 320 6.4e-05 2048 107 3456 0 28.0535 0.014336 825.264 853.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 990 0.000512 1024 140 512 30720 1.44624 29.9377 28.7178 926.745 987.002 133.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 0.000512 1024 290 640 26112 2.37011 1.6425 9.14515 52.0788 65.337 65.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 0.000512 1024 420 1536 33024 1.44179 1.68845 21.9044 52.4494 77.556 77.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.000512 1024 210 4864 34560 1.44307 1.67078 66.8916 52.4482 122.525 122.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 690 6.4e-05 512 150 256 147456 23.3425 6.62304 41.5166 206.47 278.17 278.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 3.2e-05 512 380 256 479232 32.8902 13.1283 138.264 412.613 597.119 597.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1600 3.2e-05 512 140 384 559104 25.8739 13.2853 70.3127 416.727 526.384 526.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 6.4e-05 4096 340 1920 244224 93.9064 55.5915 4087.99 1675.1 5912.73 5912.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1290 0.001024 2048 300 384 15904 1.6447 24.4482 52.0261 78.1732 78.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 320 6.4e-05 2048 107 3456 0 27.9245 0.0136 827.422 855.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 990 0.000512 1024 140 512 30464 1.43974 29.7902 29.0042 927.515 987.902 132.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 0.000512 1024 290 640 25984 2.38339 1.64918 9.20429 52.2305 65.5664 65.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 0.000512 1024 420 1536 32704 1.43389 1.67251 20.5921 52.107 75.8743 75.9434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1350 0.000512 1024 210 4864 34048 1.4337 1.64906 62.499 52.1052 117.759 117.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 690 6.4e-05 512 150 256 143360 23.0174 6.56195 40.8759 202.204 272.87 273.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 3.2e-05 512 380 256 487424 32.4697 13.1748 141.587 413.666 601.116 601.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1600 3.2e-05 512 140 384 559104 26.1776 13.3438 66.7318 418.469 524.905 525.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 6.4e-05 4096 340 1920 245504 93.5609 55.593 4120.11 1673.9 5943.3 5943.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1290 0.001024 2048 300 384 15872 1.64858 24.4101 52.0643 78.1754 78.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.001024 2048 300 420 15680 1.65683 25.5955 52.2687 79.5719 79.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 320 6.4e-05 2048 107 3480 0 27.9409 0.005536 827.997 856.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 0.000512 1024 140 420 32704 1.4393 29.8066 23.1788 928.129 982.707 126.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 0.000512 1024 290 600 29568 2.31456 1.65222 30.6961 52.2604 87.0225 87.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 0.000512 1024 420 1440 33152 1.42982 1.66896 17.6946 52.1407 73.0081 73.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1350 0.000512 1024 210 4860 34048 1.43155 1.65037 57.5142 52.1418 112.81 112.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 690 6.4e-05 512 150 240 186368 19.7297 6.5705 49.4355 202.346 278.293 278.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 3.2e-05 512 380 240 516096 30.3672 13.1785 139.888 413.961 597.603 597.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1600 3.2e-05 512 140 420 580608 25.0813 13.342 257.309 418.756 714.673 714.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 6.4e-05 4096 340 1860 249088 92.5813 55.6012 3975.1 1675.06 5798.48 5798.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.001024 2048 300 384 15904 1.64493 22.9785 52.0706 76.7467 76.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 320 6.4e-05 2048 107 3456 0 27.9757 0.01264 828.236 856.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.000512 1024 140 448 32256 1.43952 29.8437 23.6896 928.367 983.493 127.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 0.000512 1024 290 640 28672 2.32774 1.65088 30.8124 52.259 87.1535 87.2494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 0.000512 1024 420 1472 33152 1.43357 1.6705 17.7609 52.1515 73.0866 73.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1350 0.000512 1024 210 4864 34496 1.4295 1.64864 56.6573 52.1443 111.951 112.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 690 6.4e-05 512 150 256 186368 19.7449 6.56403 51.5814 202.36 280.47 280.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 3.2e-05 512 380 256 516096 30.3706 13.1712 144.707 413.992 602.458 602.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1600 3.2e-05 512 140 384 580608 25.1305 13.3445 240.469 418.798 697.934 698.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 6.4e-05 4096 340 1856 249088 92.5994 55.5848 3876.44 1675.23 5699.99 5700.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.001024 2048 300 400 15680 1.64928 24.4141 51.9207 78.038 78.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 320 6.4e-05 2048 107 3450 8960 112.227 27.7178 33.3467 817.745 991.218 991.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 0.000512 1024 140 450 33040 1.43955 1.8849 24.599 101.422 129.419 129.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 0.000512 1024 290 600 29120 2.30435 1.62611 31.6631 51.578 87.2721 87.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 0.000512 1024 420 1450 33040 1.43974 1.66496 18.0072 52.3238 73.5064 73.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1350 0.000512 1024 210 4850 34160 1.44106 1.6601 58.0459 52.3136 113.53 113.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 690 6.4e-05 512 150 250 179200 20.8049 6.5961 47.2057 204.58 279.398 279.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 3.2e-05 512 380 250 519680 29.4281 13.0729 140.375 408.766 591.857 592.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1600 3.2e-05 512 140 400 582400 24.5171 13.2422 242.632 414.755 695.328 695.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1240 6.4e-05 4096 340 1900 246400 93.703 55.6985 3985.52 1671.21 5806.27 5806.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.001024 2048 300 384 15960 1.65274 23.5286 52.368 77.6019 77.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 320 6.4e-05 2048 107 3456 0 27.7367 0.004512 818.603 846.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 0.000512 1024 140 432 33040 1.44448 29.625 23.9821 920.018 975.226 128.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 0.000512 1024 290 624 29120 2.304 1.62611 32.432 51.7053 88.165 88.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 0.000512 1024 420 1440 33600 1.44173 1.68365 17.8407 52.3777 73.412 73.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1350 0.000512 1024 210 4848 34160 1.43974 1.6608 57.5552 52.3723 113.1 113.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 690 6.4e-05 512 150 240 179200 20.7715 6.58864 46.0584 204.808 278.44 278.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 3.2e-05 512 380 240 519680 29.4073 13.0765 136.624 409.23 588.553 588.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1600 3.2e-05 512 140 384 582400 24.5163 13.2467 234.295 415.231 687.474 687.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 6.4e-05 4096 340 1872 246400 93.7162 55.6933 3936.4 1673.14 5759.09 5759.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.001024 2048 300 384 16128 1.65485 23.3656 52.3539 77.4279 77.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 320 6.4e-05 2048 107 3456 12288 113.804 28.2607 163.195 835.16 1140.61 1140.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.000512 1024 140 416 33792 1.44141 1.88989 22.5067 101.517 127.427 127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 0.000512 1024 290 608 29696 2.33514 1.67446 31.0047 52.4979 87.629 87.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 0.000512 1024 420 1440 33792 1.44288 1.66989 20.2785 52.4762 75.9367 76.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1350 0.000512 1024 210 4832 34816 1.44179 1.66934 66.253 52.4722 121.908 121.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 690 6.4e-05 512 150 224 212992 18.8962 6.71744 50.1148 208.929 284.87 285.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 3.2e-05 512 380 256 540672 29.1844 13.3286 143.262 417.571 603.56 603.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1600 3.2e-05 512 140 384 585728 24.8999 13.3304 234.495 417.561 690.479 690.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 6.4e-05 4096 340 1856 249856 92.8034 55.5901 3858.54 1675.5 5682.57 5682.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.001024 2048 300 384 15360 1.62333 31.998 51.2488 84.9228 84.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 320 6.4e-05 2048 107 3456 0 27.8999 0.013024 825.243 853.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 990 0.000512 1024 140 416 32640 1.43997 29.7771 31.4937 926.549 989.414 136.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 0.000512 1024 290 608 28800 2.33453 1.66365 41.8221 52.2801 98.2007 98.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 0.000512 1024 420 1440 32640 1.4377 1.6831 29.6413 52.2676 85.1029 85.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1350 0.000512 1024 210 4832 33600 1.4336 1.66426 98.4206 52.2681 153.861 153.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 690 6.4e-05 512 150 224 184320 20.6069 6.62733 60.6084 206.469 294.531 294.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 3.2e-05 512 380 256 522240 29.548 13.1338 188.617 412.573 644.089 644.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1600 3.2e-05 512 140 384 568320 24.7934 13.1343 152.316 412.399 602.83 602.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1240 6.4e-05 4096 340 1856 245760 93.0834 55.5412 5305.04 1671.28 7125.08 7125.21
