// Seed: 1586187787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_10;
  wor   id_11 = id_11 * id_2 - 1;
  uwire id_12 = id_8 ? 1 : 1;
  assign id_3 = 1'b0;
  wire id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  supply0 id_1 = id_1;
  assign id_1 = 1;
  tri1 id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign id_1 = 1;
  initial begin : LABEL_0
    id_2 = 1;
  end
  assign id_2 = id_2;
  wire id_3;
endmodule
