<?xml version="1.0" encoding="UTF-8"?>
<!--
===============================================================================

  Copyright (c) 2013-2017 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

===============================================================================
-->

<tns:fuseblower xmlns:tns="http://www.qualcomm.com/fuseblower"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.qualcomm.com/fuseblower ../xsd/fuseblower.xsd">
    <metadata>
        <chipset>chitwan</chipset>
        <version>1.0</version>
    </metadata>

    <module id="SECURITY_CONTROL_CORE">
        <base_address>0x00780000</base_address>
        <description/>

        <fuse_region id="QFPROM_RAW_RD_PERM">
            <description>Row 54</description>
            <fuse ignore="false" n="0">
                <address>0x007801B0</address>
                <operation>BLOW</operation>
                <field id="MRC_READ_DISABLE">
                    <description>This bit determines the read permission setting for this region.</description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="SEC_KEY_DERIVATION_KEY_READ_DISABLE">
                    <description>
                        Blow this bit after the SKDK has been provisioned to secure the secondary key from being read
                        back. A secure path hardware exists from SKDK to the crypto engine.
                    </description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
            </fuse>
        </fuse_region>
        <fuse_region id="QFPROM_RAW_FEC_EN">
            <description>Row 56</description>
            <fuse ignore="false" n="0">
                <address>0x007801C0</address>
                <operation>BLOW</operation>
                <field id="REGION23_FEC_EN">
                    <description>OEM Secure Boot FEC Enable</description>
                    <value>0x1</value>
                    <bits>23</bits>
                </field>
                <field id="REGION24_FEC_EN">
                    <description>Secondary Key Derivation Key FEC Enable</description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_OEM_CONFIG">
            <fuse ignore="false" n="0">
                <address>0x007801C8</address>
                <operation>BLOW</operation>
                <field id="E_DLOAD_DISABLE">
                    <description>
                        OEM Optional. Disables emergency download via removable SD and/or USB downloader in Apps PBL
                        error handler.
                    </description>
                    <value>0x0</value>
                    <bits>0</bits>
                </field>
                <field id="ENUM_TIMEOUT">
                    <description>
                        OEM optional. BOOT ROM must support USB enumeration timeout. Timeout applies to both enumeration
                        for FLCB (fast low current boot) and USB download mode. If USB is not enumerated within time (90
                        seconds); quit USB enumeration If USB suspend or disconnected after enumeration; start timer
                        again.
                    </description>
                    <value>0x0</value>
                    <bits>1</bits>
                </field>
                <field id="FORCE_DLOAD_DISABLE">
                    <description>
                        OEM optional. If FORCE_DLOAD_DISABLE is '0'; device goes to download mode if an error occurs
                        very early in XBL1. If FORCE_DLOAD_DISABLE is set to '1'; device goes into cold boot if an error
                        occurs very early in XBL1.
                    </description>
                    <value>0x0</value>
                    <bits>2</bits>
                </field>
                <field id="FORCE_USB_BOOT_DISABLE">
                    <description>
                        OEM optional. If this bit is '0': FORCE_USB_BOOT GPIO when high during boot up; forces boot from
                        USB. If this bit is '1': it disables this feature and FORCE_USB_BOOT GPIO works as a standard
                        GPIO.
                    </description>
                    <value>0x0</value>
                    <bits>3</bits>
                </field>
                <field id="FAST_BOOT">
                    <description>
                        These fuses are used by boot code to specify which device has priority to be booted from. The
                        mapping is as follows:
                        0x0:DEFAULT (Default (NAND-> USB))
                        0x1: PCIE (PCIE)
                        0x2: USB (USB)
                        0x3: EMMC_USB
                    </description>
                    <value>0x0</value>
                    <bits>7:5</bits>
                </field>
                <field id="PCIE_EARLY_INIT_EN">
                    <description>
                        PCIE Early Initialization in PBL Enabled. Set to '1' if SDX55 or SA515M is PCIe device that
                        connects to a x86 Host.
                        Use only if a PCIe hosts exists and is required for error recovery in PBL. This will result in
                        increase in boot time when PCIe is the boot device.
                    </description>
                    <value>0x0</value>
                    <bits>8</bits>
                </field>
                <field id="SW_FUSE_PROG_DISABLE">
                    <description>
                        It is recommended not to blow this fuse. This fuse disables the ability to blow any more fuses
                        through software. If desired to be blown; this should be blown at the end. Redundant with write
                        permission fuses.
                    </description>
                    <value>0x0</value>
                    <bits>12</bits>
                </field>
                <field id="WDOG_EN">
                    <description>
                        Prevents WDOG_DISABLE GPIO from disabling WDOG. Frees up the
                        GPIO and prevents potential for abuse by attacker.
                    </description>
                    <value>0x0</value>
                    <bits>14</bits>
                </field>
                <field id="PBL_LOG_DISABLE">
                    <description>
                        Used for controlling logging mechanism in PBL. '1' To limit the information collected in PBL
                        logs.
                    </description>
                    <value>0x0</value>
                    <bits>15</bits>
                </field>
                <field id="PBL_USB_TYPE_C_DISABLE">
                    <description>
                        Disables type-C functionality during PBL. PBL communication/enumeration happens over USB0_SS
                        only. USB1_SS cannot be used.
                    </description>
                    <value>0x0</value>
                    <bits>16</bits>
                </field>
                <field id="ROOT_CERT_TOTAL_NUM">
                    <description>
                        Defines the total root cert number supported from the certificate
                        (Up to 4 roots).
                    </description>
                    <value>0x0</value>
                    <bits>18:17</bits>
                </field>
                <field id="DISABLE_ROT_TRANSFER">
                    <description>
                        This fuse permanently disables root of trust transfer.
                    </description>
                    <value>0x0</value>
                    <bits>20</bits>
                </field>
                <field id="SW_ROT_USE_SERIAL_NUM">
                    <description>
                        If set; PBL checks that signature covers a serial number that matches that read from fuses. This
                        is for secure boot authentication.
                    </description>
                    <value>0x0</value>
                    <bits>21</bits>
                </field>
                <field id="USB_SS_DISABLE">
                    <description>
                        Used to disable USB SS enumeration during Boot.
                    </description>
                    <value>0x0</value>
                    <bits>22</bits>
                </field>
                <field id="APPS_HASH_INTEGRITY_CHECK_DISABLE">
                    <description>
                        Disables Hash computation/verification of individual ELF segments in PBL
                    </description>
                    <value>0x0</value>
                    <bits>23</bits>
                </field>
                <field id="DEBUG_DISABLE_IN_ROM">
                    <description>
                        This fuse is used to disable x509 ou field parsing. For now only disabling of crash dump OU
                        field is done.
                    </description>
                    <value>0x0</value>
                    <bits>25</bits>
                </field>
                <field id="DEBUG_POLICY_DISABLE">
                    <description>
                        Debug Policy is bypassed when this bit is 1. Debug Policy provides a means to re-enable debug
                        capabilities under OEM-specified selectable conditions.
                    </description>
                    <value>0x0</value>
                    <bits>28</bits>
                </field>
                <field id="ALL_DEBUG_DISABLE">
                    <description>
                        This fuse permanently disables all debug of the chip. It is not recommended to blow this bit. No
                        RMAs are possible after this fuse is blown.
                    </description>
                    <value>0x0</value>
                    <bits>29</bits>
                </field>
                <field id="NAND_XFER_PARAM">
                    <description>
                        Enable/disable NAND transfer parameters. Enabling('1') this will increase throughput to 5.5Mbps
                        for NAND boot device. Ensure NAND can support this data rate. If '0', throughput will be 4Mbps
                        which is the default.
                    </description>
                    <value>0x0</value>
                    <bits>30</bits>
                </field>
                <field id="SHARED_QSEE_SPNIDEN_DISABLE">
                    <description>
                        Shared QSEE Secure Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden
                        by the corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>31</bits>
                </field>
                <field id="SHARED_MSS_DBGEN_DISABLE">
                    <description>
                        Shared MSS Invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>32</bits>
                </field>
                <field id="SHARED_MSS_NIDEN_DISABLE">
                    <description>
                        Shared MSS Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>33</bits>
                </field>
                <field id="SHARED_CP_DBGEN_DISABLE">
                    <description>
                        Shared CP Invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>34</bits>
                </field>
                <field id="SHARED_CP_NIDEN_DISABLE">
                    <description>
                        Shared CP Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>35</bits>
                </field>
                <field id="SHARED_NS_DBGEN_DISABLE">
                    <description>
                        Shared Non Secure Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden
                        by the corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>36</bits>
                </field>
                <field id="SHARED_NS_NIDEN_DISABLE">
                    <description>
                        Shared Non Secure Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden
                        by the corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>37</bits>
                </field>
                <field id="APPS_DBGEN_DISABLE">
                    <description>
                        Blow this bit for secure solution. Disables the APPS global invasive
                        (JTAG and monitor mode) debug capabilities. Can be overridden by
                        OVERRIDE registers.
                    </description>
                    <value>0x0</value>
                    <bits>38</bits>
                </field>
                <field id="APPS_NIDEN_DISABLE">
                    <description>
                        Blow this bit for secure solution. Disables the APPS global non-invasive
                        (trace and performance monitoring) debug capabilities. Can be overridden
                        with OVERRIDE registers.
                    </description>
                    <value>0x0</value>
                    <bits>39</bits>
                </field>
                <field id="SHARED_MISC_DEBUG_DISABLE">
                    <description>
                        Shared Misc Debug Disable bucket. This OEM controlled fuse can be
                        overriden by the corresponding QC fuse.
                    </description>
                    <value>0x0</value>
                    <bits>40</bits>
                </field>
                <field id="SHARED_QSEE_SPIDEN_DISABLE">
                    <description/>
                    <value>0x0</value>
                    <bits>43</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x007801D0</address>
                <operation>BLOW</operation>
                <field id="DISABLE_RSA">
                    <description>
                        When this bit is 0 and signed image type is RSA => RSA OPERATION
                        When this bit is 0 and signed image type is ECC => ECC OPERATION
                        When this bit is 1 and signed image type is RSA => Error
                        When this bit is 1 and signed image type is ECC => ECC OPERATION
                    </description>
                    <value>0x0</value>
                    <bits>31</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x007801D0</address>
                <operation>BLOW</operation>
                <field id="OEM_HW_ID">
                    <description>OEM hardware ID[15:0]</description>
                    <value>0x0000</value>
                    <bits>47:32</bits>
                </field>
                <field id="OEM_PRODUCT_ID">
                    <description>OEM product ID[15:0]</description>
                    <value>0x0000</value>
                    <bits>63:48</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x007801D8</address>
                <operation>BLOW</operation>
                <field id="PERIPH_PID">
                    <description>PID[15:0]</description>
                    <value>0x0000</value>
                    <bits>15:0</bits>
                </field>
                <field id="PERIPH_VID">
                    <description>VID[15:0]</description>
                    <value>0x0000</value>
                    <bits>31:16</bits>
                </field>
                <field id="ANTI_ROLLBACK_FEATURE_ENABLE">
                    <description>
                        Bit 0 - BOOT_ANTI_ROLLBACK_EN
                        Bit 1 - TZAPPS_ANTI_ROLLBACK_EN
                        Bit 2 - PILSUBSYS_ANTI_ROLLBACK_EN
                        Bit 3 - MSA_ANTI_ROLLBACK_EN
                        Bit 4 - Reserved
                        Bit 5 - Reserved
                        Bit 6 - Reserved
                        Bit 7 - Reserved
                    </description>
                    <value>0xF</value>
                    <bits>39:32</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_PK_HASH0">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x00780240</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW0">
                    <description>PK Hash 0[63:0]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x00780248</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW1">
                    <description>PK Hash 0[127:64]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x00780250</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW2">
                    <description>PK Hash 0[191:128]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="3">
                <address>0x00780258</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW3">
                    <description>PK Hash 0[255:192]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="4">
                <address>0x00780260</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW4">
                    <description>PK Hash 0[319:256]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="5">
                <address>0x00780268</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW5">
                    <description>PK Hash 0[383:320]</description>
                    <value>0x0</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_OEM_SEC_BOOT">
            <description/>
            <fuse ignore="false" n="0">
                <address>0x00780668</address>
                <operation>BLOW</operation>
                <field id="SEC_BOOT1_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table.
                    </description>
                    <value>0x0</value>
                    <bits>3:0</bits>
                </field>
                <field id="SEC_BOOT1_PK_Hash_in_Fuse">
                    <description>
                        "For boot configuration 1 (Apps): If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash."
                    </description>
                    <value>0x0</value>
                    <bits>4</bits>
                </field>
                <field id="OEM_SECURE_BOOT1_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for Modem. When this bit is '1'; enables authentication for
                        any code that references secure boot configuration 1.
                    </description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="SEC_BOOT1_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 1.
                    </description>
                    <value>0x0</value>
                    <bits>6</bits>
                </field>
                <field id="SEC_BOOT2_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table.
                    </description>
                    <value>0x0</value>
                    <bits>11:8</bits>
                </field>
                <field id="SEC_BOOT2_PK_Hash_in_Fuse">
                    <description>
                        For boot configuration 2 (MBA):If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash.
                    </description>
                    <value>0x0</value>
                    <bits>12</bits>
                </field>
                <field id="OEM_SECURE_BOOT2_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for Modem. When this bit is '1'; enables authentication for
                        any code that references secure boot configuration 2.
                    </description>
                    <value>0x0</value>
                    <bits>13</bits>
                </field>
                <field id="SEC_BOOT2_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 2.
                    </description>
                    <value>0x0</value>
                    <bits>14</bits>
                </field>
                <field id="SEC_BOOT3_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table.
                    </description>
                    <value>0x0</value>
                    <bits>19:16</bits>
                </field>
                <field id="SEC_BOOT3_PK_Hash_in_Fuse">
                    <description>
                        For boot configuration 3 (Modem): If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash.
                    </description>
                    <value>0x0</value>
                    <bits>20</bits>
                </field>
                <field id="OEM_SECURE_BOOT3_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for Modem. When this bit is '1'; enables authentication for
                        any code that references secure boot configuration 3.
                    </description>
                    <value>0x0</value>
                    <bits>21</bits>
                </field>
                <field id="SEC_BOOT3_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 3.
                    </description>
                    <value>0x0</value>
                    <bits>22</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_OEM_SPARE">
            <fuse ignore="false" n="0">
                <address>0x007808A0</address>
                <operation>BLOW_RANDOM</operation>
                <field id="OEM_SPARE_RANDOM1">
                    <description>Random data will be blown to OEM Spare Region 1 by TrustZone.</description>
                    <value>0x0</value>
                    <bits>0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x007808B0</address>
                <operation>BLOW_RANDOM</operation>
                <field id="OEM_SPARE_RANDOM2">
                    <description>Random data will be blown to OEM Spare Region 2 by TrustZone.</description>
                    <value>0x0</value>
                    <bits>0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x007808C0</address>
                <operation>BLOW_RANDOM</operation>
                <field id="OEM_SPARE_RANDOM3">
                    <description>Random data will be blown to OEM Spare Region 3 by TrustZone.</description>
                    <value>0x0</value>
                    <bits>0</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_WR_PERM">
            <description>Row 55</description>
            <fuse ignore="false" n="0">
                <address>0x007801B8</address>
                <operation>BLOW</operation>
                <field id="MRC_2_0_WRITE_DISABLE">
                    <description>
                        This bit determines the write permission setting for this region.
                    </description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="Read Permissions Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region.
                        Blow this bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>7</bits>
                </field>
                <field id="Write Permissions Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit only if no further changes to
                        Write Permissions are needed. Support of in-field RoT transfer may require this bit to be 0.
                    </description>
                    <value>0x0</value>
                    <bits>8</bits>
                </field>
                <field id="FEC enables Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this
                        bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>9</bits>
                </field>
                <field id="OEM Configuration Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region.
                        Blow this bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>10</bits>
                </field>
                <field id="ANTI_ROLLBACK_WRITE_DISABLE">
                    <description>
                        Disables writing to anti-rollback fuses for all five anti-rollback rows.
                    </description>
                    <value>0x0</value>
                    <bits>16:12</bits>
                </field>
                <field id="Public Key Hash 0 Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region.
                        Blow this bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>17</bits>
                </field>
                <field id="OEM Secure Boot Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this
                        bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>23</bits>
                </field>
                <field id="Secondary Key Derivation Key Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this
                        bit after the region has been completely provisioned.
                    </description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
                <field id="OEM Spare 28 Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned.
                    </description>
                    <value>0x0</value>
                    <bits>28</bits>
                </field>
                <field id="OEM Spare 29 Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit only if no further changes to
                        Write Permissions are needed. Support of in-field RoT transfer may require this bit to be 0.
                    </description>
                    <value>0x0</value>
                    <bits>29</bits>
                </field>
                <field id="OEM Spare 30 Write Disable">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit only if no further changes to
                        Write Permissions are needed. Support of in-field RoT transfer may require this bit to be 0.
                    </description>
                    <value>0x0</value>
                    <bits>30</bits>
                </field>
            </fuse>
        </fuse_region>
        <fuse_region id="QFPROM_RAW_SEC_KEY_DERIVATION_KEY">
            <description/>
            <fuse ignore="false" n="0">
                <address>0x00780678</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <description>Sec Key Derivation Key[55:0]</description>
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x00780680</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <description>Sec Key Derivation Key[111:56]</description>
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x00780688</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <description>Sec Key Derivation Key[167:112]</description>
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="3">
                <address>0x00780690</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <description>Sec Key Derivation Key[223:168]</description>
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="4">
                <address>0x00780698</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <description>Sec Key Derivation Key[255:224]</description>
                    <value>0x00000000</value>
                    <bits>31:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
        </fuse_region>
    </module>
</tns:fuseblower>
