Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 23 16:21:10 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (55)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (55)
-------------------------------------
 There are 55 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  150          inf        0.000                      0                  150           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.571ns  (logic 0.828ns (23.186%)  route 2.743ns (76.814%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/Q
                         net (fo=2, routed)           0.848     1.304    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           1.095     2.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124     2.647 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.800     3.447    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.571 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.571    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]
    SLICE_X1Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.135ns  (logic 0.400ns (12.760%)  route 2.735ns (87.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, routed)           0.941     2.038    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2/O
                         net (fo=1, routed)           0.821     2.983    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.152     3.135 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.135    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.058ns  (logic 0.372ns (12.163%)  route 2.686ns (87.837%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[5] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_3/O
                         net (fo=8, routed)           1.226     2.323    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     2.447 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2/O
                         net (fo=1, routed)           0.488     2.934    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.124     3.058 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.058    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.970ns  (logic 0.400ns (13.468%)  route 2.570ns (86.532%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[2] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2/O
                         net (fo=8, routed)           0.789     1.886    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I2_O)        0.124     2.010 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.808     2.818    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.859ns  (logic 0.890ns (31.125%)  route 1.969ns (68.875%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/Q
                         net (fo=5, routed)           1.019     1.537    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_3/O
                         net (fo=3, routed)           0.668     2.330    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_2/O
                         net (fo=1, routed)           0.282     2.735    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1/O
                         net (fo=1, routed)           0.000     2.859    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.642ns (23.872%)  route 2.047ns (76.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, routed)           1.563     2.081    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, routed)           0.485     2.689    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
    SLICE_X2Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.642ns (23.872%)  route 2.047ns (76.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, routed)           1.563     2.081    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, routed)           0.485     2.689    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
    SLICE_X2Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=15, routed)          0.129     0.270    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X3Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=15, routed)          0.129     0.270    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X3Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=15, routed)          0.129     0.270    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X3Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=15, routed)          0.129     0.270    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X3Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.917%)  route 0.136ns (49.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/Q
                         net (fo=5, routed)           0.136     0.277    bd_0_i/hls_inst/inst/control_s_axi_U/p_4_in[7]
    SLICE_X3Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[6]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[6]/Q
                         net (fo=4, routed)           0.094     0.235    bd_0_i/hls_inst/inst/control_s_axi_U/b[6]
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.280 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.280    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]
    SLICE_X4Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg/Q
                         net (fo=1, routed)           0.054     0.182    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.099     0.281 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     0.281    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[4]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[4]/Q
                         net (fo=4, routed)           0.109     0.250    bd_0_i/hls_inst/inst/control_s_axi_U/b[4]
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[4]
    SLICE_X4Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.053%)  route 0.122ns (36.947%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, routed)           0.122     0.286    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.331    bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, routed)           0.109     0.237    bd_0_i/hls_inst/inst/control_s_axi_U/interrupt
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.099     0.336 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     0.336    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]
    SLICE_X1Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------





