# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MD4_FIFO_Testing.srcs/sources_1/ip/fifo_32x512_1_1/sim/fifo_32x512_1.v" \
"../../../../MD4_FIFO_Testing.srcs/sources_1/ip/fifo_32x512_1/sim/fifo_32x512.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
