// Seed: 1567538771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  tri1 id_7, id_8, id_9;
  wire id_10;
  assign id_2 = id_6[-1];
  assign id_1 = 1;
  wire id_11, id_12;
  assign id_5 = -1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  id_9();
  assign id_1 = "" & id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_1,
      id_4
  );
  id_10(
      .id_0(-1), .id_1(id_5)
  );
endmodule
