
RearFuseboxIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cb8  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08007e90  08007e90  00017e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007eb0  08007eb0  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08007eb0  08007eb0  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007eb0  08007eb0  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007eb0  08007eb0  00017eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007eb4  08007eb4  00017eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08007eb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b8  20000018  08007ed0  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  200005d0  08007ed0  000205d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a225  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc9  00000000  00000000  0003a26d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  0003cf38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001618  00000000  00000000  0003e698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000287a6  00000000  00000000  0003fcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f99  00000000  00000000  00068456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00110e63  00000000  00000000  000813ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00192252  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006570  00000000  00000000  001922a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007e78 	.word	0x08007e78

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08007e78 	.word	0x08007e78

08000218 <LSM6DSL_AccInit>:
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
 8000222:	4b26      	ldr	r3, [pc, #152]	; (80002bc <LSM6DSL_AccInit+0xa4>)
 8000224:	2200      	movs	r2, #0
 8000226:	701a      	strb	r2, [r3, #0]
 8000228:	2110      	movs	r1, #16
 800022a:	20d4      	movs	r0, #212	; 0xd4
 800022c:	f000 fffe 	bl	800122c <SENSOR_IO_Read>
 8000230:	4603      	mov	r3, r0
 8000232:	461a      	mov	r2, r3
 8000234:	4b22      	ldr	r3, [pc, #136]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000236:	701a      	strb	r2, [r3, #0]
 8000238:	88fb      	ldrh	r3, [r7, #6]
 800023a:	b2da      	uxtb	r2, r3
 800023c:	4b1f      	ldr	r3, [pc, #124]	; (80002bc <LSM6DSL_AccInit+0xa4>)
 800023e:	701a      	strb	r2, [r3, #0]
 8000240:	4b1f      	ldr	r3, [pc, #124]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	f003 0303 	and.w	r3, r3, #3
 8000248:	b2da      	uxtb	r2, r3
 800024a:	4b1d      	ldr	r3, [pc, #116]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 800024c:	701a      	strb	r2, [r3, #0]
 800024e:	4b1c      	ldr	r3, [pc, #112]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000250:	781a      	ldrb	r2, [r3, #0]
 8000252:	4b1a      	ldr	r3, [pc, #104]	; (80002bc <LSM6DSL_AccInit+0xa4>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	4313      	orrs	r3, r2
 8000258:	b2da      	uxtb	r2, r3
 800025a:	4b19      	ldr	r3, [pc, #100]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 800025c:	701a      	strb	r2, [r3, #0]
 800025e:	4b18      	ldr	r3, [pc, #96]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	461a      	mov	r2, r3
 8000264:	2110      	movs	r1, #16
 8000266:	20d4      	movs	r0, #212	; 0xd4
 8000268:	f000 ffbc 	bl	80011e4 <SENSOR_IO_Write>
 800026c:	2112      	movs	r1, #18
 800026e:	20d4      	movs	r0, #212	; 0xd4
 8000270:	f000 ffdc 	bl	800122c <SENSOR_IO_Read>
 8000274:	4603      	mov	r3, r0
 8000276:	461a      	mov	r2, r3
 8000278:	4b11      	ldr	r3, [pc, #68]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 800027a:	701a      	strb	r2, [r3, #0]
 800027c:	88fb      	ldrh	r3, [r7, #6]
 800027e:	0a1b      	lsrs	r3, r3, #8
 8000280:	b29b      	uxth	r3, r3
 8000282:	b2da      	uxtb	r2, r3
 8000284:	4b0d      	ldr	r3, [pc, #52]	; (80002bc <LSM6DSL_AccInit+0xa4>)
 8000286:	701a      	strb	r2, [r3, #0]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8000290:	b2da      	uxtb	r2, r3
 8000292:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000294:	701a      	strb	r2, [r3, #0]
 8000296:	4b0a      	ldr	r3, [pc, #40]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 8000298:	781a      	ldrb	r2, [r3, #0]
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <LSM6DSL_AccInit+0xa4>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	4313      	orrs	r3, r2
 80002a0:	b2da      	uxtb	r2, r3
 80002a2:	4b07      	ldr	r3, [pc, #28]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 80002a4:	701a      	strb	r2, [r3, #0]
 80002a6:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <LSM6DSL_AccInit+0xa8>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	461a      	mov	r2, r3
 80002ac:	2112      	movs	r1, #18
 80002ae:	20d4      	movs	r0, #212	; 0xd4
 80002b0:	f000 ff98 	bl	80011e4 <SENSOR_IO_Write>
 80002b4:	bf00      	nop
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	20000035 	.word	0x20000035
 80002c0:	20000034 	.word	0x20000034

080002c4 <LSM6DSL_AccReadID>:
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
 80002c8:	f000 ff4c 	bl	8001164 <SENSOR_IO_Init>
 80002cc:	210f      	movs	r1, #15
 80002ce:	20d4      	movs	r0, #212	; 0xd4
 80002d0:	f000 ffac 	bl	800122c <SENSOR_IO_Read>
 80002d4:	4603      	mov	r3, r0
 80002d6:	4618      	mov	r0, r3
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <LSM6DSL_AccReadXYZ>:
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
 80002e4:	2300      	movs	r3, #0
 80002e6:	60fb      	str	r3, [r7, #12]
 80002e8:	4b64      	ldr	r3, [pc, #400]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	701a      	strb	r2, [r3, #0]
 80002ee:	e00c      	b.n	800030a <LSM6DSL_AccReadXYZ+0x2e>
 80002f0:	4b62      	ldr	r3, [pc, #392]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	461a      	mov	r2, r3
 80002f6:	4b62      	ldr	r3, [pc, #392]	; (8000480 <LSM6DSL_AccReadXYZ+0x1a4>)
 80002f8:	2100      	movs	r1, #0
 80002fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80002fe:	4b5f      	ldr	r3, [pc, #380]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	3301      	adds	r3, #1
 8000304:	b2da      	uxtb	r2, r3
 8000306:	4b5d      	ldr	r3, [pc, #372]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000308:	701a      	strb	r2, [r3, #0]
 800030a:	4b5c      	ldr	r3, [pc, #368]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b02      	cmp	r3, #2
 8000310:	d9ee      	bls.n	80002f0 <LSM6DSL_AccReadXYZ+0x14>
 8000312:	4b5c      	ldr	r3, [pc, #368]	; (8000484 <LSM6DSL_AccReadXYZ+0x1a8>)
 8000314:	2200      	movs	r2, #0
 8000316:	701a      	strb	r2, [r3, #0]
 8000318:	4b58      	ldr	r3, [pc, #352]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800031a:	2200      	movs	r2, #0
 800031c:	701a      	strb	r2, [r3, #0]
 800031e:	e00b      	b.n	8000338 <LSM6DSL_AccReadXYZ+0x5c>
 8000320:	4b56      	ldr	r3, [pc, #344]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	461a      	mov	r2, r3
 8000326:	4b58      	ldr	r3, [pc, #352]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 8000328:	2100      	movs	r1, #0
 800032a:	5499      	strb	r1, [r3, r2]
 800032c:	4b53      	ldr	r3, [pc, #332]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	3301      	adds	r3, #1
 8000332:	b2da      	uxtb	r2, r3
 8000334:	4b51      	ldr	r3, [pc, #324]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000336:	701a      	strb	r2, [r3, #0]
 8000338:	4b50      	ldr	r3, [pc, #320]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	2b05      	cmp	r3, #5
 800033e:	d9ef      	bls.n	8000320 <LSM6DSL_AccReadXYZ+0x44>
 8000340:	4b4e      	ldr	r3, [pc, #312]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000342:	2200      	movs	r2, #0
 8000344:	701a      	strb	r2, [r3, #0]
 8000346:	f04f 0300 	mov.w	r3, #0
 800034a:	60bb      	str	r3, [r7, #8]
 800034c:	2110      	movs	r1, #16
 800034e:	20d4      	movs	r0, #212	; 0xd4
 8000350:	f000 ff6c 	bl	800122c <SENSOR_IO_Read>
 8000354:	4603      	mov	r3, r0
 8000356:	461a      	mov	r2, r3
 8000358:	4b4a      	ldr	r3, [pc, #296]	; (8000484 <LSM6DSL_AccReadXYZ+0x1a8>)
 800035a:	701a      	strb	r2, [r3, #0]
 800035c:	2128      	movs	r1, #40	; 0x28
 800035e:	20d4      	movs	r0, #212	; 0xd4
 8000360:	f000 ff64 	bl	800122c <SENSOR_IO_Read>
 8000364:	4603      	mov	r3, r0
 8000366:	461a      	mov	r2, r3
 8000368:	4b47      	ldr	r3, [pc, #284]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 800036a:	701a      	strb	r2, [r3, #0]
 800036c:	2129      	movs	r1, #41	; 0x29
 800036e:	20d4      	movs	r0, #212	; 0xd4
 8000370:	f000 ff5c 	bl	800122c <SENSOR_IO_Read>
 8000374:	4603      	mov	r3, r0
 8000376:	461a      	mov	r2, r3
 8000378:	4b43      	ldr	r3, [pc, #268]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 800037a:	705a      	strb	r2, [r3, #1]
 800037c:	212a      	movs	r1, #42	; 0x2a
 800037e:	20d4      	movs	r0, #212	; 0xd4
 8000380:	f000 ff54 	bl	800122c <SENSOR_IO_Read>
 8000384:	4603      	mov	r3, r0
 8000386:	461a      	mov	r2, r3
 8000388:	4b3f      	ldr	r3, [pc, #252]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 800038a:	709a      	strb	r2, [r3, #2]
 800038c:	212b      	movs	r1, #43	; 0x2b
 800038e:	20d4      	movs	r0, #212	; 0xd4
 8000390:	f000 ff4c 	bl	800122c <SENSOR_IO_Read>
 8000394:	4603      	mov	r3, r0
 8000396:	461a      	mov	r2, r3
 8000398:	4b3b      	ldr	r3, [pc, #236]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 800039a:	70da      	strb	r2, [r3, #3]
 800039c:	212c      	movs	r1, #44	; 0x2c
 800039e:	20d4      	movs	r0, #212	; 0xd4
 80003a0:	f000 ff44 	bl	800122c <SENSOR_IO_Read>
 80003a4:	4603      	mov	r3, r0
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b37      	ldr	r3, [pc, #220]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 80003aa:	711a      	strb	r2, [r3, #4]
 80003ac:	212d      	movs	r1, #45	; 0x2d
 80003ae:	20d4      	movs	r0, #212	; 0xd4
 80003b0:	f000 ff3c 	bl	800122c <SENSOR_IO_Read>
 80003b4:	4603      	mov	r3, r0
 80003b6:	461a      	mov	r2, r3
 80003b8:	4b33      	ldr	r3, [pc, #204]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 80003ba:	715a      	strb	r2, [r3, #5]
 80003bc:	4b2f      	ldr	r3, [pc, #188]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003be:	2200      	movs	r2, #0
 80003c0:	701a      	strb	r2, [r3, #0]
 80003c2:	e01d      	b.n	8000400 <LSM6DSL_AccReadXYZ+0x124>
 80003c4:	4b2d      	ldr	r3, [pc, #180]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	3301      	adds	r3, #1
 80003cc:	4a2e      	ldr	r2, [pc, #184]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 80003ce:	5cd3      	ldrb	r3, [r2, r3]
 80003d0:	b29b      	uxth	r3, r3
 80003d2:	021b      	lsls	r3, r3, #8
 80003d4:	b29a      	uxth	r2, r3
 80003d6:	4b29      	ldr	r3, [pc, #164]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	005b      	lsls	r3, r3, #1
 80003dc:	492a      	ldr	r1, [pc, #168]	; (8000488 <LSM6DSL_AccReadXYZ+0x1ac>)
 80003de:	5ccb      	ldrb	r3, [r1, r3]
 80003e0:	b29b      	uxth	r3, r3
 80003e2:	4413      	add	r3, r2
 80003e4:	b299      	uxth	r1, r3
 80003e6:	4b25      	ldr	r3, [pc, #148]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	461a      	mov	r2, r3
 80003ec:	b209      	sxth	r1, r1
 80003ee:	4b24      	ldr	r3, [pc, #144]	; (8000480 <LSM6DSL_AccReadXYZ+0x1a4>)
 80003f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80003f4:	4b21      	ldr	r3, [pc, #132]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	3301      	adds	r3, #1
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	4b1f      	ldr	r3, [pc, #124]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 80003fe:	701a      	strb	r2, [r3, #0]
 8000400:	4b1e      	ldr	r3, [pc, #120]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b02      	cmp	r3, #2
 8000406:	d9dd      	bls.n	80003c4 <LSM6DSL_AccReadXYZ+0xe8>
 8000408:	4b1e      	ldr	r3, [pc, #120]	; (8000484 <LSM6DSL_AccReadXYZ+0x1a8>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	f003 030c 	and.w	r3, r3, #12
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	4b1e      	ldr	r3, [pc, #120]	; (800048c <LSM6DSL_AccReadXYZ+0x1b0>)
 8000414:	60bb      	str	r3, [r7, #8]
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d003      	beq.n	8000424 <LSM6DSL_AccReadXYZ+0x148>
 800041c:	4b19      	ldr	r3, [pc, #100]	; (8000484 <LSM6DSL_AccReadXYZ+0x1a8>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	3301      	adds	r3, #1
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	4b15      	ldr	r3, [pc, #84]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000426:	2200      	movs	r2, #0
 8000428:	701a      	strb	r2, [r3, #0]
 800042a:	e01e      	b.n	800046a <LSM6DSL_AccReadXYZ+0x18e>
 800042c:	4b13      	ldr	r3, [pc, #76]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	461a      	mov	r2, r3
 8000432:	4b13      	ldr	r3, [pc, #76]	; (8000480 <LSM6DSL_AccReadXYZ+0x1a4>)
 8000434:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000438:	ee07 3a90 	vmov	s15, r3
 800043c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000440:	edd7 7a02 	vldr	s15, [r7, #8]
 8000444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000448:	4b0c      	ldr	r3, [pc, #48]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	4413      	add	r3, r2
 8000452:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000456:	ee17 2a90 	vmov	r2, s15
 800045a:	b212      	sxth	r2, r2
 800045c:	801a      	strh	r2, [r3, #0]
 800045e:	4b07      	ldr	r3, [pc, #28]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	3301      	adds	r3, #1
 8000464:	b2da      	uxtb	r2, r3
 8000466:	4b05      	ldr	r3, [pc, #20]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 8000468:	701a      	strb	r2, [r3, #0]
 800046a:	4b04      	ldr	r3, [pc, #16]	; (800047c <LSM6DSL_AccReadXYZ+0x1a0>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	2b02      	cmp	r3, #2
 8000470:	d9dc      	bls.n	800042c <LSM6DSL_AccReadXYZ+0x150>
 8000472:	bf00      	nop
 8000474:	bf00      	nop
 8000476:	3710      	adds	r7, #16
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000046 	.word	0x20000046
 8000480:	20000038 	.word	0x20000038
 8000484:	2000003e 	.word	0x2000003e
 8000488:	20000040 	.word	0x20000040
 800048c:	3df9db23 	.word	0x3df9db23

08000490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000494:	f001 fc8b 	bl	8001dae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000498:	f000 f8fa 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
	
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800049c:	f000 fd88 	bl	8000fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 80004a0:	f000 fd4c 	bl	8000f3c <MX_DMA_Init>
  MX_ADC1_Init();
 80004a4:	f000 f96c 	bl	8000780 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 80004a8:	f000 fb66 	bl	8000b78 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 80004ac:	f000 fa44 	bl	8000938 <MX_ADC2_Init>
  MX_ADC3_Init();
 80004b0:	f000 fada 	bl	8000a68 <MX_ADC3_Init>
  MX_TIM2_Init();
 80004b4:	f000 fc98 	bl	8000de8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004b8:	f000 fce4 	bl	8000e84 <MX_TIM3_Init>
  MX_IWDG_Init();
 80004bc:	f000 fbe2 	bl	8000c84 <MX_IWDG_Init>
  MX_I2C3_Init();
 80004c0:	f000 fba0 	bl	8000c04 <MX_I2C3_Init>
  MX_TIM1_Init();
 80004c4:	f000 fbfc 	bl	8000cc0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //SET AUX (LEFT FAN) OFF
  	HAL_GPIO_WritePin(FAN_LEFT_CTRL_GPIO_Port,FAN_LEFT_CTRL_Pin,GPIO_PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2102      	movs	r1, #2
 80004cc:	485d      	ldr	r0, [pc, #372]	; (8000644 <main+0x1b4>)
 80004ce:	f004 faef 	bl	8004ab0 <HAL_GPIO_WritePin>
  	//SET ETC (RIGHT FAN) OFF
  	HAL_GPIO_WritePin(FAN_RIGHT_CTRL_GPIO_Port,FAN_RIGHT_CTRL_Pin,GPIO_PIN_RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004d8:	485b      	ldr	r0, [pc, #364]	; (8000648 <main+0x1b8>)
 80004da:	f004 fae9 	bl	8004ab0 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 80004de:	200a      	movs	r0, #10
 80004e0:	f001 fcd6 	bl	8001e90 <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)uhADCxConvertedData, 7);
 80004e4:	2207      	movs	r2, #7
 80004e6:	4959      	ldr	r1, [pc, #356]	; (800064c <main+0x1bc>)
 80004e8:	4859      	ldr	r0, [pc, #356]	; (8000650 <main+0x1c0>)
 80004ea:	f002 f8d3 	bl	8002694 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)uhADC2ConvertedData, 3);
 80004ee:	2203      	movs	r2, #3
 80004f0:	4958      	ldr	r1, [pc, #352]	; (8000654 <main+0x1c4>)
 80004f2:	4859      	ldr	r0, [pc, #356]	; (8000658 <main+0x1c8>)
 80004f4:	f002 f8ce 	bl	8002694 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)uhADC3ConvertedData, 2);
 80004f8:	2202      	movs	r2, #2
 80004fa:	4958      	ldr	r1, [pc, #352]	; (800065c <main+0x1cc>)
 80004fc:	4858      	ldr	r0, [pc, #352]	; (8000660 <main+0x1d0>)
 80004fe:	f002 f8c9 	bl	8002694 <HAL_ADC_Start_DMA>
	
	HAL_TIM_Base_Start_IT(&htim2);
 8000502:	4858      	ldr	r0, [pc, #352]	; (8000664 <main+0x1d4>)
 8000504:	f006 f910 	bl	8006728 <HAL_TIM_Base_Start_IT>
	FDCAN_Config();
 8000508:	f000 fdec 	bl	80010e4 <FDCAN_Config>
	//HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
	accId = LSM6DSL_AccReadID();
 800050c:	f7ff feda 	bl	80002c4 <LSM6DSL_AccReadID>
 8000510:	4603      	mov	r3, r0
 8000512:	461a      	mov	r2, r3
 8000514:	4b54      	ldr	r3, [pc, #336]	; (8000668 <main+0x1d8>)
 8000516:	701a      	strb	r2, [r3, #0]
	//xxxxxx11
	LSM6DSL_AccInit(LSM6DSL_ACC_FULLSCALE_4G+LSM6DSL_ODR_6660Hz+3);
 8000518:	20ab      	movs	r0, #171	; 0xab
 800051a:	f7ff fe7d 	bl	8000218 <LSM6DSL_AccInit>
	HAL_GPIO_WritePin(FAN_LEFT_CTRL_GPIO_Port,FAN_LEFT_CTRL_Pin,GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	2102      	movs	r1, #2
 8000522:	4848      	ldr	r0, [pc, #288]	; (8000644 <main+0x1b4>)
 8000524:	f004 fac4 	bl	8004ab0 <HAL_GPIO_WritePin>
	//SET ETC (RIGHT FAN) OFF
	HAL_GPIO_WritePin(FAN_RIGHT_CTRL_GPIO_Port,FAN_RIGHT_CTRL_Pin,GPIO_PIN_RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800052e:	4846      	ldr	r0, [pc, #280]	; (8000648 <main+0x1b8>)
 8000530:	f004 fabe 	bl	8004ab0 <HAL_GPIO_WritePin>
	//01001000
	//LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL8_XL,0b01001000);
	//SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL8_XL,0b11101100);
	SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL8_XL,0b11001000);
 8000534:	22c8      	movs	r2, #200	; 0xc8
 8000536:	2117      	movs	r1, #23
 8000538:	20d4      	movs	r0, #212	; 0xd4
 800053a:	f000 fe53 	bl	80011e4 <SENSOR_IO_Write>
	//SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,	LSM6DSL_ACC_GYRO_OUT_TEMP_L);
	//SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,	LSM6DSL_ACC_GYRO_OUT_TEMP_H);

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800053e:	2108      	movs	r1, #8
 8000540:	484a      	ldr	r0, [pc, #296]	; (800066c <main+0x1dc>)
 8000542:	f007 f9f7 	bl	8007934 <HAL_TIMEx_PWMN_Start>

	sConfigOCTIM1.OCMode = TIM_OCMODE_PWM1;
 8000546:	4b4a      	ldr	r3, [pc, #296]	; (8000670 <main+0x1e0>)
 8000548:	2260      	movs	r2, #96	; 0x60
 800054a:	601a      	str	r2, [r3, #0]
	sConfigOCTIM1.Pulse = 99;
 800054c:	4b48      	ldr	r3, [pc, #288]	; (8000670 <main+0x1e0>)
 800054e:	2263      	movs	r2, #99	; 0x63
 8000550:	605a      	str	r2, [r3, #4]
	sConfigOCTIM1.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000552:	4b47      	ldr	r3, [pc, #284]	; (8000670 <main+0x1e0>)
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
	sConfigOCTIM1.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000558:	4b45      	ldr	r3, [pc, #276]	; (8000670 <main+0x1e0>)
 800055a:	2200      	movs	r2, #0
 800055c:	60da      	str	r2, [r3, #12]
	sConfigOCTIM1.OCFastMode = TIM_OCFAST_DISABLE;
 800055e:	4b44      	ldr	r3, [pc, #272]	; (8000670 <main+0x1e0>)
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
	sConfigOCTIM1.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000564:	4b42      	ldr	r3, [pc, #264]	; (8000670 <main+0x1e0>)
 8000566:	2200      	movs	r2, #0
 8000568:	615a      	str	r2, [r3, #20]
	sConfigOCTIM1.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800056a:	4b41      	ldr	r3, [pc, #260]	; (8000670 <main+0x1e0>)
 800056c:	2200      	movs	r2, #0
 800056e:	619a      	str	r2, [r3, #24]
  while (1)
  {
    //tickValue = HAL_GetTick();
		
    
		LSM6DSL_AccReadXYZ(accelerationRes);
 8000570:	4840      	ldr	r0, [pc, #256]	; (8000674 <main+0x1e4>)
 8000572:	f7ff feb3 	bl	80002dc <LSM6DSL_AccReadXYZ>
		accresAvg[0] = (int16_t)(dsp_ema_i32(accelerationRes[0], accresAvg[0], DSP_EMA_I32_ALPHA(0.1)));
 8000576:	4b3f      	ldr	r3, [pc, #252]	; (8000674 <main+0x1e4>)
 8000578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800057c:	4618      	mov	r0, r3
 800057e:	4b3e      	ldr	r3, [pc, #248]	; (8000678 <main+0x1e8>)
 8000580:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000584:	f641 1299 	movw	r2, #6553	; 0x1999
 8000588:	4619      	mov	r1, r3
 800058a:	f001 f839 	bl	8001600 <dsp_ema_i32>
 800058e:	4603      	mov	r3, r0
 8000590:	b21a      	sxth	r2, r3
 8000592:	4b39      	ldr	r3, [pc, #228]	; (8000678 <main+0x1e8>)
 8000594:	801a      	strh	r2, [r3, #0]
		accresAvg[1] = (int16_t)(dsp_ema_i32(accelerationRes[1], accresAvg[1], DSP_EMA_I32_ALPHA(0.1)));
 8000596:	4b37      	ldr	r3, [pc, #220]	; (8000674 <main+0x1e4>)
 8000598:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800059c:	4618      	mov	r0, r3
 800059e:	4b36      	ldr	r3, [pc, #216]	; (8000678 <main+0x1e8>)
 80005a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80005a4:	f641 1299 	movw	r2, #6553	; 0x1999
 80005a8:	4619      	mov	r1, r3
 80005aa:	f001 f829 	bl	8001600 <dsp_ema_i32>
 80005ae:	4603      	mov	r3, r0
 80005b0:	b21a      	sxth	r2, r3
 80005b2:	4b31      	ldr	r3, [pc, #196]	; (8000678 <main+0x1e8>)
 80005b4:	805a      	strh	r2, [r3, #2]
		accresAvg[2] = (int16_t)(dsp_ema_i32(accelerationRes[2], accresAvg[2], DSP_EMA_I32_ALPHA(0.1)));
 80005b6:	4b2f      	ldr	r3, [pc, #188]	; (8000674 <main+0x1e4>)
 80005b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80005bc:	4618      	mov	r0, r3
 80005be:	4b2e      	ldr	r3, [pc, #184]	; (8000678 <main+0x1e8>)
 80005c0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80005c4:	f641 1299 	movw	r2, #6553	; 0x1999
 80005c8:	4619      	mov	r1, r3
 80005ca:	f001 f819 	bl	8001600 <dsp_ema_i32>
 80005ce:	4603      	mov	r3, r0
 80005d0:	b21a      	sxth	r2, r3
 80005d2:	4b29      	ldr	r3, [pc, #164]	; (8000678 <main+0x1e8>)
 80005d4:	809a      	strh	r2, [r3, #4]

		if(HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO1) > 0){
 80005d6:	2141      	movs	r1, #65	; 0x41
 80005d8:	4828      	ldr	r0, [pc, #160]	; (800067c <main+0x1ec>)
 80005da:	f003 fec4 	bl	8004366 <HAL_FDCAN_GetRxFifoFillLevel>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d0c5      	beq.n	8000570 <main+0xe0>

			HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO1, &CANframeHeader, &CANframeData);
 80005e4:	4b26      	ldr	r3, [pc, #152]	; (8000680 <main+0x1f0>)
 80005e6:	4a27      	ldr	r2, [pc, #156]	; (8000684 <main+0x1f4>)
 80005e8:	2141      	movs	r1, #65	; 0x41
 80005ea:	4824      	ldr	r0, [pc, #144]	; (800067c <main+0x1ec>)
 80005ec:	f003 fd6c 	bl	80040c8 <HAL_FDCAN_GetRxMessage>
			if(CANframeHeader.Identifier == 0x11){
 80005f0:	4b24      	ldr	r3, [pc, #144]	; (8000684 <main+0x1f4>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	2b11      	cmp	r3, #17
 80005f6:	d1bb      	bne.n	8000570 <main+0xe0>
				if(CANframeData[1]&0b00001000 == 0b00001000){
 80005f8:	4b21      	ldr	r3, [pc, #132]	; (8000680 <main+0x1f0>)
 80005fa:	785b      	ldrb	r3, [r3, #1]
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	2b00      	cmp	r3, #0
 8000602:	d0b5      	beq.n	8000570 <main+0xe0>
					lightStateI++;
 8000604:	4b20      	ldr	r3, [pc, #128]	; (8000688 <main+0x1f8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	4a1f      	ldr	r2, [pc, #124]	; (8000688 <main+0x1f8>)
 800060c:	6013      	str	r3, [r2, #0]
					if(lightStateI > 4){
 800060e:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <main+0x1f8>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b04      	cmp	r3, #4
 8000614:	dd02      	ble.n	800061c <main+0x18c>
						lightStateI=0;
 8000616:	4b1c      	ldr	r3, [pc, #112]	; (8000688 <main+0x1f8>)
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
					}
					sConfigOCTIM1.Pulse=lightStates[lightStateI];
 800061c:	4b1a      	ldr	r3, [pc, #104]	; (8000688 <main+0x1f8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1a      	ldr	r2, [pc, #104]	; (800068c <main+0x1fc>)
 8000622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000626:	461a      	mov	r2, r3
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <main+0x1e0>)
 800062a:	605a      	str	r2, [r3, #4]
					if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOCTIM1, TIM_CHANNEL_3) != HAL_OK)
 800062c:	2208      	movs	r2, #8
 800062e:	4910      	ldr	r1, [pc, #64]	; (8000670 <main+0x1e0>)
 8000630:	480e      	ldr	r0, [pc, #56]	; (800066c <main+0x1dc>)
 8000632:	f006 fac7 	bl	8006bc4 <HAL_TIM_PWM_ConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d099      	beq.n	8000570 <main+0xe0>
				    {
					Error_Handler();
 800063c:	f001 f835 	bl	80016aa <Error_Handler>
		LSM6DSL_AccReadXYZ(accelerationRes);
 8000640:	e796      	b.n	8000570 <main+0xe0>
 8000642:	bf00      	nop
 8000644:	48001400 	.word	0x48001400
 8000648:	48000400 	.word	0x48000400
 800064c:	20000154 	.word	0x20000154
 8000650:	20000248 	.word	0x20000248
 8000654:	2000042c 	.word	0x2000042c
 8000658:	200000e8 	.word	0x200000e8
 800065c:	200005c8 	.word	0x200005c8
 8000660:	200002bc 	.word	0x200002bc
 8000664:	200004d0 	.word	0x200004d0
 8000668:	2000007c 	.word	0x2000007c
 800066c:	2000047c 	.word	0x2000047c
 8000670:	20000050 	.word	0x20000050
 8000674:	20000048 	.word	0x20000048
 8000678:	20000080 	.word	0x20000080
 800067c:	200003b0 	.word	0x200003b0
 8000680:	200002b4 	.word	0x200002b4
 8000684:	20000388 	.word	0x20000388
 8000688:	2000006c 	.word	0x2000006c
 800068c:	20000000 	.word	0x20000000

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b0a8      	sub	sp, #160	; 0xa0
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800069a:	2238      	movs	r2, #56	; 0x38
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f007 fbe2 	bl	8007e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b4:	463b      	mov	r3, r7
 80006b6:	2254      	movs	r2, #84	; 0x54
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f007 fbd4 	bl	8007e68 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006c4:	f004 ffdc 	bl	8005680 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006c8:	230a      	movs	r3, #10
 80006ca:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d0:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d2:	2340      	movs	r3, #64	; 0x40
 80006d4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006d6:	2301      	movs	r3, #1
 80006d8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006da:	2302      	movs	r3, #2
 80006dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e0:	2302      	movs	r3, #2
 80006e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006e6:	2301      	movs	r3, #1
 80006e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80006ec:	2310      	movs	r3, #16
 80006ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f2:	2302      	movs	r3, #2
 80006f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000704:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000708:	4618      	mov	r0, r3
 800070a:	f005 f86d 	bl	80057e8 <HAL_RCC_OscConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000714:	f000 ffc9 	bl	80016aa <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000718:	230f      	movs	r3, #15
 800071a:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071c:	2303      	movs	r3, #3
 800071e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000724:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000728:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 800072a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800072e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000730:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000734:	2103      	movs	r1, #3
 8000736:	4618      	mov	r0, r3
 8000738:	f005 fb6e 	bl	8005e18 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000742:	f000 ffb2 	bl	80016aa <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_ADC12
 8000746:	4b0d      	ldr	r3, [pc, #52]	; (800077c <SystemClock_Config+0xec>)
 8000748:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800074a:	2300      	movs	r3, #0
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800074e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000752:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000754:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000758:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800075a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800075e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000760:	463b      	mov	r3, r7
 8000762:	4618      	mov	r0, r3
 8000764:	f005 fd3c 	bl	80061e0 <HAL_RCCEx_PeriphCLKConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800076e:	f000 ff9c 	bl	80016aa <Error_Handler>
  }
}
 8000772:	bf00      	nop
 8000774:	37a0      	adds	r7, #160	; 0xa0
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	00019100 	.word	0x00019100

08000780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08c      	sub	sp, #48	; 0x30
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	2220      	movs	r2, #32
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f007 fb65 	bl	8007e68 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800079e:	4b5e      	ldr	r3, [pc, #376]	; (8000918 <MX_ADC1_Init+0x198>)
 80007a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80007a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007a6:	4b5c      	ldr	r3, [pc, #368]	; (8000918 <MX_ADC1_Init+0x198>)
 80007a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ae:	4b5a      	ldr	r3, [pc, #360]	; (8000918 <MX_ADC1_Init+0x198>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b4:	4b58      	ldr	r3, [pc, #352]	; (8000918 <MX_ADC1_Init+0x198>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007ba:	4b57      	ldr	r3, [pc, #348]	; (8000918 <MX_ADC1_Init+0x198>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007c0:	4b55      	ldr	r3, [pc, #340]	; (8000918 <MX_ADC1_Init+0x198>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007c6:	4b54      	ldr	r3, [pc, #336]	; (8000918 <MX_ADC1_Init+0x198>)
 80007c8:	2208      	movs	r2, #8
 80007ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007cc:	4b52      	ldr	r3, [pc, #328]	; (8000918 <MX_ADC1_Init+0x198>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007d2:	4b51      	ldr	r3, [pc, #324]	; (8000918 <MX_ADC1_Init+0x198>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 80007d8:	4b4f      	ldr	r3, [pc, #316]	; (8000918 <MX_ADC1_Init+0x198>)
 80007da:	2207      	movs	r2, #7
 80007dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007de:	4b4e      	ldr	r3, [pc, #312]	; (8000918 <MX_ADC1_Init+0x198>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007e6:	4b4c      	ldr	r3, [pc, #304]	; (8000918 <MX_ADC1_Init+0x198>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ec:	4b4a      	ldr	r3, [pc, #296]	; (8000918 <MX_ADC1_Init+0x198>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007f2:	4b49      	ldr	r3, [pc, #292]	; (8000918 <MX_ADC1_Init+0x198>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80007fa:	4b47      	ldr	r3, [pc, #284]	; (8000918 <MX_ADC1_Init+0x198>)
 80007fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000800:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000802:	4b45      	ldr	r3, [pc, #276]	; (8000918 <MX_ADC1_Init+0x198>)
 8000804:	2200      	movs	r2, #0
 8000806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800080a:	4843      	ldr	r0, [pc, #268]	; (8000918 <MX_ADC1_Init+0x198>)
 800080c:	f001 fd80 	bl	8002310 <HAL_ADC_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8000816:	f000 ff48 	bl	80016aa <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800081e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000822:	4619      	mov	r1, r3
 8000824:	483c      	ldr	r0, [pc, #240]	; (8000918 <MX_ADC1_Init+0x198>)
 8000826:	f002 fd73 	bl	8003310 <HAL_ADCEx_MultiModeConfigChannel>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000830:	f000 ff3b 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000834:	4b39      	ldr	r3, [pc, #228]	; (800091c <MX_ADC1_Init+0x19c>)
 8000836:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000838:	2306      	movs	r3, #6
 800083a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800083c:	2307      	movs	r3, #7
 800083e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000840:	237f      	movs	r3, #127	; 0x7f
 8000842:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000844:	2304      	movs	r3, #4
 8000846:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800084c:	1d3b      	adds	r3, r7, #4
 800084e:	4619      	mov	r1, r3
 8000850:	4831      	ldr	r0, [pc, #196]	; (8000918 <MX_ADC1_Init+0x198>)
 8000852:	f002 f801 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 800085c:	f000 ff25 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000860:	4b2f      	ldr	r3, [pc, #188]	; (8000920 <MX_ADC1_Init+0x1a0>)
 8000862:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000864:	230c      	movs	r3, #12
 8000866:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	4619      	mov	r1, r3
 800086c:	482a      	ldr	r0, [pc, #168]	; (8000918 <MX_ADC1_Init+0x198>)
 800086e:	f001 fff3 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000878:	f000 ff17 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800087c:	4b29      	ldr	r3, [pc, #164]	; (8000924 <MX_ADC1_Init+0x1a4>)
 800087e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000880:	2312      	movs	r3, #18
 8000882:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	4619      	mov	r1, r3
 8000888:	4823      	ldr	r0, [pc, #140]	; (8000918 <MX_ADC1_Init+0x198>)
 800088a:	f001 ffe5 	bl	8002858 <HAL_ADC_ConfigChannel>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000894:	f000 ff09 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000898:	4b23      	ldr	r3, [pc, #140]	; (8000928 <MX_ADC1_Init+0x1a8>)
 800089a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800089c:	2318      	movs	r3, #24
 800089e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4619      	mov	r1, r3
 80008a4:	481c      	ldr	r0, [pc, #112]	; (8000918 <MX_ADC1_Init+0x198>)
 80008a6:	f001 ffd7 	bl	8002858 <HAL_ADC_ConfigChannel>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80008b0:	f000 fefb 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80008b4:	4b1d      	ldr	r3, [pc, #116]	; (800092c <MX_ADC1_Init+0x1ac>)
 80008b6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80008b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	4619      	mov	r1, r3
 80008c2:	4815      	ldr	r0, [pc, #84]	; (8000918 <MX_ADC1_Init+0x198>)
 80008c4:	f001 ffc8 	bl	8002858 <HAL_ADC_ConfigChannel>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80008ce:	f000 feec 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <MX_ADC1_Init+0x1b0>)
 80008d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80008d6:	f44f 7383 	mov.w	r3, #262	; 0x106
 80008da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4619      	mov	r1, r3
 80008e0:	480d      	ldr	r0, [pc, #52]	; (8000918 <MX_ADC1_Init+0x198>)
 80008e2:	f001 ffb9 	bl	8002858 <HAL_ADC_ConfigChannel>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80008ec:	f000 fedd 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80008f0:	4b10      	ldr	r3, [pc, #64]	; (8000934 <MX_ADC1_Init+0x1b4>)
 80008f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80008f4:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80008f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	4619      	mov	r1, r3
 80008fe:	4806      	ldr	r0, [pc, #24]	; (8000918 <MX_ADC1_Init+0x198>)
 8000900:	f001 ffaa 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800090a:	f000 fece 	bl	80016aa <Error_Handler>
//CH3 - AUX - single fan 		index 4
//CH4 - ETC - single fan	 	index 5
//CH5 - SCRET - FANS ON 		index 6
  /* USER CODE END ADC1_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	3730      	adds	r7, #48	; 0x30
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000248 	.word	0x20000248
 800091c:	19200040 	.word	0x19200040
 8000920:	1d500080 	.word	0x1d500080
 8000924:	21800100 	.word	0x21800100
 8000928:	25b00200 	.word	0x25b00200
 800092c:	0c900008 	.word	0x0c900008
 8000930:	10c00010 	.word	0x10c00010
 8000934:	14f00020 	.word	0x14f00020

08000938 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	; 0x28
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */
	__HAL_RCC_ADC12_CLK_ENABLE();
 800093e:	4b44      	ldr	r3, [pc, #272]	; (8000a50 <MX_ADC2_Init+0x118>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000942:	4a43      	ldr	r2, [pc, #268]	; (8000a50 <MX_ADC2_Init+0x118>)
 8000944:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094a:	4b41      	ldr	r3, [pc, #260]	; (8000a50 <MX_ADC2_Init+0x118>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	2220      	movs	r2, #32
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f007 fa82 	bl	8007e68 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000964:	4b3b      	ldr	r3, [pc, #236]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000966:	4a3c      	ldr	r2, [pc, #240]	; (8000a58 <MX_ADC2_Init+0x120>)
 8000968:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800096a:	4b3a      	ldr	r3, [pc, #232]	; (8000a54 <MX_ADC2_Init+0x11c>)
 800096c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000970:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000972:	4b38      	ldr	r3, [pc, #224]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000978:	4b36      	ldr	r3, [pc, #216]	; (8000a54 <MX_ADC2_Init+0x11c>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800097e:	4b35      	ldr	r3, [pc, #212]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000984:	4b33      	ldr	r3, [pc, #204]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000986:	2201      	movs	r2, #1
 8000988:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800098a:	4b32      	ldr	r3, [pc, #200]	; (8000a54 <MX_ADC2_Init+0x11c>)
 800098c:	2208      	movs	r2, #8
 800098e:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000990:	4b30      	ldr	r3, [pc, #192]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000992:	2200      	movs	r2, #0
 8000994:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000996:	4b2f      	ldr	r3, [pc, #188]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000998:	2201      	movs	r2, #1
 800099a:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 3;
 800099c:	4b2d      	ldr	r3, [pc, #180]	; (8000a54 <MX_ADC2_Init+0x11c>)
 800099e:	2203      	movs	r2, #3
 80009a0:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80009a2:	4b2c      	ldr	r3, [pc, #176]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009aa:	4b2a      	ldr	r3, [pc, #168]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009b0:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80009b6:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80009be:	4b25      	ldr	r3, [pc, #148]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80009c6:	4b23      	ldr	r3, [pc, #140]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80009ce:	4821      	ldr	r0, [pc, #132]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009d0:	f001 fc9e 	bl	8002310 <HAL_ADC_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 80009da:	f000 fe66 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009de:	4b1f      	ldr	r3, [pc, #124]	; (8000a5c <MX_ADC2_Init+0x124>)
 80009e0:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009e2:	2306      	movs	r3, #6
 80009e4:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80009e6:	2307      	movs	r3, #7
 80009e8:	613b      	str	r3, [r7, #16]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009ea:	237f      	movs	r3, #127	; 0x7f
 80009ec:	617b      	str	r3, [r7, #20]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009ee:	2304      	movs	r3, #4
 80009f0:	61bb      	str	r3, [r7, #24]
  sConfig.Offset = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	4619      	mov	r1, r3
 80009fc:	4815      	ldr	r0, [pc, #84]	; (8000a54 <MX_ADC2_Init+0x11c>)
 80009fe:	f001 ff2b 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8000a08:	f000 fe4f 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_ADC2_Init+0x128>)
 8000a0e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a10:	230c      	movs	r3, #12
 8000a12:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	4619      	mov	r1, r3
 8000a1a:	480e      	ldr	r0, [pc, #56]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000a1c:	f001 ff1c 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000a26:	f000 fe40 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <MX_ADC2_Init+0x12c>)
 8000a2c:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a2e:	2312      	movs	r3, #18
 8000a30:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a32:	f107 0308 	add.w	r3, r7, #8
 8000a36:	4619      	mov	r1, r3
 8000a38:	4806      	ldr	r0, [pc, #24]	; (8000a54 <MX_ADC2_Init+0x11c>)
 8000a3a:	f001 ff0d 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_ADC2_Init+0x110>
  {
    Error_Handler();
 8000a44:	f000 fe31 	bl	80016aa <Error_Handler>
	//BOTH FANS ADC 2 IN 11	ID9
	//FUEL ADC 2 IN 15			ID10

  /* USER CODE END ADC2_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	3728      	adds	r7, #40	; 0x28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40021000 	.word	0x40021000
 8000a54:	200000e8 	.word	0x200000e8
 8000a58:	50000100 	.word	0x50000100
 8000a5c:	10c00010 	.word	0x10c00010
 8000a60:	14f00020 	.word	0x14f00020
 8000a64:	2e300800 	.word	0x2e300800

08000a68 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08c      	sub	sp, #48	; 0x30
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2220      	movs	r2, #32
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f007 f9f1 	bl	8007e68 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000a86:	4b38      	ldr	r3, [pc, #224]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000a88:	4a38      	ldr	r2, [pc, #224]	; (8000b6c <MX_ADC3_Init+0x104>)
 8000a8a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a8c:	4b36      	ldr	r3, [pc, #216]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000a8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a92:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a94:	4b34      	ldr	r3, [pc, #208]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a9a:	4b33      	ldr	r3, [pc, #204]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8000aa0:	4b31      	ldr	r3, [pc, #196]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000aa6:	4b30      	ldr	r3, [pc, #192]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aac:	4b2e      	ldr	r3, [pc, #184]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000aae:	2204      	movs	r2, #4
 8000ab0:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000ab2:	4b2d      	ldr	r3, [pc, #180]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000ab8:	4b2b      	ldr	r3, [pc, #172]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8000abe:	4b2a      	ldr	r3, [pc, #168]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ac0:	2202      	movs	r2, #2
 8000ac2:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ac4:	4b28      	ldr	r3, [pc, #160]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000acc:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ad2:	4b25      	ldr	r3, [pc, #148]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000ad8:	4b23      	ldr	r3, [pc, #140]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ae0:	4b21      	ldr	r3, [pc, #132]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8000ae6:	4b20      	ldr	r3, [pc, #128]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000aee:	481e      	ldr	r0, [pc, #120]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000af0:	f001 fc0e 	bl	8002310 <HAL_ADC_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8000afa:	f000 fdd6 	bl	80016aa <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000afe:	2300      	movs	r3, #0
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b06:	4619      	mov	r1, r3
 8000b08:	4817      	ldr	r0, [pc, #92]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000b0a:	f002 fc01 	bl	8003310 <HAL_ADCEx_MultiModeConfigChannel>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8000b14:	f000 fdc9 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000b18:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <MX_ADC3_Init+0x108>)
 8000b1a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b1c:	2306      	movs	r3, #6
 8000b1e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000b20:	2307      	movs	r3, #7
 8000b22:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b24:	237f      	movs	r3, #127	; 0x7f
 8000b26:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b28:	2304      	movs	r3, #4
 8000b2a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	480c      	ldr	r0, [pc, #48]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000b36:	f001 fe8f 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8000b40:	f000 fdb3 	bl	80016aa <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <MX_ADC3_Init+0x10c>)
 8000b46:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b48:	230c      	movs	r3, #12
 8000b4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4805      	ldr	r0, [pc, #20]	; (8000b68 <MX_ADC3_Init+0x100>)
 8000b52:	f001 fe81 	bl	8002858 <HAL_ADC_ConfigChannel>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_ADC3_Init+0xf8>
  {
    Error_Handler();
 8000b5c:	f000 fda5 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b60:	bf00      	nop
 8000b62:	3730      	adds	r7, #48	; 0x30
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200002bc 	.word	0x200002bc
 8000b6c:	50000400 	.word	0x50000400
 8000b70:	32601000 	.word	0x32601000
 8000b74:	14f00020 	.word	0x14f00020

08000b78 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b7c:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b7e:	4a20      	ldr	r2, [pc, #128]	; (8000c00 <MX_FDCAN1_Init+0x88>)
 8000b80:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000b82:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b88:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b94:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000ba8:	2202      	movs	r2, #2
 8000baa:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bac:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8000bb2:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bb4:	2205      	movs	r2, #5
 8000bb6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000bb8:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bba:	2202      	movs	r2, #2
 8000bbc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 6;
 8000bca:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bcc:	2206      	movs	r2, #6
 8000bce:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000bd6:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bdc:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000be8:	4804      	ldr	r0, [pc, #16]	; (8000bfc <MX_FDCAN1_Init+0x84>)
 8000bea:	f003 f81b 	bl	8003c24 <HAL_FDCAN_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000bf4:	f000 fd59 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
	
  /* USER CODE END FDCAN1_Init 2 */

}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	200003b0 	.word	0x200003b0
 8000c00:	40006400 	.word	0x40006400

08000c04 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c08:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c0a:	4a1c      	ldr	r2, [pc, #112]	; (8000c7c <MX_I2C3_Init+0x78>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00303D5B;
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c10:	4a1b      	ldr	r2, [pc, #108]	; (8000c80 <MX_I2C3_Init+0x7c>)
 8000c12:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000c14:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c1a:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c20:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c3e:	480e      	ldr	r0, [pc, #56]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c40:	f003 ff4e 	bl	8004ae0 <HAL_I2C_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000c4a:	f000 fd2e 	bl	80016aa <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4809      	ldr	r0, [pc, #36]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c52:	f004 fc1f 	bl	8005494 <HAL_I2CEx_ConfigAnalogFilter>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000c5c:	f000 fd25 	bl	80016aa <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000c60:	2100      	movs	r1, #0
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_I2C3_Init+0x74>)
 8000c64:	f004 fc61 	bl	800552a <HAL_I2CEx_ConfigDigitalFilter>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000c6e:	f000 fd1c 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000098 	.word	0x20000098
 8000c7c:	40007800 	.word	0x40007800
 8000c80:	00303d5b 	.word	0x00303d5b

08000c84 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <MX_IWDG_Init+0x34>)
 8000c8a:	4a0c      	ldr	r2, [pc, #48]	; (8000cbc <MX_IWDG_Init+0x38>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <MX_IWDG_Init+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <MX_IWDG_Init+0x34>)
 8000c96:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000c9a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <MX_IWDG_Init+0x34>)
 8000c9e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000ca2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000ca4:	4804      	ldr	r0, [pc, #16]	; (8000cb8 <MX_IWDG_Init+0x34>)
 8000ca6:	f004 fc8c 	bl	80055c2 <HAL_IWDG_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000cb0:	f000 fcfb 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000164 	.word	0x20000164
 8000cbc:	40003000 	.word	0x40003000

08000cc0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b098      	sub	sp, #96	; 0x60
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cd2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
 8000ce0:	611a      	str	r2, [r3, #16]
 8000ce2:	615a      	str	r2, [r3, #20]
 8000ce4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2234      	movs	r2, #52	; 0x34
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f007 f8bb 	bl	8007e68 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cf2:	4b3b      	ldr	r3, [pc, #236]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000cf4:	4a3b      	ldr	r2, [pc, #236]	; (8000de4 <MX_TIM1_Init+0x124>)
 8000cf6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cf8:	4b39      	ldr	r3, [pc, #228]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfe:	4b38      	ldr	r3, [pc, #224]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000d04:	4b36      	ldr	r3, [pc, #216]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d0c:	4b34      	ldr	r3, [pc, #208]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d12:	4b33      	ldr	r3, [pc, #204]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d18:	4b31      	ldr	r3, [pc, #196]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d1e:	4830      	ldr	r0, [pc, #192]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d20:	f005 fd7a 	bl	8006818 <HAL_TIM_PWM_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000d2a:	f000 fcbe 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d3a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4827      	ldr	r0, [pc, #156]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d42:	f006 feb9 	bl	8007ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d4c:	f000 fcad 	bl	80016aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d50:	2360      	movs	r3, #96	; 0x60
 8000d52:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 99;
 8000d54:	2363      	movs	r3, #99	; 0x63
 8000d56:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d64:	2300      	movs	r3, #0
 8000d66:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d70:	2208      	movs	r2, #8
 8000d72:	4619      	mov	r1, r3
 8000d74:	481a      	ldr	r0, [pc, #104]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000d76:	f005 ff25 	bl	8006bc4 <HAL_TIM_PWM_ConfigChannel>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000d80:	f000 fc93 	bl	80016aa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000da2:	2300      	movs	r3, #0
 8000da4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000daa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000db4:	2300      	movs	r3, #0
 8000db6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4807      	ldr	r0, [pc, #28]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000dc2:	f006 ff0f 	bl	8007be4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000dcc:	f000 fc6d 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000dd0:	4803      	ldr	r0, [pc, #12]	; (8000de0 <MX_TIM1_Init+0x120>)
 8000dd2:	f000 ff01 	bl	8001bd8 <HAL_TIM_MspPostInit>

}
 8000dd6:	bf00      	nop
 8000dd8:	3760      	adds	r7, #96	; 0x60
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	2000047c 	.word	0x2000047c
 8000de4:	40012c00 	.word	0x40012c00

08000de8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b088      	sub	sp, #32
 8000dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]
 8000df8:	609a      	str	r2, [r3, #8]
 8000dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e06:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160;
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e10:	22a0      	movs	r2, #160	; 0xa0
 8000e12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e14:	4b1a      	ldr	r3, [pc, #104]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000e1a:	4b19      	ldr	r3, [pc, #100]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e22:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e2e:	4814      	ldr	r0, [pc, #80]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e30:	f005 fc22 	bl	8006678 <HAL_TIM_Base_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000e3a:	f000 fc36 	bl	80016aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480d      	ldr	r0, [pc, #52]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e4c:	f005 ffca 	bl	8006de4 <HAL_TIM_ConfigClockSource>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e56:	f000 fc28 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	4619      	mov	r1, r3
 8000e66:	4806      	ldr	r0, [pc, #24]	; (8000e80 <MX_TIM2_Init+0x98>)
 8000e68:	f006 fe26 	bl	8007ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e72:	f000 fc1a 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	3720      	adds	r7, #32
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200004d0 	.word	0x200004d0

08000e84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	; 0x28
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8a:	f107 031c 	add.w	r3, r7, #28
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e96:	463b      	mov	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ea8:	4b22      	ldr	r3, [pc, #136]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000eaa:	4a23      	ldr	r2, [pc, #140]	; (8000f38 <MX_TIM3_Init+0xb4>)
 8000eac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000eae:	4b21      	ldr	r3, [pc, #132]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b1f      	ldr	r3, [pc, #124]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000eba:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000ebc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec2:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec8:	4b1a      	ldr	r3, [pc, #104]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ece:	4819      	ldr	r0, [pc, #100]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000ed0:	f005 fca2 	bl	8006818 <HAL_TIM_PWM_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000eda:	f000 fbe6 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4811      	ldr	r0, [pc, #68]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000eee:	f006 fde3 	bl	8007ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000ef8:	f000 fbd7 	bl	80016aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000efc:	2360      	movs	r3, #96	; 0x60
 8000efe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 60000;
 8000f00:	f64e 2360 	movw	r3, #60000	; 0xea60
 8000f04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2200      	movs	r2, #0
 8000f12:	4619      	mov	r1, r3
 8000f14:	4807      	ldr	r0, [pc, #28]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000f16:	f005 fe55 	bl	8006bc4 <HAL_TIM_PWM_ConfigChannel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8000f20:	f000 fbc3 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f24:	4803      	ldr	r0, [pc, #12]	; (8000f34 <MX_TIM3_Init+0xb0>)
 8000f26:	f000 fe57 	bl	8001bd8 <HAL_TIM_MspPostInit>

}
 8000f2a:	bf00      	nop
 8000f2c:	3728      	adds	r7, #40	; 0x28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200001d4 	.word	0x200001d4
 8000f38:	40000400 	.word	0x40000400

08000f3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f42:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <MX_DMA_Init+0x70>)
 8000f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f46:	4a19      	ldr	r2, [pc, #100]	; (8000fac <MX_DMA_Init+0x70>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	6493      	str	r3, [r2, #72]	; 0x48
 8000f4e:	4b17      	ldr	r3, [pc, #92]	; (8000fac <MX_DMA_Init+0x70>)
 8000f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <MX_DMA_Init+0x70>)
 8000f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f5e:	4a13      	ldr	r2, [pc, #76]	; (8000fac <MX_DMA_Init+0x70>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6493      	str	r3, [r2, #72]	; 0x48
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <MX_DMA_Init+0x70>)
 8000f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2101      	movs	r1, #1
 8000f76:	200b      	movs	r0, #11
 8000f78:	f002 fbad 	bl	80036d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f7c:	200b      	movs	r0, #11
 8000f7e:	f002 fbc4 	bl	800370a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2102      	movs	r1, #2
 8000f86:	200c      	movs	r0, #12
 8000f88:	f002 fba5 	bl	80036d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f8c:	200c      	movs	r0, #12
 8000f8e:	f002 fbbc 	bl	800370a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 3, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2103      	movs	r1, #3
 8000f96:	200d      	movs	r0, #13
 8000f98:	f002 fb9d 	bl	80036d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f9c:	200d      	movs	r0, #13
 8000f9e:	f002 fbb4 	bl	800370a <HAL_NVIC_EnableIRQ>

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fc6:	4b43      	ldr	r3, [pc, #268]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fcc:	f043 0320 	orr.w	r3, r3, #32
 8000fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd2:	4b40      	ldr	r3, [pc, #256]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	f003 0320 	and.w	r3, r3, #32
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fde:	4b3d      	ldr	r3, [pc, #244]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	4a3c      	ldr	r2, [pc, #240]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fe4:	f043 0304 	orr.w	r3, r3, #4
 8000fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fea:	4b3a      	ldr	r3, [pc, #232]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	f003 0304 	and.w	r3, r3, #4
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	4b37      	ldr	r3, [pc, #220]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	4a36      	ldr	r2, [pc, #216]	; (80010d4 <MX_GPIO_Init+0x124>)
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001002:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <MX_GPIO_Init+0x124>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <MX_GPIO_Init+0x124>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a30      	ldr	r2, [pc, #192]	; (80010d4 <MX_GPIO_Init+0x124>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <MX_GPIO_Init+0x124>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FAN_LEFT_CTRL_GPIO_Port, FAN_LEFT_CTRL_Pin, GPIO_PIN_RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	2102      	movs	r1, #2
 800102a:	482b      	ldr	r0, [pc, #172]	; (80010d8 <MX_GPIO_Init+0x128>)
 800102c:	f003 fd40 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	2102      	movs	r1, #2
 8001034:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001038:	f003 fd3a 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FAN_RIGHT_CTRL_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001042:	4826      	ldr	r0, [pc, #152]	; (80010dc <MX_GPIO_Init+0x12c>)
 8001044:	f003 fd34 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800104e:	4824      	ldr	r0, [pc, #144]	; (80010e0 <MX_GPIO_Init+0x130>)
 8001050:	f003 fd2e 	bl	8004ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FAN_LEFT_CTRL_Pin */
  GPIO_InitStruct.Pin = FAN_LEFT_CTRL_Pin;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FAN_LEFT_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4619      	mov	r1, r3
 800106a:	481b      	ldr	r0, [pc, #108]	; (80010d8 <MX_GPIO_Init+0x128>)
 800106c:	f003 fb9e 	bl	80047ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001070:	2302      	movs	r3, #2
 8001072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108a:	f003 fb8f 	bl	80047ac <HAL_GPIO_Init>

  /*Configure GPIO pins : FAN_RIGHT_CTRL_Pin PB11 PB12 */
  GPIO_InitStruct.Pin = FAN_RIGHT_CTRL_Pin|GPIO_PIN_11|GPIO_PIN_12;
 800108e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001094:	2301      	movs	r3, #1
 8001096:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	480d      	ldr	r0, [pc, #52]	; (80010dc <MX_GPIO_Init+0x12c>)
 80010a8:	f003 fb80 	bl	80047ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80010ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4806      	ldr	r0, [pc, #24]	; (80010e0 <MX_GPIO_Init+0x130>)
 80010c6:	f003 fb71 	bl	80047ac <HAL_GPIO_Init>

}
 80010ca:	bf00      	nop
 80010cc:	3728      	adds	r7, #40	; 0x28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	48001400 	.word	0x48001400
 80010dc:	48000400 	.word	0x48000400
 80010e0:	48000800 	.word	0x48000800

080010e4 <FDCAN_Config>:

/* USER CODE BEGIN 4 */
void FDCAN_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af02      	add	r7, sp, #8
  FDCAN_FilterTypeDef sFilterConfig;

  /* Configure Rx filter */
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80010ea:	2300      	movs	r3, #0
 80010ec:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80010f6:	2301      	movs	r3, #1
 80010f8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x11<<5;
 80010fa:	f44f 7308 	mov.w	r3, #544	; 0x220
 80010fe:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x11<<5;
 8001100:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001104:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4815      	ldr	r0, [pc, #84]	; (8001160 <FDCAN_Config+0x7c>)
 800110c:	f002 fee4 	bl	8003ed8 <HAL_FDCAN_ConfigFilter>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <FDCAN_Config+0x36>
  {
    Error_Handler();
 8001116:	f000 fac8 	bl	80016aa <Error_Handler>
  }

  /* Configure global filter:
     Filter all remote frames with STD and EXT ID
     Reject non matching frames with STD ID and EXT ID */
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 800111a:	2300      	movs	r3, #0
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2300      	movs	r3, #0
 8001120:	2202      	movs	r2, #2
 8001122:	2102      	movs	r1, #2
 8001124:	480e      	ldr	r0, [pc, #56]	; (8001160 <FDCAN_Config+0x7c>)
 8001126:	f002 ff31 	bl	8003f8c <HAL_FDCAN_ConfigGlobalFilter>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <FDCAN_Config+0x50>
  {
    Error_Handler();
 8001130:	f000 fabb 	bl	80016aa <Error_Handler>
  }

  /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8001134:	480a      	ldr	r0, [pc, #40]	; (8001160 <FDCAN_Config+0x7c>)
 8001136:	f002 ff5a 	bl	8003fee <HAL_FDCAN_Start>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <FDCAN_Config+0x60>
  {
    Error_Handler();
 8001140:	f000 fab3 	bl	80016aa <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001144:	2200      	movs	r2, #0
 8001146:	2101      	movs	r1, #1
 8001148:	4805      	ldr	r0, [pc, #20]	; (8001160 <FDCAN_Config+0x7c>)
 800114a:	f003 f961 	bl	8004410 <HAL_FDCAN_ActivateNotification>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <FDCAN_Config+0x74>
  {
    Error_Handler();
 8001154:	f000 faa9 	bl	80016aa <Error_Handler>
  }

  
}
 8001158:	bf00      	nop
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	200003b0 	.word	0x200003b0

08001164 <SENSOR_IO_Init>:

void SENSOR_IO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001168:	4b1b      	ldr	r3, [pc, #108]	; (80011d8 <SENSOR_IO_Init+0x74>)
 800116a:	4a1c      	ldr	r2, [pc, #112]	; (80011dc <SENSOR_IO_Init+0x78>)
 800116c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00303D5B;
 800116e:	4b1a      	ldr	r3, [pc, #104]	; (80011d8 <SENSOR_IO_Init+0x74>)
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <SENSOR_IO_Init+0x7c>)
 8001172:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <SENSOR_IO_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117a:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <SENSOR_IO_Init+0x74>)
 800117c:	2201      	movs	r2, #1
 800117e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <SENSOR_IO_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <SENSOR_IO_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800118c:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <SENSOR_IO_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001192:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <SENSOR_IO_Init+0x74>)
 8001194:	2200      	movs	r2, #0
 8001196:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001198:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <SENSOR_IO_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800119e:	480e      	ldr	r0, [pc, #56]	; (80011d8 <SENSOR_IO_Init+0x74>)
 80011a0:	f003 fc9e 	bl	8004ae0 <HAL_I2C_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SENSOR_IO_Init+0x4a>
  {
    Error_Handler();
 80011aa:	f000 fa7e 	bl	80016aa <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ae:	2100      	movs	r1, #0
 80011b0:	4809      	ldr	r0, [pc, #36]	; (80011d8 <SENSOR_IO_Init+0x74>)
 80011b2:	f004 f96f 	bl	8005494 <HAL_I2CEx_ConfigAnalogFilter>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SENSOR_IO_Init+0x5c>
  {
    Error_Handler();
 80011bc:	f000 fa75 	bl	80016aa <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80011c0:	2100      	movs	r1, #0
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <SENSOR_IO_Init+0x74>)
 80011c4:	f004 f9b1 	bl	800552a <HAL_I2CEx_ConfigDigitalFilter>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SENSOR_IO_Init+0x6e>
  {
    Error_Handler();
 80011ce:	f000 fa6c 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000098 	.word	0x20000098
 80011dc:	40007800 	.word	0x40007800
 80011e0:	00303d5b 	.word	0x00303d5b

080011e4 <SENSOR_IO_Write>:

void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af04      	add	r7, sp, #16
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
 80011ee:	460b      	mov	r3, r1
 80011f0:	71bb      	strb	r3, [r7, #6]
 80011f2:	4613      	mov	r3, r2
 80011f4:	717b      	strb	r3, [r7, #5]
		if(HAL_I2C_Mem_Write(&hi2c3,Addr,Reg,1,&Value,1,1000) != HAL_ERROR){
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	b299      	uxth	r1, r3
 80011fa:	79bb      	ldrb	r3, [r7, #6]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001202:	9302      	str	r3, [sp, #8]
 8001204:	2301      	movs	r3, #1
 8001206:	9301      	str	r3, [sp, #4]
 8001208:	1d7b      	adds	r3, r7, #5
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	2301      	movs	r3, #1
 800120e:	4806      	ldr	r0, [pc, #24]	; (8001228 <SENSOR_IO_Write+0x44>)
 8001210:	f003 fcf6 	bl	8004c00 <HAL_I2C_Mem_Write>
			//HAL_IWDG_Refresh(&hiwdg);
		}
	
		if(SENSOR_IO_Read(Addr, Reg) == Value){
 8001214:	79ba      	ldrb	r2, [r7, #6]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4611      	mov	r1, r2
 800121a:	4618      	mov	r0, r3
 800121c:	f000 f806 	bl	800122c <SENSOR_IO_Read>
			//HAL_IWDG_Refresh(&hiwdg);
		}
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000098 	.word	0x20000098

0800122c <SENSOR_IO_Read>:
uint8_t res[10] = {0,0,0,0,0,0,0,0,0,0};
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg){
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af04      	add	r7, sp, #16
 8001232:	4603      	mov	r3, r0
 8001234:	460a      	mov	r2, r1
 8001236:	71fb      	strb	r3, [r7, #7]
 8001238:	4613      	mov	r3, r2
 800123a:	71bb      	strb	r3, [r7, #6]
	
	if(HAL_I2C_Mem_Read(&hi2c3,Addr,Reg,1,res,1,1000) != HAL_ERROR){
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	b299      	uxth	r1, r3
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	b29a      	uxth	r2, r3
 8001244:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001248:	9302      	str	r3, [sp, #8]
 800124a:	2301      	movs	r3, #1
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	4b06      	ldr	r3, [pc, #24]	; (8001268 <SENSOR_IO_Read+0x3c>)
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <SENSOR_IO_Read+0x40>)
 8001256:	f003 fde7 	bl	8004e28 <HAL_I2C_Mem_Read>
		//HAL_IWDG_Refresh(&hiwdg);
	}
	
	return res[0];
 800125a:	4b03      	ldr	r3, [pc, #12]	; (8001268 <SENSOR_IO_Read+0x3c>)
 800125c:	781b      	ldrb	r3, [r3, #0]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000088 	.word	0x20000088
 800126c:	20000098 	.word	0x20000098

08001270 <HAL_ADC_ConvCpltCallback>:
	
	return result;
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
		int i = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
		if(hadc == &hadc1){
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a4b      	ldr	r2, [pc, #300]	; (80013ac <HAL_ADC_ConvCpltCallback+0x13c>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d12a      	bne.n	80012da <HAL_ADC_ConvCpltCallback+0x6a>
			for(i=0; i<ADC1NUMConversions; i++){
 8001284:	2300      	movs	r3, #0
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	e01e      	b.n	80012c8 <HAL_ADC_ConvCpltCallback+0x58>
				lastConversionResults[i]=uhADCxConvertedData[i];
 800128a:	4a49      	ldr	r2, [pc, #292]	; (80013b0 <HAL_ADC_ConvCpltCallback+0x140>)
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001292:	4a48      	ldr	r2, [pc, #288]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				averageConversionResults[i] = (int16_t)(dsp_ema_i32(lastConversionResults[i], averageConversionResults[i], DSP_EMA_I32_ALPHA(0.1)));
 800129a:	4a46      	ldr	r2, [pc, #280]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012a2:	4618      	mov	r0, r3
 80012a4:	4a44      	ldr	r2, [pc, #272]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012ac:	f641 1299 	movw	r2, #6553	; 0x1999
 80012b0:	4619      	mov	r1, r3
 80012b2:	f000 f9a5 	bl	8001600 <dsp_ema_i32>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b299      	uxth	r1, r3
 80012ba:	4a3f      	ldr	r2, [pc, #252]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<ADC1NUMConversions; i++){
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	3301      	adds	r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b06      	cmp	r3, #6
 80012cc:	dddd      	ble.n	800128a <HAL_ADC_ConvCpltCallback+0x1a>
			}
			ADC1Conversions++;
 80012ce:	4b3b      	ldr	r3, [pc, #236]	; (80013bc <HAL_ADC_ConvCpltCallback+0x14c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	4a39      	ldr	r2, [pc, #228]	; (80013bc <HAL_ADC_ConvCpltCallback+0x14c>)
 80012d6:	6013      	str	r3, [r2, #0]
	
		// Conversion Complete & DMA Transfer Complete As Well
    // So The AD_RES Is Now Updated & Let's Move IT To The PWM CCR1
    
		//HAL_ADC_Start_DMA(&hadc1,uhADCxConvertedData,10);
}
 80012d8:	e064      	b.n	80013a4 <HAL_ADC_ConvCpltCallback+0x134>
		else if(hadc == &hadc3){
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a38      	ldr	r2, [pc, #224]	; (80013c0 <HAL_ADC_ConvCpltCallback+0x150>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d12e      	bne.n	8001340 <HAL_ADC_ConvCpltCallback+0xd0>
			for(i=0; i<ADC3NUMConversions; i++){
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	e022      	b.n	800132e <HAL_ADC_ConvCpltCallback+0xbe>
				lastConversionResults[i+ADC1NUMConversions]=uhADC3ConvertedData[i];
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	3307      	adds	r3, #7
 80012ec:	4935      	ldr	r1, [pc, #212]	; (80013c4 <HAL_ADC_ConvCpltCallback+0x154>)
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80012f4:	4a2f      	ldr	r2, [pc, #188]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 80012f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				averageConversionResults[i+ADC1NUMConversions] = (int16_t)(dsp_ema_i32(lastConversionResults[i+ADC1NUMConversions], averageConversionResults[i+ADC1NUMConversions], DSP_EMA_I32_ALPHA(0.1)));
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	3307      	adds	r3, #7
 80012fe:	4a2d      	ldr	r2, [pc, #180]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001300:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001304:	4618      	mov	r0, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3307      	adds	r3, #7
 800130a:	4a2b      	ldr	r2, [pc, #172]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 800130c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001310:	f641 1299 	movw	r2, #6553	; 0x1999
 8001314:	4619      	mov	r1, r3
 8001316:	f000 f973 	bl	8001600 <dsp_ema_i32>
 800131a:	4602      	mov	r2, r0
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	3307      	adds	r3, #7
 8001320:	b291      	uxth	r1, r2
 8001322:	4a25      	ldr	r2, [pc, #148]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 8001324:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<ADC3NUMConversions; i++){
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3301      	adds	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2b01      	cmp	r3, #1
 8001332:	ddd9      	ble.n	80012e8 <HAL_ADC_ConvCpltCallback+0x78>
			ADC3Conversions++;
 8001334:	4b24      	ldr	r3, [pc, #144]	; (80013c8 <HAL_ADC_ConvCpltCallback+0x158>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	3301      	adds	r3, #1
 800133a:	4a23      	ldr	r2, [pc, #140]	; (80013c8 <HAL_ADC_ConvCpltCallback+0x158>)
 800133c:	6013      	str	r3, [r2, #0]
}
 800133e:	e031      	b.n	80013a4 <HAL_ADC_ConvCpltCallback+0x134>
		else if(hadc == &hadc2){
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a22      	ldr	r2, [pc, #136]	; (80013cc <HAL_ADC_ConvCpltCallback+0x15c>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d12d      	bne.n	80013a4 <HAL_ADC_ConvCpltCallback+0x134>
			for(i=0; i<ADC2NUMConversions; i++){
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	e022      	b.n	8001394 <HAL_ADC_ConvCpltCallback+0x124>
				lastConversionResults[i+ADC3NUMConversions+ADC1NUMConversions]=uhADC2ConvertedData[i];
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	3309      	adds	r3, #9
 8001352:	491f      	ldr	r1, [pc, #124]	; (80013d0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800135a:	4a16      	ldr	r2, [pc, #88]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 800135c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				averageConversionResults[i+ADC1NUMConversions+ADC3NUMConversions] = (int16_t)(dsp_ema_i32(lastConversionResults[i+ADC1NUMConversions+ADC3NUMConversions], averageConversionResults[i+ADC1NUMConversions+ADC3NUMConversions], DSP_EMA_I32_ALPHA(0.1)));
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	3309      	adds	r3, #9
 8001364:	4a13      	ldr	r2, [pc, #76]	; (80013b4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136a:	4618      	mov	r0, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	3309      	adds	r3, #9
 8001370:	4a11      	ldr	r2, [pc, #68]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 8001372:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001376:	f641 1299 	movw	r2, #6553	; 0x1999
 800137a:	4619      	mov	r1, r3
 800137c:	f000 f940 	bl	8001600 <dsp_ema_i32>
 8001380:	4602      	mov	r2, r0
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	3309      	adds	r3, #9
 8001386:	b291      	uxth	r1, r2
 8001388:	4a0b      	ldr	r2, [pc, #44]	; (80013b8 <HAL_ADC_ConvCpltCallback+0x148>)
 800138a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<ADC2NUMConversions; i++){
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3301      	adds	r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2b03      	cmp	r3, #3
 8001398:	ddd9      	ble.n	800134e <HAL_ADC_ConvCpltCallback+0xde>
			ADC2Conversions++;
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <HAL_ADC_ConvCpltCallback+0x164>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	3301      	adds	r3, #1
 80013a0:	4a0c      	ldr	r2, [pc, #48]	; (80013d4 <HAL_ADC_ConvCpltCallback+0x164>)
 80013a2:	6013      	str	r3, [r2, #0]
}
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000248 	.word	0x20000248
 80013b0:	20000154 	.word	0x20000154
 80013b4:	20000414 	.word	0x20000414
 80013b8:	20000230 	.word	0x20000230
 80013bc:	20000070 	.word	0x20000070
 80013c0:	200002bc 	.word	0x200002bc
 80013c4:	200005c8 	.word	0x200005c8
 80013c8:	20000078 	.word	0x20000078
 80013cc:	200000e8 	.word	0x200000e8
 80013d0:	2000042c 	.word	0x2000042c
 80013d4:	20000074 	.word	0x20000074

080013d8 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
		//BOTH FANS ADC 2 IN 11	ID9
		//FUEL ADC 2 IN 15			ID10
		

			/* Prepare Tx Header */
			TxHeader.Identifier = 0x105;
 80013e0:	4b7d      	ldr	r3, [pc, #500]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80013e2:	f240 1205 	movw	r2, #261	; 0x105
 80013e6:	601a      	str	r2, [r3, #0]
			TxHeader.IdType = FDCAN_STANDARD_ID;
 80013e8:	4b7b      	ldr	r3, [pc, #492]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
			TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80013ee:	4b7a      	ldr	r3, [pc, #488]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
			TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80013f4:	4b78      	ldr	r3, [pc, #480]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80013f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80013fa:	60da      	str	r2, [r3, #12]
			TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80013fc:	4b76      	ldr	r3, [pc, #472]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
			TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001402:	4b75      	ldr	r3, [pc, #468]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001404:	2200      	movs	r2, #0
 8001406:	615a      	str	r2, [r3, #20]
			TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001408:	4b73      	ldr	r3, [pc, #460]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
			TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800140e:	4b72      	ldr	r3, [pc, #456]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001410:	2200      	movs	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
			TxHeader.MessageMarker = 0;
 8001414:	4b70      	ldr	r3, [pc, #448]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001416:	2200      	movs	r2, #0
 8001418:	621a      	str	r2, [r3, #32]
		
	    TxData[0] = averageConversionResults[4] & 0xFF;
 800141a:	4b70      	ldr	r3, [pc, #448]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800141c:	891b      	ldrh	r3, [r3, #8]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b6f      	ldr	r3, [pc, #444]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001422:	701a      	strb	r2, [r3, #0]
	    TxData[1] = ((averageConversionResults[4] >> 8) & 0xFF ) | ((averageConversionResults[5] & 0xF )<<4);
 8001424:	4b6d      	ldr	r3, [pc, #436]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001426:	891b      	ldrh	r3, [r3, #8]
 8001428:	0a1b      	lsrs	r3, r3, #8
 800142a:	b29b      	uxth	r3, r3
 800142c:	b25a      	sxtb	r2, r3
 800142e:	4b6b      	ldr	r3, [pc, #428]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001430:	895b      	ldrh	r3, [r3, #10]
 8001432:	011b      	lsls	r3, r3, #4
 8001434:	b25b      	sxtb	r3, r3
 8001436:	4313      	orrs	r3, r2
 8001438:	b25b      	sxtb	r3, r3
 800143a:	b2da      	uxtb	r2, r3
 800143c:	4b68      	ldr	r3, [pc, #416]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800143e:	705a      	strb	r2, [r3, #1]
			TxData[2] = (averageConversionResults[5]>> 4);
 8001440:	4b66      	ldr	r3, [pc, #408]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001442:	895b      	ldrh	r3, [r3, #10]
 8001444:	091b      	lsrs	r3, r3, #4
 8001446:	b29b      	uxth	r3, r3
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4b65      	ldr	r3, [pc, #404]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800144c:	709a      	strb	r2, [r3, #2]
			TxData[3] = averageConversionResults[6] & 0xFF;
 800144e:	4b63      	ldr	r3, [pc, #396]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001450:	899b      	ldrh	r3, [r3, #12]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b62      	ldr	r3, [pc, #392]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001456:	70da      	strb	r2, [r3, #3]
	    TxData[4] = ((averageConversionResults[6] >> 8) & 0xFF ) | ((averageConversionResults[7] & 0xF )<<4);
 8001458:	4b60      	ldr	r3, [pc, #384]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800145a:	899b      	ldrh	r3, [r3, #12]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	b29b      	uxth	r3, r3
 8001460:	b25a      	sxtb	r2, r3
 8001462:	4b5e      	ldr	r3, [pc, #376]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001464:	89db      	ldrh	r3, [r3, #14]
 8001466:	011b      	lsls	r3, r3, #4
 8001468:	b25b      	sxtb	r3, r3
 800146a:	4313      	orrs	r3, r2
 800146c:	b25b      	sxtb	r3, r3
 800146e:	b2da      	uxtb	r2, r3
 8001470:	4b5b      	ldr	r3, [pc, #364]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001472:	711a      	strb	r2, [r3, #4]
			TxData[5] = (averageConversionResults[7]>> 4);
 8001474:	4b59      	ldr	r3, [pc, #356]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001476:	89db      	ldrh	r3, [r3, #14]
 8001478:	091b      	lsrs	r3, r3, #4
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b58      	ldr	r3, [pc, #352]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001480:	715a      	strb	r2, [r3, #5]
			TxData[6] = averageConversionResults[9] & 0xFF;
 8001482:	4b56      	ldr	r3, [pc, #344]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001484:	8a5b      	ldrh	r3, [r3, #18]
 8001486:	b2da      	uxtb	r2, r3
 8001488:	4b55      	ldr	r3, [pc, #340]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800148a:	719a      	strb	r2, [r3, #6]
	    TxData[7] = ((averageConversionResults[9] >> 8) & 0xFF );
 800148c:	4b53      	ldr	r3, [pc, #332]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800148e:	8a5b      	ldrh	r3, [r3, #18]
 8001490:	0a1b      	lsrs	r3, r3, #8
 8001492:	b29b      	uxth	r3, r3
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b52      	ldr	r3, [pc, #328]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001498:	71da      	strb	r2, [r3, #7]
	        /* Start the Transmission process */
	    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK)
 800149a:	4a51      	ldr	r2, [pc, #324]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800149c:	494e      	ldr	r1, [pc, #312]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800149e:	4851      	ldr	r0, [pc, #324]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80014a0:	f002 fdcd 	bl	800403e <HAL_FDCAN_AddMessageToTxFifoQ>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_TIM_PeriodElapsedCallback+0xd6>
			{
				/* Transmission request Error */
				Error_Handler();
 80014aa:	f000 f8fe 	bl	80016aa <Error_Handler>
			}
			
			TxHeader.Identifier = 0x106;
 80014ae:	4b4a      	ldr	r3, [pc, #296]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014b0:	f44f 7283 	mov.w	r2, #262	; 0x106
 80014b4:	601a      	str	r2, [r3, #0]
			TxHeader.IdType = FDCAN_STANDARD_ID;
 80014b6:	4b48      	ldr	r3, [pc, #288]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	605a      	str	r2, [r3, #4]
			TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80014bc:	4b46      	ldr	r3, [pc, #280]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
			TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80014c2:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80014c8:	60da      	str	r2, [r3, #12]
			TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80014ca:	4b43      	ldr	r3, [pc, #268]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
			TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80014d0:	4b41      	ldr	r3, [pc, #260]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
			TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80014d6:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
			TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80014dc:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
			TxHeader.MessageMarker = 0;
 80014e2:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
		
	    TxData[0] = averageConversionResults[10] & 0xFF;
 80014e8:	4b3c      	ldr	r3, [pc, #240]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 80014ea:	8a9b      	ldrh	r3, [r3, #20]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b3c      	ldr	r3, [pc, #240]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80014f0:	701a      	strb	r2, [r3, #0]
	    TxData[1] = ((averageConversionResults[10] >> 8) & 0xFF );
 80014f2:	4b3a      	ldr	r3, [pc, #232]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x204>)
 80014f4:	8a9b      	ldrh	r3, [r3, #20]
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	4b38      	ldr	r3, [pc, #224]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80014fe:	705a      	strb	r2, [r3, #1]
			TxData[2] = accelerationRes[0] & 0xFF;
 8001500:	4b39      	ldr	r3, [pc, #228]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001502:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001506:	b2da      	uxtb	r2, r3
 8001508:	4b35      	ldr	r3, [pc, #212]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800150a:	709a      	strb	r2, [r3, #2]
	    TxData[3] = ((accelerationRes[0] >> 8));
 800150c:	4b36      	ldr	r3, [pc, #216]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800150e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001512:	121b      	asrs	r3, r3, #8
 8001514:	b21b      	sxth	r3, r3
 8001516:	b2da      	uxtb	r2, r3
 8001518:	4b31      	ldr	r3, [pc, #196]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800151a:	70da      	strb	r2, [r3, #3]
			TxData[4] = accelerationRes[1] & 0xFF;
 800151c:	4b32      	ldr	r3, [pc, #200]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800151e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001522:	b2da      	uxtb	r2, r3
 8001524:	4b2e      	ldr	r3, [pc, #184]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001526:	711a      	strb	r2, [r3, #4]
	    TxData[5] = ((accelerationRes[1] >> 8));
 8001528:	4b2f      	ldr	r3, [pc, #188]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800152a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800152e:	121b      	asrs	r3, r3, #8
 8001530:	b21b      	sxth	r3, r3
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001536:	715a      	strb	r2, [r3, #5]
			TxData[6] = accelerationRes[2] & 0xFF;
 8001538:	4b2b      	ldr	r3, [pc, #172]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800153a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800153e:	b2da      	uxtb	r2, r3
 8001540:	4b27      	ldr	r3, [pc, #156]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001542:	719a      	strb	r2, [r3, #6]
	    TxData[7] = ((accelerationRes[2] >> 8));
 8001544:	4b28      	ldr	r3, [pc, #160]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001546:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800154a:	121b      	asrs	r3, r3, #8
 800154c:	b21b      	sxth	r3, r3
 800154e:	b2da      	uxtb	r2, r3
 8001550:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001552:	71da      	strb	r2, [r3, #7]
	        /* Start the Transmission process */
	    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK)
 8001554:	4a22      	ldr	r2, [pc, #136]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001556:	4920      	ldr	r1, [pc, #128]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001558:	4822      	ldr	r0, [pc, #136]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800155a:	f002 fd70 	bl	800403e <HAL_FDCAN_AddMessageToTxFifoQ>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_TIM_PeriodElapsedCallback+0x190>
			{
				/* Transmission request Error */
				Error_Handler();
 8001564:	f000 f8a1 	bl	80016aa <Error_Handler>
			}

			HAL_FDCAN_GetErrorCounters(&hfdcan1, &errorCounter);
 8001568:	4920      	ldr	r1, [pc, #128]	; (80015ec <HAL_TIM_PeriodElapsedCallback+0x214>)
 800156a:	481e      	ldr	r0, [pc, #120]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800156c:	f002 fed6 	bl	800431c <HAL_FDCAN_GetErrorCounters>
			HAL_FDCAN_IsRestrictedOperationMode(&hfdcan1);
 8001570:	481c      	ldr	r0, [pc, #112]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001572:	f002 ff16 	bl	80043a2 <HAL_FDCAN_IsRestrictedOperationMode>
			HAL_FDCAN_GetProtocolStatus(&hfdcan1, &protocolStatus);
 8001576:	491e      	ldr	r1, [pc, #120]	; (80015f0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001578:	481a      	ldr	r0, [pc, #104]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800157a:	f002 fe7f 	bl	800427c <HAL_FDCAN_GetProtocolStatus>

			if(protocolStatus.BusOff==1){
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d10b      	bne.n	800159e <HAL_TIM_PeriodElapsedCallback+0x1c6>
				HAL_FDCAN_ExitRestrictedOperationMode(&hfdcan1);
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001588:	f002 ff1d 	bl	80043c6 <HAL_FDCAN_ExitRestrictedOperationMode>
				if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800158c:	4815      	ldr	r0, [pc, #84]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800158e:	f002 fd2e 	bl	8003fee <HAL_FDCAN_Start>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d01b      	beq.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				{
					Error_Handler();
 8001598:	f000 f887 	bl	80016aa <Error_Handler>
				  	//SET ETC (RIGHT FAN) OFF
				  	HAL_GPIO_WritePin(FAN_RIGHT_CTRL_GPIO_Port,FAN_RIGHT_CTRL_Pin,GPIO_PIN_RESET);

				  	//HAL_GPIO_TogglePin(CTULogo_GPIO_Port,CTULogo_Pin);
			}
}
 800159c:	e018      	b.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				HAL_IWDG_Refresh(&hiwdg);
 800159e:	4815      	ldr	r0, [pc, #84]	; (80015f4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80015a0:	f004 f85e 	bl	8005660 <HAL_IWDG_Refresh>
				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_1,GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2102      	movs	r1, #2
 80015a8:	4813      	ldr	r0, [pc, #76]	; (80015f8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80015aa:	f003 fa81 	bl	8004ab0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015b4:	4811      	ldr	r0, [pc, #68]	; (80015fc <HAL_TIM_PeriodElapsedCallback+0x224>)
 80015b6:	f003 fa7b 	bl	8004ab0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(FAN_LEFT_CTRL_GPIO_Port,FAN_LEFT_CTRL_Pin,GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2102      	movs	r1, #2
 80015be:	480e      	ldr	r0, [pc, #56]	; (80015f8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80015c0:	f003 fa76 	bl	8004ab0 <HAL_GPIO_WritePin>
				  	HAL_GPIO_WritePin(FAN_RIGHT_CTRL_GPIO_Port,FAN_RIGHT_CTRL_Pin,GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015ca:	480c      	ldr	r0, [pc, #48]	; (80015fc <HAL_TIM_PeriodElapsedCallback+0x224>)
 80015cc:	f003 fa70 	bl	8004ab0 <HAL_GPIO_WritePin>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000057c 	.word	0x2000057c
 80015dc:	20000230 	.word	0x20000230
 80015e0:	20000448 	.word	0x20000448
 80015e4:	200003b0 	.word	0x200003b0
 80015e8:	20000048 	.word	0x20000048
 80015ec:	20000220 	.word	0x20000220
 80015f0:	20000450 	.word	0x20000450
 80015f4:	20000164 	.word	0x20000164
 80015f8:	48001400 	.word	0x48001400
 80015fc:	48000400 	.word	0x48000400

08001600 <dsp_ema_i32>:


 

 
int32_t dsp_ema_i32(int32_t in, int32_t average, uint16_t alpha){
 8001600:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001604:	b086      	sub	sp, #24
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	4613      	mov	r3, r2
 800160e:	80fb      	strh	r3, [r7, #6]
  int64_t tmp0; //calcs must be done in 64-bit math to avoid overflow
  tmp0 = (int64_t)in * (alpha) + (int64_t)average * (65536 - alpha);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4618      	mov	r0, r3
 8001614:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001618:	88fa      	ldrh	r2, [r7, #6]
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	fb02 f501 	mul.w	r5, r2, r1
 8001622:	fb00 f403 	mul.w	r4, r0, r3
 8001626:	442c      	add	r4, r5
 8001628:	fba0 0102 	umull	r0, r1, r0, r2
 800162c:	1863      	adds	r3, r4, r1
 800162e:	4619      	mov	r1, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	461c      	mov	r4, r3
 8001634:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 800163e:	461a      	mov	r2, r3
 8001640:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001644:	fb02 fc05 	mul.w	ip, r2, r5
 8001648:	fb04 f603 	mul.w	r6, r4, r3
 800164c:	4466      	add	r6, ip
 800164e:	fba4 2302 	umull	r2, r3, r4, r2
 8001652:	18f4      	adds	r4, r6, r3
 8001654:	4623      	mov	r3, r4
 8001656:	eb10 0802 	adds.w	r8, r0, r2
 800165a:	eb41 0903 	adc.w	r9, r1, r3
 800165e:	e9c7 8904 	strd	r8, r9, [r7, #16]
  return (int32_t)((tmp0 + 32768) / 65536); //scale back to 32-bit (with rounding)
 8001662:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001666:	f512 4a00 	adds.w	sl, r2, #32768	; 0x8000
 800166a:	f143 0b00 	adc.w	fp, r3, #0
 800166e:	4652      	mov	r2, sl
 8001670:	465b      	mov	r3, fp
 8001672:	2a00      	cmp	r2, #0
 8001674:	f173 0100 	sbcs.w	r1, r3, #0
 8001678:	da06      	bge.n	8001688 <dsp_ema_i32+0x88>
 800167a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800167e:	f04f 0100 	mov.w	r1, #0
 8001682:	1812      	adds	r2, r2, r0
 8001684:	eb41 0303 	adc.w	r3, r1, r3
 8001688:	f04f 0000 	mov.w	r0, #0
 800168c:	f04f 0100 	mov.w	r1, #0
 8001690:	0c10      	lsrs	r0, r2, #16
 8001692:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001696:	1419      	asrs	r1, r3, #16
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4613      	mov	r3, r2
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80016a8:	4770      	bx	lr

080016aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <HAL_MspInit+0x44>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c2:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <HAL_MspInit+0x44>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6613      	str	r3, [r2, #96]	; 0x60
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_MspInit+0x44>)
 80016cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <HAL_MspInit+0x44>)
 80016d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016da:	4a08      	ldr	r2, [pc, #32]	; (80016fc <HAL_MspInit+0x44>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e0:	6593      	str	r3, [r2, #88]	; 0x58
 80016e2:	4b06      	ldr	r3, [pc, #24]	; (80016fc <HAL_MspInit+0x44>)
 80016e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016ee:	f004 f86b 	bl	80057c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000

08001700 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b090      	sub	sp, #64	; 0x40
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001720:	f040 808b 	bne.w	800183a <HAL_ADC_MspInit+0x13a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001724:	4b81      	ldr	r3, [pc, #516]	; (800192c <HAL_ADC_MspInit+0x22c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	4a80      	ldr	r2, [pc, #512]	; (800192c <HAL_ADC_MspInit+0x22c>)
 800172c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800172e:	4b7f      	ldr	r3, [pc, #508]	; (800192c <HAL_ADC_MspInit+0x22c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10b      	bne.n	800174e <HAL_ADC_MspInit+0x4e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001736:	4b7e      	ldr	r3, [pc, #504]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	4a7d      	ldr	r2, [pc, #500]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800173c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001742:	4b7b      	ldr	r3, [pc, #492]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001746:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
 800174c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800174e:	4b78      	ldr	r3, [pc, #480]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001752:	4a77      	ldr	r2, [pc, #476]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175a:	4b75      	ldr	r3, [pc, #468]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
 8001764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	4b72      	ldr	r3, [pc, #456]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	4a71      	ldr	r2, [pc, #452]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001772:	4b6f      	ldr	r3, [pc, #444]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	623b      	str	r3, [r7, #32]
 800177c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177e:	4b6c      	ldr	r3, [pc, #432]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	4a6b      	ldr	r2, [pc, #428]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800178a:	4b69      	ldr	r3, [pc, #420]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	61fb      	str	r3, [r7, #28]
 8001794:	69fb      	ldr	r3, [r7, #28]
    PC3     ------> ADC1_IN9
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001796:	230f      	movs	r3, #15
 8001798:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179a:	2303      	movs	r3, #3
 800179c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017a6:	4619      	mov	r1, r3
 80017a8:	4862      	ldr	r0, [pc, #392]	; (8001934 <HAL_ADC_MspInit+0x234>)
 80017aa:	f002 ffff 	bl	80047ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017ae:	230c      	movs	r3, #12
 80017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b2:	2303      	movs	r3, #3
 80017b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017be:	4619      	mov	r1, r3
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c4:	f002 fff2 	bl	80047ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ce:	2303      	movs	r3, #3
 80017d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017da:	4619      	mov	r1, r3
 80017dc:	4856      	ldr	r0, [pc, #344]	; (8001938 <HAL_ADC_MspInit+0x238>)
 80017de:	f002 ffe5 	bl	80047ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017e2:	4b56      	ldr	r3, [pc, #344]	; (800193c <HAL_ADC_MspInit+0x23c>)
 80017e4:	4a56      	ldr	r2, [pc, #344]	; (8001940 <HAL_ADC_MspInit+0x240>)
 80017e6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017e8:	4b54      	ldr	r3, [pc, #336]	; (800193c <HAL_ADC_MspInit+0x23c>)
 80017ea:	2205      	movs	r2, #5
 80017ec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ee:	4b53      	ldr	r3, [pc, #332]	; (800193c <HAL_ADC_MspInit+0x23c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f4:	4b51      	ldr	r3, [pc, #324]	; (800193c <HAL_ADC_MspInit+0x23c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017fa:	4b50      	ldr	r3, [pc, #320]	; (800193c <HAL_ADC_MspInit+0x23c>)
 80017fc:	2280      	movs	r2, #128	; 0x80
 80017fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001800:	4b4e      	ldr	r3, [pc, #312]	; (800193c <HAL_ADC_MspInit+0x23c>)
 8001802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001806:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001808:	4b4c      	ldr	r3, [pc, #304]	; (800193c <HAL_ADC_MspInit+0x23c>)
 800180a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800180e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001810:	4b4a      	ldr	r3, [pc, #296]	; (800193c <HAL_ADC_MspInit+0x23c>)
 8001812:	2220      	movs	r2, #32
 8001814:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001816:	4b49      	ldr	r3, [pc, #292]	; (800193c <HAL_ADC_MspInit+0x23c>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800181c:	4847      	ldr	r0, [pc, #284]	; (800193c <HAL_ADC_MspInit+0x23c>)
 800181e:	f001 ff8f 	bl	8003740 <HAL_DMA_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_ADC_MspInit+0x12c>
    {
      Error_Handler();
 8001828:	f7ff ff3f 	bl	80016aa <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a43      	ldr	r2, [pc, #268]	; (800193c <HAL_ADC_MspInit+0x23c>)
 8001830:	655a      	str	r2, [r3, #84]	; 0x54
 8001832:	4a42      	ldr	r2, [pc, #264]	; (800193c <HAL_ADC_MspInit+0x23c>)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001838:	e0df      	b.n	80019fa <HAL_ADC_MspInit+0x2fa>
  else if(hadc->Instance==ADC2)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a41      	ldr	r2, [pc, #260]	; (8001944 <HAL_ADC_MspInit+0x244>)
 8001840:	4293      	cmp	r3, r2
 8001842:	f040 8085 	bne.w	8001950 <HAL_ADC_MspInit+0x250>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001846:	4b39      	ldr	r3, [pc, #228]	; (800192c <HAL_ADC_MspInit+0x22c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3301      	adds	r3, #1
 800184c:	4a37      	ldr	r2, [pc, #220]	; (800192c <HAL_ADC_MspInit+0x22c>)
 800184e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001850:	4b36      	ldr	r3, [pc, #216]	; (800192c <HAL_ADC_MspInit+0x22c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d10b      	bne.n	8001870 <HAL_ADC_MspInit+0x170>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001858:	4b35      	ldr	r3, [pc, #212]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800185a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185c:	4a34      	ldr	r2, [pc, #208]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800185e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001862:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001864:	4b32      	ldr	r3, [pc, #200]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001868:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001870:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001874:	4a2e      	ldr	r2, [pc, #184]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187c:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800187e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001888:	4b29      	ldr	r3, [pc, #164]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800188a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188c:	4a28      	ldr	r2, [pc, #160]	; (8001930 <HAL_ADC_MspInit+0x230>)
 800188e:	f043 0304 	orr.w	r3, r3, #4
 8001892:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001894:	4b26      	ldr	r3, [pc, #152]	; (8001930 <HAL_ADC_MspInit+0x230>)
 8001896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a4:	2303      	movs	r3, #3
 80018a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018b0:	4619      	mov	r1, r3
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f002 ff79 	bl	80047ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018ba:	2330      	movs	r3, #48	; 0x30
 80018bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018be:	2303      	movs	r3, #3
 80018c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018ca:	4619      	mov	r1, r3
 80018cc:	4819      	ldr	r0, [pc, #100]	; (8001934 <HAL_ADC_MspInit+0x234>)
 80018ce:	f002 ff6d 	bl	80047ac <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80018d2:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018d4:	4a1d      	ldr	r2, [pc, #116]	; (800194c <HAL_ADC_MspInit+0x24c>)
 80018d6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018da:	2224      	movs	r2, #36	; 0x24
 80018dc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018f0:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018f6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018f8:	4b13      	ldr	r3, [pc, #76]	; (8001948 <HAL_ADC_MspInit+0x248>)
 80018fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018fe:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001900:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_ADC_MspInit+0x248>)
 8001902:	2220      	movs	r2, #32
 8001904:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_ADC_MspInit+0x248>)
 8001908:	2200      	movs	r2, #0
 800190a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800190c:	480e      	ldr	r0, [pc, #56]	; (8001948 <HAL_ADC_MspInit+0x248>)
 800190e:	f001 ff17 	bl	8003740 <HAL_DMA_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_ADC_MspInit+0x21c>
      Error_Handler();
 8001918:	f7ff fec7 	bl	80016aa <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <HAL_ADC_MspInit+0x248>)
 8001920:	655a      	str	r2, [r3, #84]	; 0x54
 8001922:	4a09      	ldr	r2, [pc, #36]	; (8001948 <HAL_ADC_MspInit+0x248>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001928:	e067      	b.n	80019fa <HAL_ADC_MspInit+0x2fa>
 800192a:	bf00      	nop
 800192c:	20000094 	.word	0x20000094
 8001930:	40021000 	.word	0x40021000
 8001934:	48000800 	.word	0x48000800
 8001938:	48000400 	.word	0x48000400
 800193c:	20000328 	.word	0x20000328
 8001940:	40020008 	.word	0x40020008
 8001944:	50000100 	.word	0x50000100
 8001948:	2000051c 	.word	0x2000051c
 800194c:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC3)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a2b      	ldr	r2, [pc, #172]	; (8001a04 <HAL_ADC_MspInit+0x304>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d14f      	bne.n	80019fa <HAL_ADC_MspInit+0x2fa>
    __HAL_RCC_ADC345_CLK_ENABLE();
 800195a:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195e:	4a2a      	ldr	r2, [pc, #168]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 8001960:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001966:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 8001968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001972:	4b25      	ldr	r3, [pc, #148]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 8001974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001976:	4a24      	ldr	r2, [pc, #144]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800197e:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <HAL_ADC_MspInit+0x308>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 800198a:	f242 0301 	movw	r3, #8193	; 0x2001
 800198e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001990:	2303      	movs	r3, #3
 8001992:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001998:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800199c:	4619      	mov	r1, r3
 800199e:	481b      	ldr	r0, [pc, #108]	; (8001a0c <HAL_ADC_MspInit+0x30c>)
 80019a0:	f002 ff04 	bl	80047ac <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 80019a4:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019a6:	4a1b      	ldr	r2, [pc, #108]	; (8001a14 <HAL_ADC_MspInit+0x314>)
 80019a8:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80019aa:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019ac:	2225      	movs	r2, #37	; 0x25
 80019ae:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019b0:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80019b6:	4b16      	ldr	r3, [pc, #88]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80019bc:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019be:	2280      	movs	r2, #128	; 0x80
 80019c0:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019c8:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019d0:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80019d2:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019d4:	2220      	movs	r2, #32
 80019d6:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80019d8:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019da:	2200      	movs	r2, #0
 80019dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80019de:	480c      	ldr	r0, [pc, #48]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019e0:	f001 feae 	bl	8003740 <HAL_DMA_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_ADC_MspInit+0x2ee>
      Error_Handler();
 80019ea:	f7ff fe5e 	bl	80016aa <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019f2:	655a      	str	r2, [r3, #84]	; 0x54
 80019f4:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_ADC_MspInit+0x310>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6293      	str	r3, [r2, #40]	; 0x28
}
 80019fa:	bf00      	nop
 80019fc:	3740      	adds	r7, #64	; 0x40
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	50000400 	.word	0x50000400
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000400 	.word	0x48000400
 8001a10:	20000174 	.word	0x20000174
 8001a14:	40020030 	.word	0x40020030

08001a18 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a18      	ldr	r2, [pc, #96]	; (8001a98 <HAL_FDCAN_MspInit+0x80>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d129      	bne.n	8001a8e <HAL_FDCAN_MspInit+0x76>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3e:	4a17      	ldr	r2, [pc, #92]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a44:	6593      	str	r3, [r2, #88]	; 0x58
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <HAL_FDCAN_MspInit+0x84>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a6a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001a7c:	2309      	movs	r3, #9
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a8a:	f002 fe8f 	bl	80047ac <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8001a8e:	bf00      	nop
 8001a90:	3728      	adds	r7, #40	; 0x28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40006400 	.word	0x40006400
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	; 0x28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	605a      	str	r2, [r3, #4]
 8001ab2:	609a      	str	r2, [r3, #8]
 8001ab4:	60da      	str	r2, [r3, #12]
 8001ab6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <HAL_I2C_MspInit+0x7c>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d128      	bne.n	8001b14 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac2:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	4a16      	ldr	r2, [pc, #88]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ace:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad2:	f003 0304 	and.w	r3, r3, #4
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ada:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae0:	2312      	movs	r3, #18
 8001ae2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001aec:	2308      	movs	r3, #8
 8001aee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	480b      	ldr	r0, [pc, #44]	; (8001b24 <HAL_I2C_MspInit+0x84>)
 8001af8:	f002 fe58 	bl	80047ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001afc:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b00:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001b02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b06:	6593      	str	r3, [r2, #88]	; 0x58
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_I2C_MspInit+0x80>)
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b14:	bf00      	nop
 8001b16:	3728      	adds	r7, #40	; 0x28
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40007800 	.word	0x40007800
 8001b20:	40021000 	.word	0x40021000
 8001b24:	48000800 	.word	0x48000800

08001b28 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a13      	ldr	r2, [pc, #76]	; (8001b84 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d10c      	bne.n	8001b54 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b44:	6613      	str	r3, [r2, #96]	; 0x60
 8001b46:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b52:	e010      	b.n	8001b76 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0c      	ldr	r2, [pc, #48]	; (8001b8c <HAL_TIM_PWM_MspInit+0x64>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10b      	bne.n	8001b76 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b62:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6593      	str	r3, [r2, #88]	; 0x58
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <HAL_TIM_PWM_MspInit+0x60>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40012c00 	.word	0x40012c00
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40000400 	.word	0x40000400

08001b90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ba0:	d113      	bne.n	8001bca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <HAL_TIM_Base_MspInit+0x44>)
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba6:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <HAL_TIM_Base_MspInit+0x44>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6593      	str	r3, [r2, #88]	; 0x58
 8001bae:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <HAL_TIM_Base_MspInit+0x44>)
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	201c      	movs	r0, #28
 8001bc0:	f001 fd89 	bl	80036d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bc4:	201c      	movs	r0, #28
 8001bc6:	f001 fda0 	bl	800370a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40021000 	.word	0x40021000

08001bd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a22      	ldr	r2, [pc, #136]	; (8001c80 <HAL_TIM_MspPostInit+0xa8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d11c      	bne.n	8001c34 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bfa:	4b22      	ldr	r3, [pc, #136]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001c00:	f043 0320 	orr.w	r3, r3, #32
 8001c04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c06:	4b1f      	ldr	r3, [pc, #124]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	f003 0320 	and.w	r3, r3, #32
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PF0-OSC_IN     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c12:	2301      	movs	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001c22:	2306      	movs	r3, #6
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4816      	ldr	r0, [pc, #88]	; (8001c88 <HAL_TIM_MspPostInit+0xb0>)
 8001c2e:	f002 fdbd 	bl	80047ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c32:	e020      	b.n	8001c76 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM3)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a14      	ldr	r2, [pc, #80]	; (8001c8c <HAL_TIM_MspPostInit+0xb4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d11b      	bne.n	8001c76 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3e:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c42:	4a10      	ldr	r2, [pc, #64]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_TIM_MspPostInit+0xac>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c56:	2310      	movs	r3, #16
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	2300      	movs	r3, #0
 8001c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c66:	2302      	movs	r3, #2
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4807      	ldr	r0, [pc, #28]	; (8001c90 <HAL_TIM_MspPostInit+0xb8>)
 8001c72:	f002 fd9b 	bl	80047ac <HAL_GPIO_Init>
}
 8001c76:	bf00      	nop
 8001c78:	3728      	adds	r7, #40	; 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40012c00 	.word	0x40012c00
 8001c84:	40021000 	.word	0x40021000
 8001c88:	48001400 	.word	0x48001400
 8001c8c:	40000400 	.word	0x40000400
 8001c90:	48000400 	.word	0x48000400

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c98:	e7fe      	b.n	8001c98 <NMI_Handler+0x4>

08001c9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c9e:	e7fe      	b.n	8001c9e <HardFault_Handler+0x4>

08001ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <MemManage_Handler+0x4>

08001ca6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <BusFault_Handler+0x4>

08001cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <UsageFault_Handler+0x4>

08001cb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce0:	f000 f8b8 	bl	8001e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cec:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <DMA1_Channel1_IRQHandler+0x10>)
 8001cee:	f001 fe4a 	bl	8003986 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000328 	.word	0x20000328

08001cfc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001d00:	4802      	ldr	r0, [pc, #8]	; (8001d0c <DMA1_Channel2_IRQHandler+0x10>)
 8001d02:	f001 fe40 	bl	8003986 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000051c 	.word	0x2000051c

08001d10 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001d14:	4802      	ldr	r0, [pc, #8]	; (8001d20 <DMA1_Channel3_IRQHandler+0x10>)
 8001d16:	f001 fe36 	bl	8003986 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000174 	.word	0x20000174

08001d24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <TIM2_IRQHandler+0x10>)
 8001d2a:	f004 fdcc 	bl	80068c6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200004d0 	.word	0x200004d0

08001d38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <Reset_Handler>:
 8001d5c:	480d      	ldr	r0, [pc, #52]	; (8001d94 <LoopForever+0x2>)
 8001d5e:	4685      	mov	sp, r0
 8001d60:	480d      	ldr	r0, [pc, #52]	; (8001d98 <LoopForever+0x6>)
 8001d62:	490e      	ldr	r1, [pc, #56]	; (8001d9c <LoopForever+0xa>)
 8001d64:	4a0e      	ldr	r2, [pc, #56]	; (8001da0 <LoopForever+0xe>)
 8001d66:	2300      	movs	r3, #0
 8001d68:	e002      	b.n	8001d70 <LoopCopyDataInit>

08001d6a <CopyDataInit>:
 8001d6a:	58d4      	ldr	r4, [r2, r3]
 8001d6c:	50c4      	str	r4, [r0, r3]
 8001d6e:	3304      	adds	r3, #4

08001d70 <LoopCopyDataInit>:
 8001d70:	18c4      	adds	r4, r0, r3
 8001d72:	428c      	cmp	r4, r1
 8001d74:	d3f9      	bcc.n	8001d6a <CopyDataInit>
 8001d76:	4a0b      	ldr	r2, [pc, #44]	; (8001da4 <LoopForever+0x12>)
 8001d78:	4c0b      	ldr	r4, [pc, #44]	; (8001da8 <LoopForever+0x16>)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e001      	b.n	8001d82 <LoopFillZerobss>

08001d7e <FillZerobss>:
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	3204      	adds	r2, #4

08001d82 <LoopFillZerobss>:
 8001d82:	42a2      	cmp	r2, r4
 8001d84:	d3fb      	bcc.n	8001d7e <FillZerobss>
 8001d86:	f7ff ffd7 	bl	8001d38 <SystemInit>
 8001d8a:	f006 f849 	bl	8007e20 <__libc_init_array>
 8001d8e:	f7fe fb7f 	bl	8000490 <main>

08001d92 <LoopForever>:
 8001d92:	e7fe      	b.n	8001d92 <LoopForever>
 8001d94:	20020000 	.word	0x20020000
 8001d98:	20000000 	.word	0x20000000
 8001d9c:	20000018 	.word	0x20000018
 8001da0:	08007eb8 	.word	0x08007eb8
 8001da4:	20000018 	.word	0x20000018
 8001da8:	200005d0 	.word	0x200005d0

08001dac <ADC1_2_IRQHandler>:
 8001dac:	e7fe      	b.n	8001dac <ADC1_2_IRQHandler>

08001dae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db8:	2003      	movs	r0, #3
 8001dba:	f001 fc81 	bl	80036c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 f80e 	bl	8001de0 <HAL_InitTick>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d002      	beq.n	8001dd0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	71fb      	strb	r3, [r7, #7]
 8001dce:	e001      	b.n	8001dd4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dd0:	f7ff fc72 	bl	80016b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dd4:	79fb      	ldrb	r3, [r7, #7]

}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001dec:	4b16      	ldr	r3, [pc, #88]	; (8001e48 <HAL_InitTick+0x68>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d022      	beq.n	8001e3a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_InitTick+0x6c>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <HAL_InitTick+0x68>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e00:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f001 fc8c 	bl	8003726 <HAL_SYSTICK_Config>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10f      	bne.n	8001e34 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b0f      	cmp	r3, #15
 8001e18:	d809      	bhi.n	8001e2e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001e22:	f001 fc58 	bl	80036d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <HAL_InitTick+0x70>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	e007      	b.n	8001e3e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	73fb      	strb	r3, [r7, #15]
 8001e32:	e004      	b.n	8001e3e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
 8001e38:	e001      	b.n	8001e3e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000014 	.word	0x20000014
 8001e4c:	2000000c 	.word	0x2000000c
 8001e50:	20000010 	.word	0x20000010

08001e54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e58:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_IncTick+0x1c>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_IncTick+0x20>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4413      	add	r3, r2
 8001e62:	4a03      	ldr	r2, [pc, #12]	; (8001e70 <HAL_IncTick+0x1c>)
 8001e64:	6013      	str	r3, [r2, #0]
}
 8001e66:	bf00      	nop
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	200005cc 	.word	0x200005cc
 8001e74:	20000014 	.word	0x20000014

08001e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <HAL_GetTick+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	200005cc 	.word	0x200005cc

08001e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e98:	f7ff ffee 	bl	8001e78 <HAL_GetTick>
 8001e9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea8:	d004      	beq.n	8001eb4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eaa:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <HAL_Delay+0x40>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb4:	bf00      	nop
 8001eb6:	f7ff ffdf 	bl	8001e78 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d8f7      	bhi.n	8001eb6 <HAL_Delay+0x26>
  {
  }
}
 8001ec6:	bf00      	nop
 8001ec8:	bf00      	nop
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000014 	.word	0x20000014

08001ed4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	609a      	str	r2, [r3, #8]
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	609a      	str	r2, [r3, #8]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b087      	sub	sp, #28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	3360      	adds	r3, #96	; 0x60
 8001f4e:	461a      	mov	r2, r3
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <LL_ADC_SetOffset+0x44>)
 8001f5e:	4013      	ands	r3, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f74:	bf00      	nop
 8001f76:	371c      	adds	r7, #28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	03fff000 	.word	0x03fff000

08001f84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3360      	adds	r3, #96	; 0x60
 8001f92:	461a      	mov	r2, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3360      	adds	r3, #96	; 0x60
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001fda:	bf00      	nop
 8001fdc:	371c      	adds	r7, #28
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b087      	sub	sp, #28
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	3360      	adds	r3, #96	; 0x60
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	431a      	orrs	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002010:	bf00      	nop
 8002012:	371c      	adds	r7, #28
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800201c:	b480      	push	{r7}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	3360      	adds	r3, #96	; 0x60
 800202c:	461a      	mov	r2, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	431a      	orrs	r2, r3
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002046:	bf00      	nop
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	615a      	str	r2, [r3, #20]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800209e:	b480      	push	{r7}
 80020a0:	b087      	sub	sp, #28
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	60f8      	str	r0, [r7, #12]
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3330      	adds	r3, #48	; 0x30
 80020ae:	461a      	mov	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	0a1b      	lsrs	r3, r3, #8
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	f003 030c 	and.w	r3, r3, #12
 80020ba:	4413      	add	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	f003 031f 	and.w	r3, r3, #31
 80020c8:	211f      	movs	r1, #31
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	43db      	mvns	r3, r3
 80020d0:	401a      	ands	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	0e9b      	lsrs	r3, r3, #26
 80020d6:	f003 011f 	and.w	r1, r3, #31
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	fa01 f303 	lsl.w	r3, r1, r3
 80020e4:	431a      	orrs	r2, r3
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020ea:	bf00      	nop
 80020ec:	371c      	adds	r7, #28
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b087      	sub	sp, #28
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	3314      	adds	r3, #20
 8002106:	461a      	mov	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	0e5b      	lsrs	r3, r3, #25
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	4413      	add	r3, r2
 8002114:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	0d1b      	lsrs	r3, r3, #20
 800211e:	f003 031f 	and.w	r3, r3, #31
 8002122:	2107      	movs	r1, #7
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	401a      	ands	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	0d1b      	lsrs	r3, r3, #20
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	431a      	orrs	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002140:	bf00      	nop
 8002142:	371c      	adds	r7, #28
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002164:	43db      	mvns	r3, r3
 8002166:	401a      	ands	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f003 0318 	and.w	r3, r3, #24
 800216e:	4908      	ldr	r1, [pc, #32]	; (8002190 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002170:	40d9      	lsrs	r1, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	400b      	ands	r3, r1
 8002176:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800217a:	431a      	orrs	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002182:	bf00      	nop
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	0007ffff 	.word	0x0007ffff

08002194 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 031f 	and.w	r3, r3, #31
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80021c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6093      	str	r3, [r2, #8]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021e8:	d101      	bne.n	80021ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800220c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002210:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002234:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002238:	d101      	bne.n	800223e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800225c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002260:	f043 0201 	orr.w	r2, r3, #1
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <LL_ADC_IsEnabled+0x18>
 8002288:	2301      	movs	r3, #1
 800228a:	e000      	b.n	800228e <LL_ADC_IsEnabled+0x1a>
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022aa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022ae:	f043 0204 	orr.w	r2, r3, #4
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d101      	bne.n	80022da <LL_ADC_REG_IsConversionOngoing+0x18>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d101      	bne.n	8002300 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002310:	b590      	push	{r4, r7, lr}
 8002312:	b089      	sub	sp, #36	; 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e1af      	b.n	800268a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d109      	bne.n	800234c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff f9e1 	bl	8001700 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ff3f 	bl	80021d4 <LL_ADC_IsDeepPowerDownEnabled>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d004      	beq.n	8002366 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff25 	bl	80021b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ff5a 	bl	8002224 <LL_ADC_IsInternalRegulatorEnabled>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d115      	bne.n	80023a2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff3e 	bl	80021fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002380:	4b9f      	ldr	r3, [pc, #636]	; (8002600 <HAL_ADC_Init+0x2f0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	099b      	lsrs	r3, r3, #6
 8002386:	4a9f      	ldr	r2, [pc, #636]	; (8002604 <HAL_ADC_Init+0x2f4>)
 8002388:	fba2 2303 	umull	r2, r3, r2, r3
 800238c:	099b      	lsrs	r3, r3, #6
 800238e:	3301      	adds	r3, #1
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002394:	e002      	b.n	800239c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	3b01      	subs	r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f9      	bne.n	8002396 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff ff3c 	bl	8002224 <LL_ADC_IsInternalRegulatorEnabled>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10d      	bne.n	80023ce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b6:	f043 0210 	orr.w	r2, r3, #16
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c2:	f043 0201 	orr.w	r2, r3, #1
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff ff75 	bl	80022c2 <LL_ADC_REG_IsConversionOngoing>
 80023d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023de:	f003 0310 	and.w	r3, r3, #16
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f040 8148 	bne.w	8002678 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f040 8144 	bne.w	8002678 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023f8:	f043 0202 	orr.w	r2, r3, #2
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff35 	bl	8002274 <LL_ADC_IsEnabled>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d141      	bne.n	8002494 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002418:	d004      	beq.n	8002424 <HAL_ADC_Init+0x114>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a7a      	ldr	r2, [pc, #488]	; (8002608 <HAL_ADC_Init+0x2f8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d10f      	bne.n	8002444 <HAL_ADC_Init+0x134>
 8002424:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002428:	f7ff ff24 	bl	8002274 <LL_ADC_IsEnabled>
 800242c:	4604      	mov	r4, r0
 800242e:	4876      	ldr	r0, [pc, #472]	; (8002608 <HAL_ADC_Init+0x2f8>)
 8002430:	f7ff ff20 	bl	8002274 <LL_ADC_IsEnabled>
 8002434:	4603      	mov	r3, r0
 8002436:	4323      	orrs	r3, r4
 8002438:	2b00      	cmp	r3, #0
 800243a:	bf0c      	ite	eq
 800243c:	2301      	moveq	r3, #1
 800243e:	2300      	movne	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	e012      	b.n	800246a <HAL_ADC_Init+0x15a>
 8002444:	4871      	ldr	r0, [pc, #452]	; (800260c <HAL_ADC_Init+0x2fc>)
 8002446:	f7ff ff15 	bl	8002274 <LL_ADC_IsEnabled>
 800244a:	4604      	mov	r4, r0
 800244c:	4870      	ldr	r0, [pc, #448]	; (8002610 <HAL_ADC_Init+0x300>)
 800244e:	f7ff ff11 	bl	8002274 <LL_ADC_IsEnabled>
 8002452:	4603      	mov	r3, r0
 8002454:	431c      	orrs	r4, r3
 8002456:	486f      	ldr	r0, [pc, #444]	; (8002614 <HAL_ADC_Init+0x304>)
 8002458:	f7ff ff0c 	bl	8002274 <LL_ADC_IsEnabled>
 800245c:	4603      	mov	r3, r0
 800245e:	4323      	orrs	r3, r4
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf0c      	ite	eq
 8002464:	2301      	moveq	r3, #1
 8002466:	2300      	movne	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d012      	beq.n	8002494 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002476:	d004      	beq.n	8002482 <HAL_ADC_Init+0x172>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a62      	ldr	r2, [pc, #392]	; (8002608 <HAL_ADC_Init+0x2f8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d101      	bne.n	8002486 <HAL_ADC_Init+0x176>
 8002482:	4a65      	ldr	r2, [pc, #404]	; (8002618 <HAL_ADC_Init+0x308>)
 8002484:	e000      	b.n	8002488 <HAL_ADC_Init+0x178>
 8002486:	4a65      	ldr	r2, [pc, #404]	; (800261c <HAL_ADC_Init+0x30c>)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4619      	mov	r1, r3
 800248e:	4610      	mov	r0, r2
 8002490:	f7ff fd20 	bl	8001ed4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7f5b      	ldrb	r3, [r3, #29]
 8002498:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800249e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80024a4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80024aa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024b2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b4:	4313      	orrs	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d106      	bne.n	80024d0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c6:	3b01      	subs	r3, #1
 80024c8:	045b      	lsls	r3, r3, #17
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d009      	beq.n	80024ec <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024dc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	4b4b      	ldr	r3, [pc, #300]	; (8002620 <HAL_ADC_Init+0x310>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	69b9      	ldr	r1, [r7, #24]
 80024fc:	430b      	orrs	r3, r1
 80024fe:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fed1 	bl	80022c2 <LL_ADC_REG_IsConversionOngoing>
 8002520:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fede 	bl	80022e8 <LL_ADC_INJ_IsConversionOngoing>
 800252c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d17f      	bne.n	8002634 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d17c      	bne.n	8002634 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800253e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002546:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002548:	4313      	orrs	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002556:	f023 0302 	bic.w	r3, r3, #2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	69b9      	ldr	r1, [r7, #24]
 8002560:	430b      	orrs	r3, r1
 8002562:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d017      	beq.n	800259c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800257a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002584:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002588:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6911      	ldr	r1, [r2, #16]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	430b      	orrs	r3, r1
 8002596:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800259a:	e013      	b.n	80025c4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691a      	ldr	r2, [r3, #16]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025c0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d12a      	bne.n	8002624 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025d8:	f023 0304 	bic.w	r3, r3, #4
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025e4:	4311      	orrs	r1, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80025ea:	4311      	orrs	r1, r2
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80025f0:	430a      	orrs	r2, r1
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f042 0201 	orr.w	r2, r2, #1
 80025fc:	611a      	str	r2, [r3, #16]
 80025fe:	e019      	b.n	8002634 <HAL_ADC_Init+0x324>
 8002600:	2000000c 	.word	0x2000000c
 8002604:	053e2d63 	.word	0x053e2d63
 8002608:	50000100 	.word	0x50000100
 800260c:	50000400 	.word	0x50000400
 8002610:	50000500 	.word	0x50000500
 8002614:	50000600 	.word	0x50000600
 8002618:	50000300 	.word	0x50000300
 800261c:	50000700 	.word	0x50000700
 8002620:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	691a      	ldr	r2, [r3, #16]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0201 	bic.w	r2, r2, #1
 8002632:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	695b      	ldr	r3, [r3, #20]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d10c      	bne.n	8002656 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	f023 010f 	bic.w	r1, r3, #15
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	1e5a      	subs	r2, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	631a      	str	r2, [r3, #48]	; 0x30
 8002654:	e007      	b.n	8002666 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 020f 	bic.w	r2, r2, #15
 8002664:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800266a:	f023 0303 	bic.w	r3, r3, #3
 800266e:	f043 0201 	orr.w	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	65da      	str	r2, [r3, #92]	; 0x5c
 8002676:	e007      	b.n	8002688 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267c:	f043 0210 	orr.w	r2, r3, #16
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002688:	7ffb      	ldrb	r3, [r7, #31]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3724      	adds	r7, #36	; 0x24
 800268e:	46bd      	mov	sp, r7
 8002690:	bd90      	pop	{r4, r7, pc}
 8002692:	bf00      	nop

08002694 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026a8:	d004      	beq.n	80026b4 <HAL_ADC_Start_DMA+0x20>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a58      	ldr	r2, [pc, #352]	; (8002810 <HAL_ADC_Start_DMA+0x17c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d101      	bne.n	80026b8 <HAL_ADC_Start_DMA+0x24>
 80026b4:	4b57      	ldr	r3, [pc, #348]	; (8002814 <HAL_ADC_Start_DMA+0x180>)
 80026b6:	e000      	b.n	80026ba <HAL_ADC_Start_DMA+0x26>
 80026b8:	4b57      	ldr	r3, [pc, #348]	; (8002818 <HAL_ADC_Start_DMA+0x184>)
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff fd6a 	bl	8002194 <LL_ADC_GetMultimode>
 80026c0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff fdfb 	bl	80022c2 <LL_ADC_REG_IsConversionOngoing>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f040 8096 	bne.w	8002800 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_Start_DMA+0x4e>
 80026de:	2302      	movs	r3, #2
 80026e0:	e091      	b.n	8002806 <HAL_ADC_Start_DMA+0x172>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b05      	cmp	r3, #5
 80026f4:	d002      	beq.n	80026fc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	2b09      	cmp	r3, #9
 80026fa:	d17a      	bne.n	80027f2 <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 fceb 	bl	80030d8 <ADC_Enable>
 8002702:	4603      	mov	r3, r0
 8002704:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d16d      	bne.n	80027e8 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002710:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002714:	f023 0301 	bic.w	r3, r3, #1
 8002718:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a3a      	ldr	r2, [pc, #232]	; (8002810 <HAL_ADC_Start_DMA+0x17c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d009      	beq.n	800273e <HAL_ADC_Start_DMA+0xaa>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a3b      	ldr	r2, [pc, #236]	; (800281c <HAL_ADC_Start_DMA+0x188>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d002      	beq.n	800273a <HAL_ADC_Start_DMA+0xa6>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	e003      	b.n	8002742 <HAL_ADC_Start_DMA+0xae>
 800273a:	4b39      	ldr	r3, [pc, #228]	; (8002820 <HAL_ADC_Start_DMA+0x18c>)
 800273c:	e001      	b.n	8002742 <HAL_ADC_Start_DMA+0xae>
 800273e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	4293      	cmp	r3, r2
 8002748:	d002      	beq.n	8002750 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d105      	bne.n	800275c <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002754:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002760:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d006      	beq.n	8002776 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800276c:	f023 0206 	bic.w	r2, r3, #6
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	661a      	str	r2, [r3, #96]	; 0x60
 8002774:	e002      	b.n	800277c <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002780:	4a28      	ldr	r2, [pc, #160]	; (8002824 <HAL_ADC_Start_DMA+0x190>)
 8002782:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002788:	4a27      	ldr	r2, [pc, #156]	; (8002828 <HAL_ADC_Start_DMA+0x194>)
 800278a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002790:	4a26      	ldr	r2, [pc, #152]	; (800282c <HAL_ADC_Start_DMA+0x198>)
 8002792:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	221c      	movs	r2, #28
 800279a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0210 	orr.w	r2, r2, #16
 80027b2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 0201 	orr.w	r2, r2, #1
 80027c2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	3340      	adds	r3, #64	; 0x40
 80027ce:	4619      	mov	r1, r3
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f001 f85c 	bl	8003890 <HAL_DMA_Start_IT>
 80027d8:	4603      	mov	r3, r0
 80027da:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fd5a 	bl	800229a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80027e6:	e00d      	b.n	8002804 <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80027f0:	e008      	b.n	8002804 <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80027fe:	e001      	b.n	8002804 <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002800:	2302      	movs	r3, #2
 8002802:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002804:	7dfb      	ldrb	r3, [r7, #23]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	50000100 	.word	0x50000100
 8002814:	50000300 	.word	0x50000300
 8002818:	50000700 	.word	0x50000700
 800281c:	50000500 	.word	0x50000500
 8002820:	50000400 	.word	0x50000400
 8002824:	0800319d 	.word	0x0800319d
 8002828:	08003275 	.word	0x08003275
 800282c:	08003291 	.word	0x08003291

08002830 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b0b6      	sub	sp, #216	; 0xd8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002872:	2b01      	cmp	r3, #1
 8002874:	d102      	bne.n	800287c <HAL_ADC_ConfigChannel+0x24>
 8002876:	2302      	movs	r3, #2
 8002878:	f000 bc13 	b.w	80030a2 <HAL_ADC_ConfigChannel+0x84a>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fd1a 	bl	80022c2 <LL_ADC_REG_IsConversionOngoing>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	f040 83f3 	bne.w	800307c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	6859      	ldr	r1, [r3, #4]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	f7ff fbfb 	bl	800209e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fd08 	bl	80022c2 <LL_ADC_REG_IsConversionOngoing>
 80028b2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff fd14 	bl	80022e8 <LL_ADC_INJ_IsConversionOngoing>
 80028c0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f040 81d9 	bne.w	8002c80 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f040 81d4 	bne.w	8002c80 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028e0:	d10f      	bne.n	8002902 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2200      	movs	r2, #0
 80028ec:	4619      	mov	r1, r3
 80028ee:	f7ff fc02 	bl	80020f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fba9 	bl	8002052 <LL_ADC_SetSamplingTimeCommonConfig>
 8002900:	e00e      	b.n	8002920 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6819      	ldr	r1, [r3, #0]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	461a      	mov	r2, r3
 8002910:	f7ff fbf1 	bl	80020f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff fb99 	bl	8002052 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	08db      	lsrs	r3, r3, #3
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	2b04      	cmp	r3, #4
 8002940:	d022      	beq.n	8002988 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	6919      	ldr	r1, [r3, #16]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002952:	f7ff faf3 	bl	8001f3c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	6919      	ldr	r1, [r3, #16]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	461a      	mov	r2, r3
 8002964:	f7ff fb3f 	bl	8001fe6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6818      	ldr	r0, [r3, #0]
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	6919      	ldr	r1, [r3, #16]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	7f1b      	ldrb	r3, [r3, #28]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d102      	bne.n	800297e <HAL_ADC_ConfigChannel+0x126>
 8002978:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800297c:	e000      	b.n	8002980 <HAL_ADC_ConfigChannel+0x128>
 800297e:	2300      	movs	r3, #0
 8002980:	461a      	mov	r2, r3
 8002982:	f7ff fb4b 	bl	800201c <LL_ADC_SetOffsetSaturation>
 8002986:	e17b      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2100      	movs	r1, #0
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff faf8 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002994:	4603      	mov	r3, r0
 8002996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10a      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x15c>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2100      	movs	r1, #0
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff faed 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 80029aa:	4603      	mov	r3, r0
 80029ac:	0e9b      	lsrs	r3, r3, #26
 80029ae:	f003 021f 	and.w	r2, r3, #31
 80029b2:	e01e      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x19a>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2100      	movs	r1, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fae2 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80029ca:	fa93 f3a3 	rbit	r3, r3
 80029ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80029d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80029e2:	2320      	movs	r3, #32
 80029e4:	e004      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80029e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029ea:	fab3 f383 	clz	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d105      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x1b2>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	0e9b      	lsrs	r3, r3, #26
 8002a04:	f003 031f 	and.w	r3, r3, #31
 8002a08:	e018      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x1e4>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002a16:	fa93 f3a3 	rbit	r3, r3
 8002a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002a1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002a26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002a2e:	2320      	movs	r3, #32
 8002a30:	e004      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002a32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d106      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2200      	movs	r2, #0
 8002a46:	2100      	movs	r1, #0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fab1 	bl	8001fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2101      	movs	r1, #1
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fa95 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x222>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2101      	movs	r1, #1
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff fa8a 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002a70:	4603      	mov	r3, r0
 8002a72:	0e9b      	lsrs	r3, r3, #26
 8002a74:	f003 021f 	and.w	r2, r3, #31
 8002a78:	e01e      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x260>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2101      	movs	r1, #1
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fa7f 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002a86:	4603      	mov	r3, r0
 8002a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a90:	fa93 f3a3 	rbit	r3, r3
 8002a94:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002aa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002aa8:	2320      	movs	r3, #32
 8002aaa:	e004      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002aac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002ab0:	fab3 f383 	clz	r3, r3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d105      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x278>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	0e9b      	lsrs	r3, r3, #26
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	e018      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x2aa>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002adc:	fa93 f3a3 	rbit	r3, r3
 8002ae0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002ae4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002ae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002aec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002af4:	2320      	movs	r3, #32
 8002af6:	e004      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002af8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d106      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fa4e 	bl	8001fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2102      	movs	r1, #2
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fa32 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10a      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x2e8>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2102      	movs	r1, #2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fa27 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002b36:	4603      	mov	r3, r0
 8002b38:	0e9b      	lsrs	r3, r3, #26
 8002b3a:	f003 021f 	and.w	r2, r3, #31
 8002b3e:	e01e      	b.n	8002b7e <HAL_ADC_ConfigChannel+0x326>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2102      	movs	r1, #2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff fa1c 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002b5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002b66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002b6e:	2320      	movs	r3, #32
 8002b70:	e004      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002b72:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d105      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x33e>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	0e9b      	lsrs	r3, r3, #26
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	e016      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x36c>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002ba8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002baa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002bae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002bb6:	2320      	movs	r3, #32
 8002bb8:	e004      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002bba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d106      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2102      	movs	r1, #2
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff f9ed 	bl	8001fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2103      	movs	r1, #3
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff f9d1 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x3aa>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2103      	movs	r1, #3
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff f9c6 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	0e9b      	lsrs	r3, r3, #26
 8002bfc:	f003 021f 	and.w	r2, r3, #31
 8002c00:	e017      	b.n	8002c32 <HAL_ADC_ConfigChannel+0x3da>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2103      	movs	r1, #3
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff f9bb 	bl	8001f84 <LL_ADC_GetOffsetChannel>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c14:	fa93 f3a3 	rbit	r3, r3
 8002c18:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002c1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c1c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002c1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002c24:	2320      	movs	r3, #32
 8002c26:	e003      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002c28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d105      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x3f2>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	0e9b      	lsrs	r3, r3, #26
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	e011      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x416>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002c58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c5a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002c62:	2320      	movs	r3, #32
 8002c64:	e003      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c68:	fab3 f383 	clz	r3, r3
 8002c6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d106      	bne.n	8002c80 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2200      	movs	r2, #0
 8002c78:	2103      	movs	r1, #3
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff f998 	bl	8001fb0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff faf5 	bl	8002274 <LL_ADC_IsEnabled>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f040 813d 	bne.w	8002f0c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6819      	ldr	r1, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f7ff fa54 	bl	800214c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	4aa2      	ldr	r2, [pc, #648]	; (8002f34 <HAL_ADC_ConfigChannel+0x6dc>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	f040 812e 	bne.w	8002f0c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10b      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x480>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	0e9b      	lsrs	r3, r3, #26
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	f003 031f 	and.w	r3, r3, #31
 8002ccc:	2b09      	cmp	r3, #9
 8002cce:	bf94      	ite	ls
 8002cd0:	2301      	movls	r3, #1
 8002cd2:	2300      	movhi	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	e019      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x4b4>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002ce6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ce8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002cea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e003      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002cf4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	2b09      	cmp	r3, #9
 8002d04:	bf94      	ite	ls
 8002d06:	2301      	movls	r3, #1
 8002d08:	2300      	movhi	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d079      	beq.n	8002e04 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x4d4>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	0e9b      	lsrs	r3, r3, #26
 8002d22:	3301      	adds	r3, #1
 8002d24:	069b      	lsls	r3, r3, #26
 8002d26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d2a:	e015      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x500>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d3c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002d3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002d44:	2320      	movs	r3, #32
 8002d46:	e003      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002d48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	3301      	adds	r3, #1
 8002d52:	069b      	lsls	r3, r3, #26
 8002d54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d109      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x520>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	0e9b      	lsrs	r3, r3, #26
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2101      	movs	r1, #1
 8002d72:	fa01 f303 	lsl.w	r3, r1, r3
 8002d76:	e017      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x550>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d80:	fa93 f3a3 	rbit	r3, r3
 8002d84:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d88:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002d90:	2320      	movs	r3, #32
 8002d92:	e003      	b.n	8002d9c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d96:	fab3 f383 	clz	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2101      	movs	r1, #1
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	ea42 0103 	orr.w	r1, r2, r3
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10a      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x576>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4413      	add	r3, r2
 8002dca:	051b      	lsls	r3, r3, #20
 8002dcc:	e018      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x5a8>
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002de6:	2320      	movs	r3, #32
 8002de8:	e003      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002dea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	3301      	adds	r3, #1
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e00:	430b      	orrs	r3, r1
 8002e02:	e07e      	b.n	8002f02 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d107      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x5c8>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	3301      	adds	r3, #1
 8002e18:	069b      	lsls	r3, r3, #26
 8002e1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e1e:	e015      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x5f4>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e30:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002e38:	2320      	movs	r3, #32
 8002e3a:	e003      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3e:	fab3 f383 	clz	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3301      	adds	r3, #1
 8002e46:	069b      	lsls	r3, r3, #26
 8002e48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x614>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	2101      	movs	r1, #1
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	e017      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x644>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	61fb      	str	r3, [r7, #28]
  return result;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002e84:	2320      	movs	r3, #32
 8002e86:	e003      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2101      	movs	r1, #1
 8002e98:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9c:	ea42 0103 	orr.w	r1, r2, r3
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10d      	bne.n	8002ec8 <HAL_ADC_ConfigChannel+0x670>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0e9b      	lsrs	r3, r3, #26
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f003 021f 	and.w	r2, r3, #31
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	3b1e      	subs	r3, #30
 8002ec0:	051b      	lsls	r3, r3, #20
 8002ec2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	e01b      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x6a8>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	fa93 f3a3 	rbit	r3, r3
 8002ed4:	613b      	str	r3, [r7, #16]
  return result;
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002ee0:	2320      	movs	r3, #32
 8002ee2:	e003      	b.n	8002eec <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	fab3 f383 	clz	r3, r3
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	3301      	adds	r3, #1
 8002eee:	f003 021f 	and.w	r2, r3, #31
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3b1e      	subs	r3, #30
 8002efa:	051b      	lsls	r3, r3, #20
 8002efc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f00:	430b      	orrs	r3, r1
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	6892      	ldr	r2, [r2, #8]
 8002f06:	4619      	mov	r1, r3
 8002f08:	f7ff f8f5 	bl	80020f6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_ADC_ConfigChannel+0x6e0>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80be 	beq.w	8003096 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f22:	d004      	beq.n	8002f2e <HAL_ADC_ConfigChannel+0x6d6>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a04      	ldr	r2, [pc, #16]	; (8002f3c <HAL_ADC_ConfigChannel+0x6e4>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d10a      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x6ec>
 8002f2e:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <HAL_ADC_ConfigChannel+0x6e8>)
 8002f30:	e009      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x6ee>
 8002f32:	bf00      	nop
 8002f34:	407f0000 	.word	0x407f0000
 8002f38:	80080000 	.word	0x80080000
 8002f3c:	50000100 	.word	0x50000100
 8002f40:	50000300 	.word	0x50000300
 8002f44:	4b59      	ldr	r3, [pc, #356]	; (80030ac <HAL_ADC_ConfigChannel+0x854>)
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe ffea 	bl	8001f20 <LL_ADC_GetCommonPathInternalCh>
 8002f4c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a56      	ldr	r2, [pc, #344]	; (80030b0 <HAL_ADC_ConfigChannel+0x858>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d004      	beq.n	8002f64 <HAL_ADC_ConfigChannel+0x70c>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a55      	ldr	r2, [pc, #340]	; (80030b4 <HAL_ADC_ConfigChannel+0x85c>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d13a      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d134      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f78:	d005      	beq.n	8002f86 <HAL_ADC_ConfigChannel+0x72e>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a4e      	ldr	r2, [pc, #312]	; (80030b8 <HAL_ADC_ConfigChannel+0x860>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	f040 8085 	bne.w	8003090 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f8e:	d004      	beq.n	8002f9a <HAL_ADC_ConfigChannel+0x742>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a49      	ldr	r2, [pc, #292]	; (80030bc <HAL_ADC_ConfigChannel+0x864>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x746>
 8002f9a:	4a49      	ldr	r2, [pc, #292]	; (80030c0 <HAL_ADC_ConfigChannel+0x868>)
 8002f9c:	e000      	b.n	8002fa0 <HAL_ADC_ConfigChannel+0x748>
 8002f9e:	4a43      	ldr	r2, [pc, #268]	; (80030ac <HAL_ADC_ConfigChannel+0x854>)
 8002fa0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fa4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4610      	mov	r0, r2
 8002fac:	f7fe ffa5 	bl	8001efa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fb0:	4b44      	ldr	r3, [pc, #272]	; (80030c4 <HAL_ADC_ConfigChannel+0x86c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	099b      	lsrs	r3, r3, #6
 8002fb6:	4a44      	ldr	r2, [pc, #272]	; (80030c8 <HAL_ADC_ConfigChannel+0x870>)
 8002fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	4413      	add	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002fca:	e002      	b.n	8002fd2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1f9      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd8:	e05a      	b.n	8003090 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a3b      	ldr	r2, [pc, #236]	; (80030cc <HAL_ADC_ConfigChannel+0x874>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d125      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x7d8>
 8002fe4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fe8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d11f      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a31      	ldr	r2, [pc, #196]	; (80030bc <HAL_ADC_ConfigChannel+0x864>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d104      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x7ac>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a34      	ldr	r2, [pc, #208]	; (80030d0 <HAL_ADC_ConfigChannel+0x878>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d047      	beq.n	8003094 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800300c:	d004      	beq.n	8003018 <HAL_ADC_ConfigChannel+0x7c0>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a2a      	ldr	r2, [pc, #168]	; (80030bc <HAL_ADC_ConfigChannel+0x864>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d101      	bne.n	800301c <HAL_ADC_ConfigChannel+0x7c4>
 8003018:	4a29      	ldr	r2, [pc, #164]	; (80030c0 <HAL_ADC_ConfigChannel+0x868>)
 800301a:	e000      	b.n	800301e <HAL_ADC_ConfigChannel+0x7c6>
 800301c:	4a23      	ldr	r2, [pc, #140]	; (80030ac <HAL_ADC_ConfigChannel+0x854>)
 800301e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003022:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003026:	4619      	mov	r1, r3
 8003028:	4610      	mov	r0, r2
 800302a:	f7fe ff66 	bl	8001efa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800302e:	e031      	b.n	8003094 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a27      	ldr	r2, [pc, #156]	; (80030d4 <HAL_ADC_ConfigChannel+0x87c>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d12d      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800303a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800303e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d127      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a1c      	ldr	r2, [pc, #112]	; (80030bc <HAL_ADC_ConfigChannel+0x864>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d022      	beq.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003058:	d004      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x80c>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a17      	ldr	r2, [pc, #92]	; (80030bc <HAL_ADC_ConfigChannel+0x864>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d101      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x810>
 8003064:	4a16      	ldr	r2, [pc, #88]	; (80030c0 <HAL_ADC_ConfigChannel+0x868>)
 8003066:	e000      	b.n	800306a <HAL_ADC_ConfigChannel+0x812>
 8003068:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_ADC_ConfigChannel+0x854>)
 800306a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800306e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003072:	4619      	mov	r1, r3
 8003074:	4610      	mov	r0, r2
 8003076:	f7fe ff40 	bl	8001efa <LL_ADC_SetCommonPathInternalCh>
 800307a:	e00c      	b.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003080:	f043 0220 	orr.w	r2, r3, #32
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800308e:	e002      	b.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003090:	bf00      	nop
 8003092:	e000      	b.n	8003096 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003094:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800309e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	37d8      	adds	r7, #216	; 0xd8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	50000700 	.word	0x50000700
 80030b0:	c3210000 	.word	0xc3210000
 80030b4:	90c00010 	.word	0x90c00010
 80030b8:	50000600 	.word	0x50000600
 80030bc:	50000100 	.word	0x50000100
 80030c0:	50000300 	.word	0x50000300
 80030c4:	2000000c 	.word	0x2000000c
 80030c8:	053e2d63 	.word	0x053e2d63
 80030cc:	c7520000 	.word	0xc7520000
 80030d0:	50000500 	.word	0x50000500
 80030d4:	cb840000 	.word	0xcb840000

080030d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff f8c5 	bl	8002274 <LL_ADC_IsEnabled>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d14d      	bne.n	800318c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689a      	ldr	r2, [r3, #8]
 80030f6:	4b28      	ldr	r3, [pc, #160]	; (8003198 <ADC_Enable+0xc0>)
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00d      	beq.n	800311a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	f043 0210 	orr.w	r2, r3, #16
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310e:	f043 0201 	orr.w	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e039      	b.n	800318e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff f894 	bl	800224c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003124:	f7fe fea8 	bl	8001e78 <HAL_GetTick>
 8003128:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800312a:	e028      	b.n	800317e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff f89f 	bl	8002274 <LL_ADC_IsEnabled>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d104      	bne.n	8003146 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff f883 	bl	800224c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003146:	f7fe fe97 	bl	8001e78 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d914      	bls.n	800317e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d00d      	beq.n	800317e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003166:	f043 0210 	orr.w	r2, r3, #16
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003172:	f043 0201 	orr.w	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e007      	b.n	800318e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b01      	cmp	r3, #1
 800318a:	d1cf      	bne.n	800312c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	8000003f 	.word	0x8000003f

0800319c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ae:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d14b      	bne.n	800324e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d021      	beq.n	8003214 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fe ff4f 	bl	8002078 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d032      	beq.n	8003246 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d12b      	bne.n	8003246 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11f      	bne.n	8003246 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320a:	f043 0201 	orr.w	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	65da      	str	r2, [r3, #92]	; 0x5c
 8003212:	e018      	b.n	8003246 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d111      	bne.n	8003246 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003226:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003232:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d105      	bne.n	8003246 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f7fe f812 	bl	8001270 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800324c:	e00e      	b.n	800326c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	f003 0310 	and.w	r3, r3, #16
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff faf2 	bl	8002844 <HAL_ADC_ErrorCallback>
}
 8003260:	e004      	b.n	800326c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	4798      	blx	r3
}
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f7ff fad4 	bl	8002830 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003288:	bf00      	nop
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ae:	f043 0204 	orr.w	r2, r3, #4
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f7ff fac4 	bl	8002844 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <LL_ADC_IsEnabled>:
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <LL_ADC_IsEnabled+0x18>
 80032d8:	2301      	movs	r3, #1
 80032da:	e000      	b.n	80032de <LL_ADC_IsEnabled+0x1a>
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <LL_ADC_REG_IsConversionOngoing>:
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d101      	bne.n	8003302 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032fe:	2301      	movs	r3, #1
 8003300:	e000      	b.n	8003304 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b0a1      	sub	sp, #132	; 0x84
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800331a:	2300      	movs	r3, #0
 800331c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800332a:	2302      	movs	r3, #2
 800332c:	e0e7      	b.n	80034fe <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003336:	2300      	movs	r3, #0
 8003338:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800333a:	2300      	movs	r3, #0
 800333c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003346:	d102      	bne.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003348:	4b6f      	ldr	r3, [pc, #444]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	e009      	b.n	8003362 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a6e      	ldr	r2, [pc, #440]	; (800350c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d102      	bne.n	800335e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003358:	4b6d      	ldr	r3, [pc, #436]	; (8003510 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800335a:	60bb      	str	r3, [r7, #8]
 800335c:	e001      	b.n	8003362 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10b      	bne.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336c:	f043 0220 	orr.w	r2, r3, #32
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e0be      	b.n	80034fe <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff ffb1 	bl	80032ea <LL_ADC_REG_IsConversionOngoing>
 8003388:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff ffab 	bl	80032ea <LL_ADC_REG_IsConversionOngoing>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	f040 80a0 	bne.w	80034dc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800339c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f040 809c 	bne.w	80034dc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033ac:	d004      	beq.n	80033b8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a55      	ldr	r2, [pc, #340]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d101      	bne.n	80033bc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80033b8:	4b56      	ldr	r3, [pc, #344]	; (8003514 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80033ba:	e000      	b.n	80033be <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80033bc:	4b56      	ldr	r3, [pc, #344]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80033be:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d04b      	beq.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80033c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6859      	ldr	r1, [r3, #4]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033da:	035b      	lsls	r3, r3, #13
 80033dc:	430b      	orrs	r3, r1
 80033de:	431a      	orrs	r2, r3
 80033e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033ec:	d004      	beq.n	80033f8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a45      	ldr	r2, [pc, #276]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d10f      	bne.n	8003418 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80033f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80033fc:	f7ff ff62 	bl	80032c4 <LL_ADC_IsEnabled>
 8003400:	4604      	mov	r4, r0
 8003402:	4841      	ldr	r0, [pc, #260]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003404:	f7ff ff5e 	bl	80032c4 <LL_ADC_IsEnabled>
 8003408:	4603      	mov	r3, r0
 800340a:	4323      	orrs	r3, r4
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e012      	b.n	800343e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003418:	483c      	ldr	r0, [pc, #240]	; (800350c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800341a:	f7ff ff53 	bl	80032c4 <LL_ADC_IsEnabled>
 800341e:	4604      	mov	r4, r0
 8003420:	483b      	ldr	r0, [pc, #236]	; (8003510 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003422:	f7ff ff4f 	bl	80032c4 <LL_ADC_IsEnabled>
 8003426:	4603      	mov	r3, r0
 8003428:	431c      	orrs	r4, r3
 800342a:	483c      	ldr	r0, [pc, #240]	; (800351c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800342c:	f7ff ff4a 	bl	80032c4 <LL_ADC_IsEnabled>
 8003430:	4603      	mov	r3, r0
 8003432:	4323      	orrs	r3, r4
 8003434:	2b00      	cmp	r3, #0
 8003436:	bf0c      	ite	eq
 8003438:	2301      	moveq	r3, #1
 800343a:	2300      	movne	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d056      	beq.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003442:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800344a:	f023 030f 	bic.w	r3, r3, #15
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	6811      	ldr	r1, [r2, #0]
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	6892      	ldr	r2, [r2, #8]
 8003456:	430a      	orrs	r2, r1
 8003458:	431a      	orrs	r2, r3
 800345a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800345c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800345e:	e047      	b.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003460:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003468:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800346a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003474:	d004      	beq.n	8003480 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a23      	ldr	r2, [pc, #140]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d10f      	bne.n	80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003480:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003484:	f7ff ff1e 	bl	80032c4 <LL_ADC_IsEnabled>
 8003488:	4604      	mov	r4, r0
 800348a:	481f      	ldr	r0, [pc, #124]	; (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800348c:	f7ff ff1a 	bl	80032c4 <LL_ADC_IsEnabled>
 8003490:	4603      	mov	r3, r0
 8003492:	4323      	orrs	r3, r4
 8003494:	2b00      	cmp	r3, #0
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	e012      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80034a0:	481a      	ldr	r0, [pc, #104]	; (800350c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80034a2:	f7ff ff0f 	bl	80032c4 <LL_ADC_IsEnabled>
 80034a6:	4604      	mov	r4, r0
 80034a8:	4819      	ldr	r0, [pc, #100]	; (8003510 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80034aa:	f7ff ff0b 	bl	80032c4 <LL_ADC_IsEnabled>
 80034ae:	4603      	mov	r3, r0
 80034b0:	431c      	orrs	r4, r3
 80034b2:	481a      	ldr	r0, [pc, #104]	; (800351c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80034b4:	f7ff ff06 	bl	80032c4 <LL_ADC_IsEnabled>
 80034b8:	4603      	mov	r3, r0
 80034ba:	4323      	orrs	r3, r4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d012      	beq.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80034ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80034d2:	f023 030f 	bic.w	r3, r3, #15
 80034d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80034d8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034da:	e009      	b.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e0:	f043 0220 	orr.w	r2, r3, #32
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80034ee:	e000      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80034fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3784      	adds	r7, #132	; 0x84
 8003502:	46bd      	mov	sp, r7
 8003504:	bd90      	pop	{r4, r7, pc}
 8003506:	bf00      	nop
 8003508:	50000100 	.word	0x50000100
 800350c:	50000400 	.word	0x50000400
 8003510:	50000500 	.word	0x50000500
 8003514:	50000300 	.word	0x50000300
 8003518:	50000700 	.word	0x50000700
 800351c:	50000600 	.word	0x50000600

08003520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003530:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <__NVIC_SetPriorityGrouping+0x44>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800353c:	4013      	ands	r3, r2
 800353e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003548:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800354c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003552:	4a04      	ldr	r2, [pc, #16]	; (8003564 <__NVIC_SetPriorityGrouping+0x44>)
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	60d3      	str	r3, [r2, #12]
}
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800356c:	4b04      	ldr	r3, [pc, #16]	; (8003580 <__NVIC_GetPriorityGrouping+0x18>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	0a1b      	lsrs	r3, r3, #8
 8003572:	f003 0307 	and.w	r3, r3, #7
}
 8003576:	4618      	mov	r0, r3
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003592:	2b00      	cmp	r3, #0
 8003594:	db0b      	blt.n	80035ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	f003 021f 	and.w	r2, r3, #31
 800359c:	4907      	ldr	r1, [pc, #28]	; (80035bc <__NVIC_EnableIRQ+0x38>)
 800359e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	2001      	movs	r0, #1
 80035a6:	fa00 f202 	lsl.w	r2, r0, r2
 80035aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	e000e100 	.word	0xe000e100

080035c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	6039      	str	r1, [r7, #0]
 80035ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	db0a      	blt.n	80035ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	490c      	ldr	r1, [pc, #48]	; (800360c <__NVIC_SetPriority+0x4c>)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	0112      	lsls	r2, r2, #4
 80035e0:	b2d2      	uxtb	r2, r2
 80035e2:	440b      	add	r3, r1
 80035e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035e8:	e00a      	b.n	8003600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	4908      	ldr	r1, [pc, #32]	; (8003610 <__NVIC_SetPriority+0x50>)
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	3b04      	subs	r3, #4
 80035f8:	0112      	lsls	r2, r2, #4
 80035fa:	b2d2      	uxtb	r2, r2
 80035fc:	440b      	add	r3, r1
 80035fe:	761a      	strb	r2, [r3, #24]
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	e000e100 	.word	0xe000e100
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003614:	b480      	push	{r7}
 8003616:	b089      	sub	sp, #36	; 0x24
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f1c3 0307 	rsb	r3, r3, #7
 800362e:	2b04      	cmp	r3, #4
 8003630:	bf28      	it	cs
 8003632:	2304      	movcs	r3, #4
 8003634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	3304      	adds	r3, #4
 800363a:	2b06      	cmp	r3, #6
 800363c:	d902      	bls.n	8003644 <NVIC_EncodePriority+0x30>
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	3b03      	subs	r3, #3
 8003642:	e000      	b.n	8003646 <NVIC_EncodePriority+0x32>
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003648:	f04f 32ff 	mov.w	r2, #4294967295
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43da      	mvns	r2, r3
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	401a      	ands	r2, r3
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800365c:	f04f 31ff 	mov.w	r1, #4294967295
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	fa01 f303 	lsl.w	r3, r1, r3
 8003666:	43d9      	mvns	r1, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800366c:	4313      	orrs	r3, r2
         );
}
 800366e:	4618      	mov	r0, r3
 8003670:	3724      	adds	r7, #36	; 0x24
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
	...

0800367c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3b01      	subs	r3, #1
 8003688:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800368c:	d301      	bcc.n	8003692 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800368e:	2301      	movs	r3, #1
 8003690:	e00f      	b.n	80036b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003692:	4a0a      	ldr	r2, [pc, #40]	; (80036bc <SysTick_Config+0x40>)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3b01      	subs	r3, #1
 8003698:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800369a:	210f      	movs	r1, #15
 800369c:	f04f 30ff 	mov.w	r0, #4294967295
 80036a0:	f7ff ff8e 	bl	80035c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036a4:	4b05      	ldr	r3, [pc, #20]	; (80036bc <SysTick_Config+0x40>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036aa:	4b04      	ldr	r3, [pc, #16]	; (80036bc <SysTick_Config+0x40>)
 80036ac:	2207      	movs	r2, #7
 80036ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	e000e010 	.word	0xe000e010

080036c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff ff29 	bl	8003520 <__NVIC_SetPriorityGrouping>
}
 80036ce:	bf00      	nop
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b086      	sub	sp, #24
 80036da:	af00      	add	r7, sp, #0
 80036dc:	4603      	mov	r3, r0
 80036de:	60b9      	str	r1, [r7, #8]
 80036e0:	607a      	str	r2, [r7, #4]
 80036e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036e4:	f7ff ff40 	bl	8003568 <__NVIC_GetPriorityGrouping>
 80036e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	68b9      	ldr	r1, [r7, #8]
 80036ee:	6978      	ldr	r0, [r7, #20]
 80036f0:	f7ff ff90 	bl	8003614 <NVIC_EncodePriority>
 80036f4:	4602      	mov	r2, r0
 80036f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036fa:	4611      	mov	r1, r2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff ff5f 	bl	80035c0 <__NVIC_SetPriority>
}
 8003702:	bf00      	nop
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b082      	sub	sp, #8
 800370e:	af00      	add	r7, sp, #0
 8003710:	4603      	mov	r3, r0
 8003712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff ff33 	bl	8003584 <__NVIC_EnableIRQ>
}
 800371e:	bf00      	nop
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b082      	sub	sp, #8
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff ffa4 	bl	800367c <SysTick_Config>
 8003734:	4603      	mov	r3, r0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
	...

08003740 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e08d      	b.n	800386e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	461a      	mov	r2, r3
 8003758:	4b47      	ldr	r3, [pc, #284]	; (8003878 <HAL_DMA_Init+0x138>)
 800375a:	429a      	cmp	r2, r3
 800375c:	d80f      	bhi.n	800377e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	461a      	mov	r2, r3
 8003764:	4b45      	ldr	r3, [pc, #276]	; (800387c <HAL_DMA_Init+0x13c>)
 8003766:	4413      	add	r3, r2
 8003768:	4a45      	ldr	r2, [pc, #276]	; (8003880 <HAL_DMA_Init+0x140>)
 800376a:	fba2 2303 	umull	r2, r3, r2, r3
 800376e:	091b      	lsrs	r3, r3, #4
 8003770:	009a      	lsls	r2, r3, #2
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a42      	ldr	r2, [pc, #264]	; (8003884 <HAL_DMA_Init+0x144>)
 800377a:	641a      	str	r2, [r3, #64]	; 0x40
 800377c:	e00e      	b.n	800379c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	4b40      	ldr	r3, [pc, #256]	; (8003888 <HAL_DMA_Init+0x148>)
 8003786:	4413      	add	r3, r2
 8003788:	4a3d      	ldr	r2, [pc, #244]	; (8003880 <HAL_DMA_Init+0x140>)
 800378a:	fba2 2303 	umull	r2, r3, r2, r3
 800378e:	091b      	lsrs	r3, r3, #4
 8003790:	009a      	lsls	r2, r3, #2
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a3c      	ldr	r2, [pc, #240]	; (800388c <HAL_DMA_Init+0x14c>)
 800379a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80037c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f9b6 	bl	8003b60 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037fc:	d102      	bne.n	8003804 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003818:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d010      	beq.n	8003844 <HAL_DMA_Init+0x104>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2b04      	cmp	r3, #4
 8003828:	d80c      	bhi.n	8003844 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 f9d6 	bl	8003bdc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	e008      	b.n	8003856 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40020407 	.word	0x40020407
 800387c:	bffdfff8 	.word	0xbffdfff8
 8003880:	cccccccd 	.word	0xcccccccd
 8003884:	40020000 	.word	0x40020000
 8003888:	bffdfbf8 	.word	0xbffdfbf8
 800388c:	40020400 	.word	0x40020400

08003890 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800389e:	2300      	movs	r3, #0
 80038a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d101      	bne.n	80038b0 <HAL_DMA_Start_IT+0x20>
 80038ac:	2302      	movs	r3, #2
 80038ae:	e066      	b.n	800397e <HAL_DMA_Start_IT+0xee>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d155      	bne.n	8003970 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0201 	bic.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	68b9      	ldr	r1, [r7, #8]
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 f8fb 	bl	8003ae4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d008      	beq.n	8003908 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 020e 	orr.w	r2, r2, #14
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	e00f      	b.n	8003928 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0204 	bic.w	r2, r2, #4
 8003916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 020a 	orr.w	r2, r2, #10
 8003926:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d007      	beq.n	8003946 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003940:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003944:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394a:	2b00      	cmp	r3, #0
 800394c:	d007      	beq.n	800395e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003958:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800395c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 0201 	orr.w	r2, r2, #1
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	e005      	b.n	800397c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003978:	2302      	movs	r3, #2
 800397a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800397c:	7dfb      	ldrb	r3, [r7, #23]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b084      	sub	sp, #16
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a2:	f003 031f 	and.w	r3, r3, #31
 80039a6:	2204      	movs	r2, #4
 80039a8:	409a      	lsls	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4013      	ands	r3, r2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d026      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x7a>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d021      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0320 	and.w	r3, r3, #32
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d107      	bne.n	80039da <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0204 	bic.w	r2, r2, #4
 80039d8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039de:	f003 021f 	and.w	r2, r3, #31
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	2104      	movs	r1, #4
 80039e8:	fa01 f202 	lsl.w	r2, r1, r2
 80039ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d071      	beq.n	8003ada <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80039fe:	e06c      	b.n	8003ada <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2202      	movs	r2, #2
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d02e      	beq.n	8003a72 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d029      	beq.n	8003a72 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0320 	and.w	r3, r3, #32
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10b      	bne.n	8003a44 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 020a 	bic.w	r2, r2, #10
 8003a3a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a48:	f003 021f 	and.w	r2, r3, #31
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	2102      	movs	r1, #2
 8003a52:	fa01 f202 	lsl.w	r2, r1, r2
 8003a56:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d038      	beq.n	8003ada <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003a70:	e033      	b.n	8003ada <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a76:	f003 031f 	and.w	r3, r3, #31
 8003a7a:	2208      	movs	r2, #8
 8003a7c:	409a      	lsls	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	4013      	ands	r3, r2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d02a      	beq.n	8003adc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d025      	beq.n	8003adc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 020e 	bic.w	r2, r2, #14
 8003a9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa4:	f003 021f 	and.w	r2, r3, #31
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	2101      	movs	r1, #1
 8003aae:	fa01 f202 	lsl.w	r2, r1, r2
 8003ab2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d004      	beq.n	8003adc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ada:	bf00      	nop
 8003adc:	bf00      	nop
}
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003afa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d004      	beq.n	8003b0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b0c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	f003 021f 	and.w	r2, r3, #31
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2b10      	cmp	r3, #16
 8003b30:	d108      	bne.n	8003b44 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b42:	e007      	b.n	8003b54 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	60da      	str	r2, [r3, #12]
}
 8003b54:	bf00      	nop
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d802      	bhi.n	8003b7a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003b74:	4b15      	ldr	r3, [pc, #84]	; (8003bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	e001      	b.n	8003b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003b7a:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003b7c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	3b08      	subs	r3, #8
 8003b8a:	4a12      	ldr	r2, [pc, #72]	; (8003bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b98:	089b      	lsrs	r3, r3, #2
 8003b9a:	009a      	lsls	r2, r3, #2
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a0b      	ldr	r2, [pc, #44]	; (8003bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003baa:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 031f 	and.w	r3, r3, #31
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40020407 	.word	0x40020407
 8003bcc:	40020800 	.word	0x40020800
 8003bd0:	40020820 	.word	0x40020820
 8003bd4:	cccccccd 	.word	0xcccccccd
 8003bd8:	40020880 	.word	0x40020880

08003bdc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a08      	ldr	r2, [pc, #32]	; (8003c20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003bfe:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	2201      	movs	r2, #1
 8003c0a:	409a      	lsls	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	1000823f 	.word	0x1000823f
 8003c20:	40020940 	.word	0x40020940

08003c24 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e147      	b.n	8003ec6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd fee4 	bl	8001a18 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699a      	ldr	r2, [r3, #24]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0210 	bic.w	r2, r2, #16
 8003c5e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c60:	f7fe f90a 	bl	8001e78 <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c66:	e012      	b.n	8003c8e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c68:	f7fe f906 	bl	8001e78 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b0a      	cmp	r3, #10
 8003c74:	d90b      	bls.n	8003c8e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c7a:	f043 0201 	orr.w	r2, r3, #1
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e11b      	b.n	8003ec6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d0e5      	beq.n	8003c68 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0201 	orr.w	r2, r2, #1
 8003caa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cac:	f7fe f8e4 	bl	8001e78 <HAL_GetTick>
 8003cb0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003cb2:	e012      	b.n	8003cda <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003cb4:	f7fe f8e0 	bl	8001e78 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b0a      	cmp	r3, #10
 8003cc0:	d90b      	bls.n	8003cda <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2203      	movs	r2, #3
 8003cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e0f5      	b.n	8003ec6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0e5      	beq.n	8003cb4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0202 	orr.w	r2, r2, #2
 8003cf6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a74      	ldr	r2, [pc, #464]	; (8003ed0 <HAL_FDCAN_Init+0x2ac>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d103      	bne.n	8003d0a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003d02:	4a74      	ldr	r2, [pc, #464]	; (8003ed4 <HAL_FDCAN_Init+0x2b0>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	7c1b      	ldrb	r3, [r3, #16]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d108      	bne.n	8003d24 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699a      	ldr	r2, [r3, #24]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d20:	619a      	str	r2, [r3, #24]
 8003d22:	e007      	b.n	8003d34 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	699a      	ldr	r2, [r3, #24]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d32:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	7c5b      	ldrb	r3, [r3, #17]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d108      	bne.n	8003d4e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	699a      	ldr	r2, [r3, #24]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d4a:	619a      	str	r2, [r3, #24]
 8003d4c:	e007      	b.n	8003d5e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699a      	ldr	r2, [r3, #24]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d5c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	7c9b      	ldrb	r3, [r3, #18]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d108      	bne.n	8003d78 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699a      	ldr	r2, [r3, #24]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d74:	619a      	str	r2, [r3, #24]
 8003d76:	e007      	b.n	8003d88 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699a      	ldr	r2, [r3, #24]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d86:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689a      	ldr	r2, [r3, #8]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8003dac:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	691a      	ldr	r2, [r3, #16]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0210 	bic.w	r2, r2, #16
 8003dbc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d108      	bne.n	8003dd8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	699a      	ldr	r2, [r3, #24]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f042 0204 	orr.w	r2, r2, #4
 8003dd4:	619a      	str	r2, [r3, #24]
 8003dd6:	e02c      	b.n	8003e32 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d028      	beq.n	8003e32 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d01c      	beq.n	8003e22 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699a      	ldr	r2, [r3, #24]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003df6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0210 	orr.w	r2, r2, #16
 8003e06:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d110      	bne.n	8003e32 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699a      	ldr	r2, [r3, #24]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0220 	orr.w	r2, r2, #32
 8003e1e:	619a      	str	r2, [r3, #24]
 8003e20:	e007      	b.n	8003e32 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699a      	ldr	r2, [r3, #24]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0220 	orr.w	r2, r2, #32
 8003e30:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e42:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e4a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e5a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e5c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e66:	d115      	bne.n	8003e94 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e72:	3b01      	subs	r3, #1
 8003e74:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e76:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e80:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e90:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e92:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fb96 	bl	80045dc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40006400 	.word	0x40006400
 8003ed4:	40006500 	.word	0x40006500

08003ed8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ee8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003eea:	7dfb      	ldrb	r3, [r7, #23]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d002      	beq.n	8003ef6 <HAL_FDCAN_ConfigFilter+0x1e>
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d13d      	bne.n	8003f72 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d119      	bne.n	8003f32 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003f0a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003f12:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	e01d      	b.n	8003f6e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	075a      	lsls	r2, r3, #29
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	079a      	lsls	r2, r3, #30
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	4413      	add	r3, r2
 8003f5a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	3304      	adds	r3, #4
 8003f66:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	e006      	b.n	8003f80 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f76:	f043 0202 	orr.w	r2, r3, #2
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
  }
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d116      	bne.n	8003fd4 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fae:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	011a      	lsls	r2, r3, #4
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	e006      	b.n	8003fe2 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd8:	f043 0204 	orr.w	r2, r3, #4
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
  }
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d110      	bne.n	8004024 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2202      	movs	r2, #2
 8004006:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	699a      	ldr	r2, [r3, #24]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8004020:	2300      	movs	r3, #0
 8004022:	e006      	b.n	8004032 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004028:	f043 0204 	orr.w	r2, r3, #4
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
  }
}
 8004032:	4618      	mov	r0, r3
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b086      	sub	sp, #24
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d12c      	bne.n	80040b0 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800405e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d007      	beq.n	8004076 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800406a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e023      	b.n	80040be <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800407e:	0c1b      	lsrs	r3, r3, #16
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	68b9      	ldr	r1, [r7, #8]
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fb11 	bl	80046b4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2101      	movs	r1, #1
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	fa01 f202 	lsl.w	r2, r1, r2
 800409e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80040a2:	2201      	movs	r2, #1
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	409a      	lsls	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e006      	b.n	80040be <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b4:	f043 0208 	orr.w	r2, r3, #8
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
  }
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
	...

080040c8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b08b      	sub	sp, #44	; 0x2c
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80040dc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80040de:	7efb      	ldrb	r3, [r7, #27]
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f040 80bc 	bne.w	800425e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b40      	cmp	r3, #64	; 0x40
 80040ea:	d121      	bne.n	8004130 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d107      	bne.n	800410c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004100:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e0af      	b.n	800426c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004120:	69fa      	ldr	r2, [r7, #28]
 8004122:	4613      	mov	r3, r2
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	4413      	add	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	440b      	add	r3, r1
 800412c:	627b      	str	r3, [r7, #36]	; 0x24
 800412e:	e020      	b.n	8004172 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004138:	f003 030f 	and.w	r3, r3, #15
 800413c:	2b00      	cmp	r3, #0
 800413e:	d107      	bne.n	8004150 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004144:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e08d      	b.n	800426c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004158:	0a1b      	lsrs	r3, r3, #8
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004164:	69fa      	ldr	r2, [r7, #28]
 8004166:	4613      	mov	r3, r2
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	4413      	add	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	440b      	add	r3, r1
 8004170:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d107      	bne.n	8004196 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	0c9b      	lsrs	r3, r3, #18
 800418c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	e005      	b.n	80041a2 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	3304      	adds	r3, #4
 80041be:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80041c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	0e1b      	lsrs	r3, r3, #24
 80041f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	0fda      	lsrs	r2, r3, #31
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	3304      	adds	r3, #4
 800420a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800420c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004210:	2300      	movs	r3, #0
 8004212:	623b      	str	r3, [r7, #32]
 8004214:	e00a      	b.n	800422c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	441a      	add	r2, r3
 800421c:	6839      	ldr	r1, [r7, #0]
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	440b      	add	r3, r1
 8004222:	7812      	ldrb	r2, [r2, #0]
 8004224:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004226:	6a3b      	ldr	r3, [r7, #32]
 8004228:	3301      	adds	r3, #1
 800422a:	623b      	str	r3, [r7, #32]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	4a11      	ldr	r2, [pc, #68]	; (8004278 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8004234:	5cd3      	ldrb	r3, [r2, r3]
 8004236:	461a      	mov	r2, r3
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	4293      	cmp	r3, r2
 800423c:	d3eb      	bcc.n	8004216 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2b40      	cmp	r3, #64	; 0x40
 8004242:	d105      	bne.n	8004250 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69fa      	ldr	r2, [r7, #28]
 800424a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800424e:	e004      	b.n	800425a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69fa      	ldr	r2, [r7, #28]
 8004256:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	e006      	b.n	800426c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004262:	f043 0208 	orr.w	r2, r3, #8
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
  }
}
 800426c:	4618      	mov	r0, r3
 800426e:	372c      	adds	r7, #44	; 0x2c
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	08007ea0 	.word	0x08007ea0

0800427c <HAL_FDCAN_GetProtocolStatus>:
  *         the configuration information for the specified FDCAN.
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428c:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f003 0207 	and.w	r2, r3, #7
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	0a1b      	lsrs	r3, r3, #8
 800429c:	f003 0207 	and.w	r2, r3, #7
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 0218 	and.w	r2, r3, #24
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	095b      	lsrs	r3, r3, #5
 80042b2:	f003 0201 	and.w	r2, r3, #1
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	099b      	lsrs	r3, r3, #6
 80042be:	f003 0201 	and.w	r2, r3, #1
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	09db      	lsrs	r3, r3, #7
 80042ca:	f003 0201 	and.w	r2, r3, #1
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	0adb      	lsrs	r3, r3, #11
 80042d6:	f003 0201 	and.w	r2, r3, #1
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	0b1b      	lsrs	r3, r3, #12
 80042e2:	f003 0201 	and.w	r2, r3, #1
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	0b5b      	lsrs	r3, r3, #13
 80042ee:	f003 0201 	and.w	r2, r3, #1
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	0b9b      	lsrs	r3, r3, #14
 80042fa:	f003 0201 	and.w	r2, r3, #1
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	625a      	str	r2, [r3, #36]	; 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	0c1b      	lsrs	r3, r3, #16
 8004306:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Return function status */
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3714      	adds	r7, #20
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_FDCAN_GetErrorCounters>:
  *         the configuration information for the specified FDCAN.
  * @param  ErrorCounters pointer to an FDCAN_ErrorCountersTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t CountersReg;

  /* Read the error counters register */
  CountersReg = READ_REG(hfdcan->Instance->ECR);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432c:	60fb      	str	r3, [r7, #12]

  /* Fill the error counters structure */
  ErrorCounters->TxErrorCnt = ((CountersReg & FDCAN_ECR_TEC) >> FDCAN_ECR_TEC_Pos);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	b2da      	uxtb	r2, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	601a      	str	r2, [r3, #0]
  ErrorCounters->RxErrorCnt = ((CountersReg & FDCAN_ECR_REC) >> FDCAN_ECR_REC_Pos);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	605a      	str	r2, [r3, #4]
  ErrorCounters->RxErrorPassive = ((CountersReg & FDCAN_ECR_RP) >> FDCAN_ECR_RP_Pos);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	0bdb      	lsrs	r3, r3, #15
 8004346:	f003 0201 	and.w	r2, r3, #1
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	609a      	str	r2, [r3, #8]
  ErrorCounters->ErrorLogging = ((CountersReg & FDCAN_ECR_CEL) >> FDCAN_ECR_CEL_Pos);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	b2da      	uxtb	r2, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3714      	adds	r7, #20
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8004366:	b480      	push	{r7}
 8004368:	b085      	sub	sp, #20
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
 800436e:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	2b40      	cmp	r3, #64	; 0x40
 8004374:	d107      	bne.n	8004386 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e006      	b.n	8004394 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8004394:	68fb      	ldr	r3, [r7, #12]
}
 8004396:	4618      	mov	r0, r3
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <HAL_FDCAN_IsRestrictedOperationMode>:
  * @retval Status
  *          - 0 : Normal FDCAN operation.
  *          - 1 : Restricted Operation Mode active.
  */
uint32_t HAL_FDCAN_IsRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b085      	sub	sp, #20
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  uint32_t OperationMode;

  /* Get Operation Mode */
  OperationMode = ((hfdcan->Instance->CCCR & FDCAN_CCCR_ASM) >> FDCAN_CCCR_ASM_Pos);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	089b      	lsrs	r3, r3, #2
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	60fb      	str	r3, [r7, #12]

  return OperationMode;
 80043b8:	68fb      	ldr	r3, [r7, #12]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HAL_FDCAN_ExitRestrictedOperationMode>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ExitRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b085      	sub	sp, #20
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80043d4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d002      	beq.n	80043e2 <HAL_FDCAN_ExitRestrictedOperationMode+0x1c>
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d109      	bne.n	80043f6 <HAL_FDCAN_ExitRestrictedOperationMode+0x30>
  {
    /* Exit Restricted Operation mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	699a      	ldr	r2, [r3, #24]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0204 	bic.w	r2, r2, #4
 80043f0:	619a      	str	r2, [r3, #24]

    /* Return function status */
    return HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e006      	b.n	8004404 <HAL_FDCAN_ExitRestrictedOperationMode+0x3e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043fa:	f043 0202 	orr.w	r2, r3, #2
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
  }
}
 8004404:	4618      	mov	r0, r3
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004422:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004424:	7dfb      	ldrb	r3, [r7, #23]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d003      	beq.n	8004432 <HAL_FDCAN_ActivateNotification+0x22>
 800442a:	7dfb      	ldrb	r3, [r7, #23]
 800442c:	2b02      	cmp	r3, #2
 800442e:	f040 80c8 	bne.w	80045c2 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004438:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	2b00      	cmp	r3, #0
 8004442:	d004      	beq.n	800444e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d03b      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004454:	2b00      	cmp	r3, #0
 8004456:	d004      	beq.n	8004462 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d031      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d027      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d01d      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8004490:	2b00      	cmp	r3, #0
 8004492:	d004      	beq.n	800449e <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	2b00      	cmp	r3, #0
 800449c:	d013      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d004      	beq.n	80044b2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00c      	beq.n	80044d6 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d107      	bne.n	80044d6 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f042 0201 	orr.w	r2, r2, #1
 80044d4:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d004      	beq.n	80044ea <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d13b      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d004      	beq.n	80044fe <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d131      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004504:	2b00      	cmp	r3, #0
 8004506:	d004      	beq.n	8004512 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f003 0304 	and.w	r3, r3, #4
 800450e:	2b00      	cmp	r3, #0
 8004510:	d127      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004518:	2b00      	cmp	r3, #0
 800451a:	d004      	beq.n	8004526 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	2b00      	cmp	r3, #0
 8004524:	d11d      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800452c:	2b00      	cmp	r3, #0
 800452e:	d004      	beq.n	800453a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	f003 0310 	and.w	r3, r3, #16
 8004536:	2b00      	cmp	r3, #0
 8004538:	d113      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004540:	2b00      	cmp	r3, #0
 8004542:	d004      	beq.n	800454e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	f003 0320 	and.w	r3, r3, #32
 800454a:	2b00      	cmp	r3, #0
 800454c:	d109      	bne.n	8004562 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004554:	2b00      	cmp	r3, #0
 8004556:	d00c      	beq.n	8004572 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b00      	cmp	r3, #0
 8004560:	d007      	beq.n	8004572 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0202 	orr.w	r2, r2, #2
 8004570:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004578:	2b00      	cmp	r3, #0
 800457a:	d009      	beq.n	8004590 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	430a      	orrs	r2, r1
 800458c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	430a      	orrs	r2, r1
 80045aa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	e006      	b.n	80045d0 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045c6:	f043 0202 	orr.w	r2, r3, #2
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
  }
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	371c      	adds	r7, #28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80045e4:	4b30      	ldr	r3, [pc, #192]	; (80046a8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80045e6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a2f      	ldr	r2, [pc, #188]	; (80046ac <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d103      	bne.n	80045fa <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80045f8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a2c      	ldr	r2, [pc, #176]	; (80046b0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d103      	bne.n	800460c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 800460a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800461a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004622:	041a      	lsls	r2, r3, #16
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004640:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004648:	061a      	lsls	r2, r3, #24
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	e005      	b.n	800468e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	3304      	adds	r3, #4
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	429a      	cmp	r2, r3
 8004698:	d3f3      	bcc.n	8004682 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800469a:	bf00      	nop
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	4000a400 	.word	0x4000a400
 80046ac:	40006800 	.word	0x40006800
 80046b0:	40006c00 	.word	0x40006c00

080046b4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b089      	sub	sp, #36	; 0x24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10a      	bne.n	80046e0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80046d2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80046da:	4313      	orrs	r3, r2
 80046dc:	61fb      	str	r3, [r7, #28]
 80046de:	e00a      	b.n	80046f6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80046e8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80046ee:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80046f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046f4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004700:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004706:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800470c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	4413      	add	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	440b      	add	r3, r1
 8004726:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	69fa      	ldr	r2, [r7, #28]
 800472c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	3304      	adds	r3, #4
 8004732:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	3304      	adds	r3, #4
 800473e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004740:	2300      	movs	r3, #0
 8004742:	617b      	str	r3, [r7, #20]
 8004744:	e020      	b.n	8004788 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	3303      	adds	r3, #3
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	4413      	add	r3, r2
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	3302      	adds	r3, #2
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	440b      	add	r3, r1
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800475e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	3301      	adds	r3, #1
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	440b      	add	r3, r1
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800476c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	440a      	add	r2, r1
 8004774:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004776:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	3304      	adds	r3, #4
 8004780:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	3304      	adds	r3, #4
 8004786:	617b      	str	r3, [r7, #20]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	4a06      	ldr	r2, [pc, #24]	; (80047a8 <FDCAN_CopyMessageToRAM+0xf4>)
 8004790:	5cd3      	ldrb	r3, [r2, r3]
 8004792:	461a      	mov	r2, r3
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	4293      	cmp	r3, r2
 8004798:	d3d5      	bcc.n	8004746 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800479a:	bf00      	nop
 800479c:	bf00      	nop
 800479e:	3724      	adds	r7, #36	; 0x24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr
 80047a8:	08007ea0 	.word	0x08007ea0

080047ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b087      	sub	sp, #28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80047ba:	e15a      	b.n	8004a72 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	2101      	movs	r1, #1
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	fa01 f303 	lsl.w	r3, r1, r3
 80047c8:	4013      	ands	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 814c 	beq.w	8004a6c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d00b      	beq.n	80047f4 <HAL_GPIO_Init+0x48>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d007      	beq.n	80047f4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047e8:	2b11      	cmp	r3, #17
 80047ea:	d003      	beq.n	80047f4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b12      	cmp	r3, #18
 80047f2:	d130      	bne.n	8004856 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	2203      	movs	r2, #3
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	4013      	ands	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	68da      	ldr	r2, [r3, #12]
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	4313      	orrs	r3, r2
 800481c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800482a:	2201      	movs	r2, #1
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	43db      	mvns	r3, r3
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4013      	ands	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	091b      	lsrs	r3, r3, #4
 8004840:	f003 0201 	and.w	r2, r3, #1
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	fa02 f303 	lsl.w	r3, r2, r3
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	2203      	movs	r2, #3
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4013      	ands	r3, r2
 800486c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	689a      	ldr	r2, [r3, #8]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	4313      	orrs	r3, r2
 800487e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b02      	cmp	r3, #2
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_Init+0xea>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b12      	cmp	r3, #18
 8004894:	d123      	bne.n	80048de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	08da      	lsrs	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3208      	adds	r2, #8
 800489e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	220f      	movs	r2, #15
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	43db      	mvns	r3, r3
 80048b4:	693a      	ldr	r2, [r7, #16]
 80048b6:	4013      	ands	r3, r2
 80048b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	691a      	ldr	r2, [r3, #16]
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	08da      	lsrs	r2, r3, #3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3208      	adds	r2, #8
 80048d8:	6939      	ldr	r1, [r7, #16]
 80048da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	2203      	movs	r2, #3
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	43db      	mvns	r3, r3
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4013      	ands	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f003 0203 	and.w	r2, r3, #3
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	fa02 f303 	lsl.w	r3, r2, r3
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	f000 80a6 	beq.w	8004a6c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004920:	4b5b      	ldr	r3, [pc, #364]	; (8004a90 <HAL_GPIO_Init+0x2e4>)
 8004922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004924:	4a5a      	ldr	r2, [pc, #360]	; (8004a90 <HAL_GPIO_Init+0x2e4>)
 8004926:	f043 0301 	orr.w	r3, r3, #1
 800492a:	6613      	str	r3, [r2, #96]	; 0x60
 800492c:	4b58      	ldr	r3, [pc, #352]	; (8004a90 <HAL_GPIO_Init+0x2e4>)
 800492e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004938:	4a56      	ldr	r2, [pc, #344]	; (8004a94 <HAL_GPIO_Init+0x2e8>)
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	089b      	lsrs	r3, r3, #2
 800493e:	3302      	adds	r3, #2
 8004940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004944:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f003 0303 	and.w	r3, r3, #3
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	220f      	movs	r2, #15
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4013      	ands	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004962:	d01f      	beq.n	80049a4 <HAL_GPIO_Init+0x1f8>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a4c      	ldr	r2, [pc, #304]	; (8004a98 <HAL_GPIO_Init+0x2ec>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d019      	beq.n	80049a0 <HAL_GPIO_Init+0x1f4>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a4b      	ldr	r2, [pc, #300]	; (8004a9c <HAL_GPIO_Init+0x2f0>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d013      	beq.n	800499c <HAL_GPIO_Init+0x1f0>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a4a      	ldr	r2, [pc, #296]	; (8004aa0 <HAL_GPIO_Init+0x2f4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00d      	beq.n	8004998 <HAL_GPIO_Init+0x1ec>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a49      	ldr	r2, [pc, #292]	; (8004aa4 <HAL_GPIO_Init+0x2f8>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d007      	beq.n	8004994 <HAL_GPIO_Init+0x1e8>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a48      	ldr	r2, [pc, #288]	; (8004aa8 <HAL_GPIO_Init+0x2fc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d101      	bne.n	8004990 <HAL_GPIO_Init+0x1e4>
 800498c:	2305      	movs	r3, #5
 800498e:	e00a      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 8004990:	2306      	movs	r3, #6
 8004992:	e008      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 8004994:	2304      	movs	r3, #4
 8004996:	e006      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 8004998:	2303      	movs	r3, #3
 800499a:	e004      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 800499c:	2302      	movs	r3, #2
 800499e:	e002      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 80049a0:	2301      	movs	r3, #1
 80049a2:	e000      	b.n	80049a6 <HAL_GPIO_Init+0x1fa>
 80049a4:	2300      	movs	r3, #0
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	f002 0203 	and.w	r2, r2, #3
 80049ac:	0092      	lsls	r2, r2, #2
 80049ae:	4093      	lsls	r3, r2
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049b6:	4937      	ldr	r1, [pc, #220]	; (8004a94 <HAL_GPIO_Init+0x2e8>)
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	089b      	lsrs	r3, r3, #2
 80049bc:	3302      	adds	r3, #2
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80049c4:	4b39      	ldr	r3, [pc, #228]	; (8004aac <HAL_GPIO_Init+0x300>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	43db      	mvns	r3, r3
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4013      	ands	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80049e8:	4a30      	ldr	r2, [pc, #192]	; (8004aac <HAL_GPIO_Init+0x300>)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80049ee:	4b2f      	ldr	r3, [pc, #188]	; (8004aac <HAL_GPIO_Init+0x300>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	43db      	mvns	r3, r3
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	4013      	ands	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a12:	4a26      	ldr	r2, [pc, #152]	; (8004aac <HAL_GPIO_Init+0x300>)
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a18:	4b24      	ldr	r3, [pc, #144]	; (8004aac <HAL_GPIO_Init+0x300>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	43db      	mvns	r3, r3
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4013      	ands	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a3c:	4a1b      	ldr	r2, [pc, #108]	; (8004aac <HAL_GPIO_Init+0x300>)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a42:	4b1a      	ldr	r3, [pc, #104]	; (8004aac <HAL_GPIO_Init+0x300>)
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4013      	ands	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a66:	4a11      	ldr	r2, [pc, #68]	; (8004aac <HAL_GPIO_Init+0x300>)
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f47f ae9d 	bne.w	80047bc <HAL_GPIO_Init+0x10>
  }
}
 8004a82:	bf00      	nop
 8004a84:	bf00      	nop
 8004a86:	371c      	adds	r7, #28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	40021000 	.word	0x40021000
 8004a94:	40010000 	.word	0x40010000
 8004a98:	48000400 	.word	0x48000400
 8004a9c:	48000800 	.word	0x48000800
 8004aa0:	48000c00 	.word	0x48000c00
 8004aa4:	48001000 	.word	0x48001000
 8004aa8:	48001400 	.word	0x48001400
 8004aac:	40010400 	.word	0x40010400

08004ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	807b      	strh	r3, [r7, #2]
 8004abc:	4613      	mov	r3, r2
 8004abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ac0:	787b      	ldrb	r3, [r7, #1]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d003      	beq.n	8004ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ac6:	887a      	ldrh	r2, [r7, #2]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004acc:	e002      	b.n	8004ad4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ace:	887a      	ldrh	r2, [r7, #2]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e081      	b.n	8004bf6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fc ffca 	bl	8001aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2224      	movs	r2, #36	; 0x24
 8004b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0201 	bic.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d107      	bne.n	8004b5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689a      	ldr	r2, [r3, #8]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b56:	609a      	str	r2, [r3, #8]
 8004b58:	e006      	b.n	8004b68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004b66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d104      	bne.n	8004b7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	ea42 0103 	orr.w	r1, r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	021a      	lsls	r2, r3, #8
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	69d9      	ldr	r1, [r3, #28]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a1a      	ldr	r2, [r3, #32]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b088      	sub	sp, #32
 8004c04:	af02      	add	r7, sp, #8
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	4608      	mov	r0, r1
 8004c0a:	4611      	mov	r1, r2
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	4603      	mov	r3, r0
 8004c10:	817b      	strh	r3, [r7, #10]
 8004c12:	460b      	mov	r3, r1
 8004c14:	813b      	strh	r3, [r7, #8]
 8004c16:	4613      	mov	r3, r2
 8004c18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	f040 80f9 	bne.w	8004e1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <HAL_I2C_Mem_Write+0x34>
 8004c2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d105      	bne.n	8004c40 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e0ed      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_I2C_Mem_Write+0x4e>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e0e6      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c56:	f7fd f90f 	bl	8001e78 <HAL_GetTick>
 8004c5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	2319      	movs	r3, #25
 8004c62:	2201      	movs	r2, #1
 8004c64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 fac3 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e0d1      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2221      	movs	r2, #33	; 0x21
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2240      	movs	r2, #64	; 0x40
 8004c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6a3a      	ldr	r2, [r7, #32]
 8004c92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ca0:	88f8      	ldrh	r0, [r7, #6]
 8004ca2:	893a      	ldrh	r2, [r7, #8]
 8004ca4:	8979      	ldrh	r1, [r7, #10]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	4603      	mov	r3, r0
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 f9d3 	bl	800505c <I2C_RequestMemoryWrite>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d005      	beq.n	8004cc8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e0a9      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	2bff      	cmp	r3, #255	; 0xff
 8004cd0:	d90e      	bls.n	8004cf0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	22ff      	movs	r2, #255	; 0xff
 8004cd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cdc:	b2da      	uxtb	r2, r3
 8004cde:	8979      	ldrh	r1, [r7, #10]
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 fba5 	bl	8005438 <I2C_TransferConfig>
 8004cee:	e00f      	b.n	8004d10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	8979      	ldrh	r1, [r7, #10]
 8004d02:	2300      	movs	r3, #0
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fb94 	bl	8005438 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 faad 	bl	8005274 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e07b      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d28:	781a      	ldrb	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d034      	beq.n	8004dc8 <HAL_I2C_Mem_Write+0x1c8>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d130      	bne.n	8004dc8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2180      	movs	r1, #128	; 0x80
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	f000 fa3f 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e04d      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	2bff      	cmp	r3, #255	; 0xff
 8004d88:	d90e      	bls.n	8004da8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	22ff      	movs	r2, #255	; 0xff
 8004d8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	8979      	ldrh	r1, [r7, #10]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 fb49 	bl	8005438 <I2C_TransferConfig>
 8004da6:	e00f      	b.n	8004dc8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	8979      	ldrh	r1, [r7, #10]
 8004dba:	2300      	movs	r3, #0
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fb38 	bl	8005438 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d19e      	bne.n	8004d10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 fa8c 	bl	80052f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e01a      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2220      	movs	r2, #32
 8004dec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6859      	ldr	r1, [r3, #4]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	4b0a      	ldr	r3, [pc, #40]	; (8004e24 <HAL_I2C_Mem_Write+0x224>)
 8004dfa:	400b      	ands	r3, r1
 8004dfc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2220      	movs	r2, #32
 8004e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	e000      	b.n	8004e1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004e1a:	2302      	movs	r3, #2
  }
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	fe00e800 	.word	0xfe00e800

08004e28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b088      	sub	sp, #32
 8004e2c:	af02      	add	r7, sp, #8
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	4608      	mov	r0, r1
 8004e32:	4611      	mov	r1, r2
 8004e34:	461a      	mov	r2, r3
 8004e36:	4603      	mov	r3, r0
 8004e38:	817b      	strh	r3, [r7, #10]
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	813b      	strh	r3, [r7, #8]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b20      	cmp	r3, #32
 8004e4c:	f040 80fd 	bne.w	800504a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_I2C_Mem_Read+0x34>
 8004e56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d105      	bne.n	8004e68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e0f1      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d101      	bne.n	8004e76 <HAL_I2C_Mem_Read+0x4e>
 8004e72:	2302      	movs	r3, #2
 8004e74:	e0ea      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e7e:	f7fc fffb 	bl	8001e78 <HAL_GetTick>
 8004e82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	2319      	movs	r3, #25
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f9af 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e0d5      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2222      	movs	r2, #34	; 0x22
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2240      	movs	r2, #64	; 0x40
 8004eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a3a      	ldr	r2, [r7, #32]
 8004eba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ec8:	88f8      	ldrh	r0, [r7, #6]
 8004eca:	893a      	ldrh	r2, [r7, #8]
 8004ecc:	8979      	ldrh	r1, [r7, #10]
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	9301      	str	r3, [sp, #4]
 8004ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 f913 	bl	8005104 <I2C_RequestMemoryRead>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d005      	beq.n	8004ef0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0ad      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2bff      	cmp	r3, #255	; 0xff
 8004ef8:	d90e      	bls.n	8004f18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	22ff      	movs	r2, #255	; 0xff
 8004efe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	8979      	ldrh	r1, [r7, #10]
 8004f08:	4b52      	ldr	r3, [pc, #328]	; (8005054 <HAL_I2C_Mem_Read+0x22c>)
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fa91 	bl	8005438 <I2C_TransferConfig>
 8004f16:	e00f      	b.n	8004f38 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	8979      	ldrh	r1, [r7, #10]
 8004f2a:	4b4a      	ldr	r3, [pc, #296]	; (8005054 <HAL_I2C_Mem_Read+0x22c>)
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 fa80 	bl	8005438 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3e:	2200      	movs	r2, #0
 8004f40:	2104      	movs	r1, #4
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 f956 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e07c      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	b2d2      	uxtb	r2, r2
 8004f5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d034      	beq.n	8004ff8 <HAL_I2C_Mem_Read+0x1d0>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d130      	bne.n	8004ff8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	2180      	movs	r1, #128	; 0x80
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 f927 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e04d      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2bff      	cmp	r3, #255	; 0xff
 8004fb8:	d90e      	bls.n	8004fd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	22ff      	movs	r2, #255	; 0xff
 8004fbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	8979      	ldrh	r1, [r7, #10]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 fa31 	bl	8005438 <I2C_TransferConfig>
 8004fd6:	e00f      	b.n	8004ff8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	8979      	ldrh	r1, [r7, #10]
 8004fea:	2300      	movs	r3, #0
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fa20 	bl	8005438 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d19a      	bne.n	8004f38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 f974 	bl	80052f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e01a      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2220      	movs	r2, #32
 800501c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6859      	ldr	r1, [r3, #4]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	4b0b      	ldr	r3, [pc, #44]	; (8005058 <HAL_I2C_Mem_Read+0x230>)
 800502a:	400b      	ands	r3, r1
 800502c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	e000      	b.n	800504c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800504a:	2302      	movs	r3, #2
  }
}
 800504c:	4618      	mov	r0, r3
 800504e:	3718      	adds	r7, #24
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	80002400 	.word	0x80002400
 8005058:	fe00e800 	.word	0xfe00e800

0800505c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	4608      	mov	r0, r1
 8005066:	4611      	mov	r1, r2
 8005068:	461a      	mov	r2, r3
 800506a:	4603      	mov	r3, r0
 800506c:	817b      	strh	r3, [r7, #10]
 800506e:	460b      	mov	r3, r1
 8005070:	813b      	strh	r3, [r7, #8]
 8005072:	4613      	mov	r3, r2
 8005074:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005076:	88fb      	ldrh	r3, [r7, #6]
 8005078:	b2da      	uxtb	r2, r3
 800507a:	8979      	ldrh	r1, [r7, #10]
 800507c:	4b20      	ldr	r3, [pc, #128]	; (8005100 <I2C_RequestMemoryWrite+0xa4>)
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 f9d7 	bl	8005438 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800508a:	69fa      	ldr	r2, [r7, #28]
 800508c:	69b9      	ldr	r1, [r7, #24]
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 f8f0 	bl	8005274 <I2C_WaitOnTXISFlagUntilTimeout>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e02c      	b.n	80050f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800509e:	88fb      	ldrh	r3, [r7, #6]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d105      	bne.n	80050b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050a4:	893b      	ldrh	r3, [r7, #8]
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	629a      	str	r2, [r3, #40]	; 0x28
 80050ae:	e015      	b.n	80050dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050b0:	893b      	ldrh	r3, [r7, #8]
 80050b2:	0a1b      	lsrs	r3, r3, #8
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	69b9      	ldr	r1, [r7, #24]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f8d6 	bl	8005274 <I2C_WaitOnTXISFlagUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e012      	b.n	80050f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050d2:	893b      	ldrh	r3, [r7, #8]
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	2200      	movs	r2, #0
 80050e4:	2180      	movs	r1, #128	; 0x80
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 f884 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	80002000 	.word	0x80002000

08005104 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	461a      	mov	r2, r3
 8005112:	4603      	mov	r3, r0
 8005114:	817b      	strh	r3, [r7, #10]
 8005116:	460b      	mov	r3, r1
 8005118:	813b      	strh	r3, [r7, #8]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	b2da      	uxtb	r2, r3
 8005122:	8979      	ldrh	r1, [r7, #10]
 8005124:	4b20      	ldr	r3, [pc, #128]	; (80051a8 <I2C_RequestMemoryRead+0xa4>)
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	2300      	movs	r3, #0
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f000 f984 	bl	8005438 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005130:	69fa      	ldr	r2, [r7, #28]
 8005132:	69b9      	ldr	r1, [r7, #24]
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 f89d 	bl	8005274 <I2C_WaitOnTXISFlagUntilTimeout>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e02c      	b.n	800519e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005144:	88fb      	ldrh	r3, [r7, #6]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d105      	bne.n	8005156 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800514a:	893b      	ldrh	r3, [r7, #8]
 800514c:	b2da      	uxtb	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	629a      	str	r2, [r3, #40]	; 0x28
 8005154:	e015      	b.n	8005182 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005156:	893b      	ldrh	r3, [r7, #8]
 8005158:	0a1b      	lsrs	r3, r3, #8
 800515a:	b29b      	uxth	r3, r3
 800515c:	b2da      	uxtb	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005164:	69fa      	ldr	r2, [r7, #28]
 8005166:	69b9      	ldr	r1, [r7, #24]
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f883 	bl	8005274 <I2C_WaitOnTXISFlagUntilTimeout>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e012      	b.n	800519e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005178:	893b      	ldrh	r3, [r7, #8]
 800517a:	b2da      	uxtb	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	2200      	movs	r2, #0
 800518a:	2140      	movs	r1, #64	; 0x40
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 f831 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e000      	b.n	800519e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	80002000 	.word	0x80002000

080051ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d103      	bne.n	80051ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2200      	movs	r2, #0
 80051c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d007      	beq.n	80051e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	619a      	str	r2, [r3, #24]
  }
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	4613      	mov	r3, r2
 8005202:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005204:	e022      	b.n	800524c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d01e      	beq.n	800524c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520e:	f7fc fe33 	bl	8001e78 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d113      	bne.n	800524c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e00f      	b.n	800526c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	4013      	ands	r3, r2
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	429a      	cmp	r2, r3
 800525a:	bf0c      	ite	eq
 800525c:	2301      	moveq	r3, #1
 800525e:	2300      	movne	r3, #0
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	429a      	cmp	r2, r3
 8005268:	d0cd      	beq.n	8005206 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005280:	e02c      	b.n	80052dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f870 	bl	800536c <I2C_IsAcknowledgeFailed>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e02a      	b.n	80052ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529c:	d01e      	beq.n	80052dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529e:	f7fc fdeb 	bl	8001e78 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d302      	bcc.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d113      	bne.n	80052dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b8:	f043 0220 	orr.w	r2, r3, #32
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e007      	b.n	80052ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d1cb      	bne.n	8005282 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005300:	e028      	b.n	8005354 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f000 f830 	bl	800536c <I2C_IsAcknowledgeFailed>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d001      	beq.n	8005316 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e026      	b.n	8005364 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005316:	f7fc fdaf 	bl	8001e78 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	429a      	cmp	r2, r3
 8005324:	d302      	bcc.n	800532c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d113      	bne.n	8005354 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005330:	f043 0220 	orr.w	r2, r3, #32
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e007      	b.n	8005364 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	2b20      	cmp	r3, #32
 8005360:	d1cf      	bne.n	8005302 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	f003 0310 	and.w	r3, r3, #16
 8005382:	2b10      	cmp	r3, #16
 8005384:	d151      	bne.n	800542a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005386:	e022      	b.n	80053ce <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800538e:	d01e      	beq.n	80053ce <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005390:	f7fc fd72 	bl	8001e78 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	429a      	cmp	r2, r3
 800539e:	d302      	bcc.n	80053a6 <I2C_IsAcknowledgeFailed+0x3a>
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d113      	bne.n	80053ce <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053aa:	f043 0220 	orr.w	r2, r3, #32
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e02e      	b.n	800542c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b20      	cmp	r3, #32
 80053da:	d1d5      	bne.n	8005388 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2210      	movs	r2, #16
 80053e2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2220      	movs	r2, #32
 80053ea:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f7ff fedd 	bl	80051ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6859      	ldr	r1, [r3, #4]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	4b0d      	ldr	r3, [pc, #52]	; (8005434 <I2C_IsAcknowledgeFailed+0xc8>)
 80053fe:	400b      	ands	r3, r1
 8005400:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005406:	f043 0204 	orr.w	r2, r3, #4
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2220      	movs	r2, #32
 8005412:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	fe00e800 	.word	0xfe00e800

08005438 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	607b      	str	r3, [r7, #4]
 8005442:	460b      	mov	r3, r1
 8005444:	817b      	strh	r3, [r7, #10]
 8005446:	4613      	mov	r3, r2
 8005448:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	0d5b      	lsrs	r3, r3, #21
 8005454:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005458:	4b0d      	ldr	r3, [pc, #52]	; (8005490 <I2C_TransferConfig+0x58>)
 800545a:	430b      	orrs	r3, r1
 800545c:	43db      	mvns	r3, r3
 800545e:	ea02 0103 	and.w	r1, r2, r3
 8005462:	897b      	ldrh	r3, [r7, #10]
 8005464:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005468:	7a7b      	ldrb	r3, [r7, #9]
 800546a:	041b      	lsls	r3, r3, #16
 800546c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	431a      	orrs	r2, r3
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	431a      	orrs	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005482:	bf00      	nop
 8005484:	3714      	adds	r7, #20
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	03ff63ff 	.word	0x03ff63ff

08005494 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d138      	bne.n	800551c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d101      	bne.n	80054b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80054b4:	2302      	movs	r3, #2
 80054b6:	e032      	b.n	800551e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2224      	movs	r2, #36	; 0x24
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f022 0201 	bic.w	r2, r2, #1
 80054d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80054e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6819      	ldr	r1, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	430a      	orrs	r2, r1
 80054f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f042 0201 	orr.w	r2, r2, #1
 8005506:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2220      	movs	r2, #32
 800550c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005518:	2300      	movs	r3, #0
 800551a:	e000      	b.n	800551e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800551c:	2302      	movs	r3, #2
  }
}
 800551e:	4618      	mov	r0, r3
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800552a:	b480      	push	{r7}
 800552c:	b085      	sub	sp, #20
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b20      	cmp	r3, #32
 800553e:	d139      	bne.n	80055b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005546:	2b01      	cmp	r3, #1
 8005548:	d101      	bne.n	800554e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800554a:	2302      	movs	r3, #2
 800554c:	e033      	b.n	80055b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2224      	movs	r2, #36	; 0x24
 800555a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0201 	bic.w	r2, r2, #1
 800556c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800557c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	021b      	lsls	r3, r3, #8
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055b0:	2300      	movs	r3, #0
 80055b2:	e000      	b.n	80055b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80055b4:	2302      	movs	r3, #2
  }
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e041      	b.n	8005658 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80055dc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f245 5255 	movw	r2, #21845	; 0x5555
 80055e6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6852      	ldr	r2, [r2, #4]
 80055f0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	6892      	ldr	r2, [r2, #8]
 80055fa:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80055fc:	f7fc fc3c 	bl	8001e78 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005602:	e00f      	b.n	8005624 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005604:	f7fc fc38 	bl	8001e78 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b30      	cmp	r3, #48	; 0x30
 8005610:	d908      	bls.n	8005624 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	2b00      	cmp	r3, #0
 800561e:	d001      	beq.n	8005624 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e019      	b.n	8005658 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1e8      	bne.n	8005604 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	429a      	cmp	r2, r3
 800563e:	d005      	beq.n	800564c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	68d2      	ldr	r2, [r2, #12]
 8005648:	611a      	str	r2, [r3, #16]
 800564a:	e004      	b.n	8005656 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005654:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005670:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d141      	bne.n	8005712 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800568e:	4b4b      	ldr	r3, [pc, #300]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800569a:	d131      	bne.n	8005700 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800569c:	4b47      	ldr	r3, [pc, #284]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800569e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056a2:	4a46      	ldr	r2, [pc, #280]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056ac:	4b43      	ldr	r3, [pc, #268]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80056b4:	4a41      	ldr	r2, [pc, #260]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056bc:	4b40      	ldr	r3, [pc, #256]	; (80057c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2232      	movs	r2, #50	; 0x32
 80056c2:	fb02 f303 	mul.w	r3, r2, r3
 80056c6:	4a3f      	ldr	r2, [pc, #252]	; (80057c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	0c9b      	lsrs	r3, r3, #18
 80056ce:	3301      	adds	r3, #1
 80056d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056d2:	e002      	b.n	80056da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056da:	4b38      	ldr	r3, [pc, #224]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e6:	d102      	bne.n	80056ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f2      	bne.n	80056d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056ee:	4b33      	ldr	r3, [pc, #204]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056fa:	d158      	bne.n	80057ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e057      	b.n	80057b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005700:	4b2e      	ldr	r3, [pc, #184]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005706:	4a2d      	ldr	r2, [pc, #180]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005708:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800570c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005710:	e04d      	b.n	80057ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005718:	d141      	bne.n	800579e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800571a:	4b28      	ldr	r3, [pc, #160]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005726:	d131      	bne.n	800578c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005728:	4b24      	ldr	r3, [pc, #144]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800572a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800572e:	4a23      	ldr	r2, [pc, #140]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005734:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005738:	4b20      	ldr	r3, [pc, #128]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005740:	4a1e      	ldr	r2, [pc, #120]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005742:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005746:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005748:	4b1d      	ldr	r3, [pc, #116]	; (80057c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2232      	movs	r2, #50	; 0x32
 800574e:	fb02 f303 	mul.w	r3, r2, r3
 8005752:	4a1c      	ldr	r2, [pc, #112]	; (80057c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005754:	fba2 2303 	umull	r2, r3, r2, r3
 8005758:	0c9b      	lsrs	r3, r3, #18
 800575a:	3301      	adds	r3, #1
 800575c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800575e:	e002      	b.n	8005766 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	3b01      	subs	r3, #1
 8005764:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005766:	4b15      	ldr	r3, [pc, #84]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800576e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005772:	d102      	bne.n	800577a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f2      	bne.n	8005760 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800577a:	4b10      	ldr	r3, [pc, #64]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005782:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005786:	d112      	bne.n	80057ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e011      	b.n	80057b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800578c:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800578e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005792:	4a0a      	ldr	r2, [pc, #40]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005798:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800579c:	e007      	b.n	80057ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800579e:	4b07      	ldr	r3, [pc, #28]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80057a6:	4a05      	ldr	r2, [pc, #20]	; (80057bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr
 80057bc:	40007000 	.word	0x40007000
 80057c0:	2000000c 	.word	0x2000000c
 80057c4:	431bde83 	.word	0x431bde83

080057c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80057cc:	4b05      	ldr	r3, [pc, #20]	; (80057e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	4a04      	ldr	r2, [pc, #16]	; (80057e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80057d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057d6:	6093      	str	r3, [r2, #8]
}
 80057d8:	bf00      	nop
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40007000 	.word	0x40007000

080057e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b088      	sub	sp, #32
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e308      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d075      	beq.n	80058f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005806:	4ba3      	ldr	r3, [pc, #652]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005810:	4ba0      	ldr	r3, [pc, #640]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0303 	and.w	r3, r3, #3
 8005818:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	2b0c      	cmp	r3, #12
 800581e:	d102      	bne.n	8005826 <HAL_RCC_OscConfig+0x3e>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	2b03      	cmp	r3, #3
 8005824:	d002      	beq.n	800582c <HAL_RCC_OscConfig+0x44>
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b08      	cmp	r3, #8
 800582a:	d10b      	bne.n	8005844 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800582c:	4b99      	ldr	r3, [pc, #612]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d05b      	beq.n	80058f0 <HAL_RCC_OscConfig+0x108>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d157      	bne.n	80058f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e2e3      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800584c:	d106      	bne.n	800585c <HAL_RCC_OscConfig+0x74>
 800584e:	4b91      	ldr	r3, [pc, #580]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a90      	ldr	r2, [pc, #576]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	e01d      	b.n	8005898 <HAL_RCC_OscConfig+0xb0>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005864:	d10c      	bne.n	8005880 <HAL_RCC_OscConfig+0x98>
 8005866:	4b8b      	ldr	r3, [pc, #556]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a8a      	ldr	r2, [pc, #552]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800586c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005870:	6013      	str	r3, [r2, #0]
 8005872:	4b88      	ldr	r3, [pc, #544]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a87      	ldr	r2, [pc, #540]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e00b      	b.n	8005898 <HAL_RCC_OscConfig+0xb0>
 8005880:	4b84      	ldr	r3, [pc, #528]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a83      	ldr	r2, [pc, #524]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4b81      	ldr	r3, [pc, #516]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a80      	ldr	r2, [pc, #512]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d013      	beq.n	80058c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a0:	f7fc faea 	bl	8001e78 <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058a8:	f7fc fae6 	bl	8001e78 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b64      	cmp	r3, #100	; 0x64
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e2a8      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ba:	4b76      	ldr	r3, [pc, #472]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0f0      	beq.n	80058a8 <HAL_RCC_OscConfig+0xc0>
 80058c6:	e014      	b.n	80058f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c8:	f7fc fad6 	bl	8001e78 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058d0:	f7fc fad2 	bl	8001e78 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b64      	cmp	r3, #100	; 0x64
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e294      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058e2:	4b6c      	ldr	r3, [pc, #432]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f0      	bne.n	80058d0 <HAL_RCC_OscConfig+0xe8>
 80058ee:	e000      	b.n	80058f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d075      	beq.n	80059ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058fe:	4b65      	ldr	r3, [pc, #404]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 030c 	and.w	r3, r3, #12
 8005906:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005908:	4b62      	ldr	r3, [pc, #392]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f003 0303 	and.w	r3, r3, #3
 8005910:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b0c      	cmp	r3, #12
 8005916:	d102      	bne.n	800591e <HAL_RCC_OscConfig+0x136>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d002      	beq.n	8005924 <HAL_RCC_OscConfig+0x13c>
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	2b04      	cmp	r3, #4
 8005922:	d11f      	bne.n	8005964 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005924:	4b5b      	ldr	r3, [pc, #364]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800592c:	2b00      	cmp	r3, #0
 800592e:	d005      	beq.n	800593c <HAL_RCC_OscConfig+0x154>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e267      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593c:	4b55      	ldr	r3, [pc, #340]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	061b      	lsls	r3, r3, #24
 800594a:	4952      	ldr	r1, [pc, #328]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800594c:	4313      	orrs	r3, r2
 800594e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005950:	4b51      	ldr	r3, [pc, #324]	; (8005a98 <HAL_RCC_OscConfig+0x2b0>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4618      	mov	r0, r3
 8005956:	f7fc fa43 	bl	8001de0 <HAL_InitTick>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d043      	beq.n	80059e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e253      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d023      	beq.n	80059b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800596c:	4b49      	ldr	r3, [pc, #292]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a48      	ldr	r2, [pc, #288]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fc fa7e 	bl	8001e78 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005980:	f7fc fa7a 	bl	8001e78 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e23c      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005992:	4b40      	ldr	r3, [pc, #256]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0f0      	beq.n	8005980 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800599e:	4b3d      	ldr	r3, [pc, #244]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	061b      	lsls	r3, r3, #24
 80059ac:	4939      	ldr	r1, [pc, #228]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	604b      	str	r3, [r1, #4]
 80059b2:	e01a      	b.n	80059ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059b4:	4b37      	ldr	r3, [pc, #220]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a36      	ldr	r2, [pc, #216]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c0:	f7fc fa5a 	bl	8001e78 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059c8:	f7fc fa56 	bl	8001e78 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e218      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059da:	4b2e      	ldr	r3, [pc, #184]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1f0      	bne.n	80059c8 <HAL_RCC_OscConfig+0x1e0>
 80059e6:	e000      	b.n	80059ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d03c      	beq.n	8005a70 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d01c      	beq.n	8005a38 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059fe:	4b25      	ldr	r3, [pc, #148]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a04:	4a23      	ldr	r2, [pc, #140]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a06:	f043 0301 	orr.w	r3, r3, #1
 8005a0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a0e:	f7fc fa33 	bl	8001e78 <HAL_GetTick>
 8005a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a14:	e008      	b.n	8005a28 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a16:	f7fc fa2f 	bl	8001e78 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e1f1      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a28:	4b1a      	ldr	r3, [pc, #104]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d0ef      	beq.n	8005a16 <HAL_RCC_OscConfig+0x22e>
 8005a36:	e01b      	b.n	8005a70 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a38:	4b16      	ldr	r3, [pc, #88]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a3e:	4a15      	ldr	r2, [pc, #84]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a40:	f023 0301 	bic.w	r3, r3, #1
 8005a44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a48:	f7fc fa16 	bl	8001e78 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a50:	f7fc fa12 	bl	8001e78 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e1d4      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a62:	4b0c      	ldr	r3, [pc, #48]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1ef      	bne.n	8005a50 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0304 	and.w	r3, r3, #4
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 80ab 	beq.w	8005bd4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a82:	4b04      	ldr	r3, [pc, #16]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_RCC_OscConfig+0x2b4>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e005      	b.n	8005a9e <HAL_RCC_OscConfig+0x2b6>
 8005a92:	bf00      	nop
 8005a94:	40021000 	.word	0x40021000
 8005a98:	20000010 	.word	0x20000010
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00d      	beq.n	8005abe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aa2:	4baf      	ldr	r3, [pc, #700]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aa6:	4aae      	ldr	r2, [pc, #696]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005aac:	6593      	str	r3, [r2, #88]	; 0x58
 8005aae:	4bac      	ldr	r3, [pc, #688]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005aba:	2301      	movs	r3, #1
 8005abc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005abe:	4ba9      	ldr	r3, [pc, #676]	; (8005d64 <HAL_RCC_OscConfig+0x57c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d118      	bne.n	8005afc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aca:	4ba6      	ldr	r3, [pc, #664]	; (8005d64 <HAL_RCC_OscConfig+0x57c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4aa5      	ldr	r2, [pc, #660]	; (8005d64 <HAL_RCC_OscConfig+0x57c>)
 8005ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ad6:	f7fc f9cf 	bl	8001e78 <HAL_GetTick>
 8005ada:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005adc:	e008      	b.n	8005af0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ade:	f7fc f9cb 	bl	8001e78 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d901      	bls.n	8005af0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e18d      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005af0:	4b9c      	ldr	r3, [pc, #624]	; (8005d64 <HAL_RCC_OscConfig+0x57c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0f0      	beq.n	8005ade <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d108      	bne.n	8005b16 <HAL_RCC_OscConfig+0x32e>
 8005b04:	4b96      	ldr	r3, [pc, #600]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0a:	4a95      	ldr	r2, [pc, #596]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b0c:	f043 0301 	orr.w	r3, r3, #1
 8005b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b14:	e024      	b.n	8005b60 <HAL_RCC_OscConfig+0x378>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	2b05      	cmp	r3, #5
 8005b1c:	d110      	bne.n	8005b40 <HAL_RCC_OscConfig+0x358>
 8005b1e:	4b90      	ldr	r3, [pc, #576]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b24:	4a8e      	ldr	r2, [pc, #568]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b26:	f043 0304 	orr.w	r3, r3, #4
 8005b2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b2e:	4b8c      	ldr	r3, [pc, #560]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b34:	4a8a      	ldr	r2, [pc, #552]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b36:	f043 0301 	orr.w	r3, r3, #1
 8005b3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b3e:	e00f      	b.n	8005b60 <HAL_RCC_OscConfig+0x378>
 8005b40:	4b87      	ldr	r3, [pc, #540]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b46:	4a86      	ldr	r2, [pc, #536]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b48:	f023 0301 	bic.w	r3, r3, #1
 8005b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b50:	4b83      	ldr	r3, [pc, #524]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b56:	4a82      	ldr	r2, [pc, #520]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b58:	f023 0304 	bic.w	r3, r3, #4
 8005b5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d016      	beq.n	8005b96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b68:	f7fc f986 	bl	8001e78 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b6e:	e00a      	b.n	8005b86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b70:	f7fc f982 	bl	8001e78 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e142      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b86:	4b76      	ldr	r3, [pc, #472]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0ed      	beq.n	8005b70 <HAL_RCC_OscConfig+0x388>
 8005b94:	e015      	b.n	8005bc2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b96:	f7fc f96f 	bl	8001e78 <HAL_GetTick>
 8005b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b9c:	e00a      	b.n	8005bb4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b9e:	f7fc f96b 	bl	8001e78 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e12b      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005bb4:	4b6a      	ldr	r3, [pc, #424]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1ed      	bne.n	8005b9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bc2:	7ffb      	ldrb	r3, [r7, #31]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d105      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc8:	4b65      	ldr	r3, [pc, #404]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bcc:	4a64      	ldr	r2, [pc, #400]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bd2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0320 	and.w	r3, r3, #32
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d03c      	beq.n	8005c5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01c      	beq.n	8005c22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005be8:	4b5d      	ldr	r3, [pc, #372]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005bea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005bee:	4a5c      	ldr	r2, [pc, #368]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005bf0:	f043 0301 	orr.w	r3, r3, #1
 8005bf4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf8:	f7fc f93e 	bl	8001e78 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c00:	f7fc f93a 	bl	8001e78 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e0fc      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c12:	4b53      	ldr	r3, [pc, #332]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d0ef      	beq.n	8005c00 <HAL_RCC_OscConfig+0x418>
 8005c20:	e01b      	b.n	8005c5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c22:	4b4f      	ldr	r3, [pc, #316]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c28:	4a4d      	ldr	r2, [pc, #308]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c2a:	f023 0301 	bic.w	r3, r3, #1
 8005c2e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c32:	f7fc f921 	bl	8001e78 <HAL_GetTick>
 8005c36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c38:	e008      	b.n	8005c4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c3a:	f7fc f91d 	bl	8001e78 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e0df      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c4c:	4b44      	ldr	r3, [pc, #272]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1ef      	bne.n	8005c3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f000 80d3 	beq.w	8005e0a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c64:	4b3e      	ldr	r3, [pc, #248]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f003 030c 	and.w	r3, r3, #12
 8005c6c:	2b0c      	cmp	r3, #12
 8005c6e:	f000 808d 	beq.w	8005d8c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d15a      	bne.n	8005d30 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c7a:	4b39      	ldr	r3, [pc, #228]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a38      	ldr	r2, [pc, #224]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005c80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c86:	f7fc f8f7 	bl	8001e78 <HAL_GetTick>
 8005c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c8c:	e008      	b.n	8005ca0 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c8e:	f7fc f8f3 	bl	8001e78 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d901      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e0b5      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ca0:	4b2f      	ldr	r3, [pc, #188]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1f0      	bne.n	8005c8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cac:	4b2c      	ldr	r3, [pc, #176]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	4b2d      	ldr	r3, [pc, #180]	; (8005d68 <HAL_RCC_OscConfig+0x580>)
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6a11      	ldr	r1, [r2, #32]
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cbc:	3a01      	subs	r2, #1
 8005cbe:	0112      	lsls	r2, r2, #4
 8005cc0:	4311      	orrs	r1, r2
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005cc6:	0212      	lsls	r2, r2, #8
 8005cc8:	4311      	orrs	r1, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005cce:	0852      	lsrs	r2, r2, #1
 8005cd0:	3a01      	subs	r2, #1
 8005cd2:	0552      	lsls	r2, r2, #21
 8005cd4:	4311      	orrs	r1, r2
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cda:	0852      	lsrs	r2, r2, #1
 8005cdc:	3a01      	subs	r2, #1
 8005cde:	0652      	lsls	r2, r2, #25
 8005ce0:	4311      	orrs	r1, r2
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ce6:	06d2      	lsls	r2, r2, #27
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	491d      	ldr	r1, [pc, #116]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cf0:	4b1b      	ldr	r3, [pc, #108]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a1a      	ldr	r2, [pc, #104]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005cf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cfa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cfc:	4b18      	ldr	r3, [pc, #96]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	4a17      	ldr	r2, [pc, #92]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d08:	f7fc f8b6 	bl	8001e78 <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d0e:	e008      	b.n	8005d22 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d10:	f7fc f8b2 	bl	8001e78 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d901      	bls.n	8005d22 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e074      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d22:	4b0f      	ldr	r3, [pc, #60]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d0f0      	beq.n	8005d10 <HAL_RCC_OscConfig+0x528>
 8005d2e:	e06c      	b.n	8005e0a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d30:	4b0b      	ldr	r3, [pc, #44]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a0a      	ldr	r2, [pc, #40]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d3a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005d3c:	4b08      	ldr	r3, [pc, #32]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	4a07      	ldr	r2, [pc, #28]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d42:	f023 0303 	bic.w	r3, r3, #3
 8005d46:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005d48:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	4a04      	ldr	r2, [pc, #16]	; (8005d60 <HAL_RCC_OscConfig+0x578>)
 8005d4e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d58:	f7fc f88e 	bl	8001e78 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d5e:	e00e      	b.n	8005d7e <HAL_RCC_OscConfig+0x596>
 8005d60:	40021000 	.word	0x40021000
 8005d64:	40007000 	.word	0x40007000
 8005d68:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d6c:	f7fc f884 	bl	8001e78 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e046      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d7e:	4b25      	ldr	r3, [pc, #148]	; (8005e14 <HAL_RCC_OscConfig+0x62c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1f0      	bne.n	8005d6c <HAL_RCC_OscConfig+0x584>
 8005d8a:	e03e      	b.n	8005e0a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d101      	bne.n	8005d98 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e039      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005d98:	4b1e      	ldr	r3, [pc, #120]	; (8005e14 <HAL_RCC_OscConfig+0x62c>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f003 0203 	and.w	r2, r3, #3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d12c      	bne.n	8005e06 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db6:	3b01      	subs	r3, #1
 8005db8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d123      	bne.n	8005e06 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d11b      	bne.n	8005e06 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d113      	bne.n	8005e06 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de8:	085b      	lsrs	r3, r3, #1
 8005dea:	3b01      	subs	r3, #1
 8005dec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d109      	bne.n	8005e06 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfc:	085b      	lsrs	r3, r3, #1
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d001      	beq.n	8005e0a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e000      	b.n	8005e0c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3720      	adds	r7, #32
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	40021000 	.word	0x40021000

08005e18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e22:	2300      	movs	r3, #0
 8005e24:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e11e      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e30:	4b91      	ldr	r3, [pc, #580]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d910      	bls.n	8005e60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3e:	4b8e      	ldr	r3, [pc, #568]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f023 020f 	bic.w	r2, r3, #15
 8005e46:	498c      	ldr	r1, [pc, #560]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e4e:	4b8a      	ldr	r3, [pc, #552]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d001      	beq.n	8005e60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e106      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d073      	beq.n	8005f54 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2b03      	cmp	r3, #3
 8005e72:	d129      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e74:	4b81      	ldr	r3, [pc, #516]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0f4      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005e84:	f000 f966 	bl	8006154 <RCC_GetSysClockFreqFromPLLSource>
 8005e88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	4a7c      	ldr	r2, [pc, #496]	; (8006080 <HAL_RCC_ClockConfig+0x268>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d93f      	bls.n	8005f12 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e92:	4b7a      	ldr	r3, [pc, #488]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d009      	beq.n	8005eb2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d033      	beq.n	8005f12 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d12f      	bne.n	8005f12 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005eb2:	4b72      	ldr	r3, [pc, #456]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005eba:	4a70      	ldr	r2, [pc, #448]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005ebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ec0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005ec2:	2380      	movs	r3, #128	; 0x80
 8005ec4:	617b      	str	r3, [r7, #20]
 8005ec6:	e024      	b.n	8005f12 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d107      	bne.n	8005ee0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ed0:	4b6a      	ldr	r3, [pc, #424]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d109      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e0c6      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ee0:	4b66      	ldr	r3, [pc, #408]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0be      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005ef0:	f000 f8ce 	bl	8006090 <HAL_RCC_GetSysClockFreq>
 8005ef4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	4a61      	ldr	r2, [pc, #388]	; (8006080 <HAL_RCC_ClockConfig+0x268>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d909      	bls.n	8005f12 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005efe:	4b5f      	ldr	r3, [pc, #380]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f06:	4a5d      	ldr	r2, [pc, #372]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f0c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005f0e:	2380      	movs	r3, #128	; 0x80
 8005f10:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f12:	4b5a      	ldr	r3, [pc, #360]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f023 0203 	bic.w	r2, r3, #3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	4957      	ldr	r1, [pc, #348]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f24:	f7fb ffa8 	bl	8001e78 <HAL_GetTick>
 8005f28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f2a:	e00a      	b.n	8005f42 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f2c:	f7fb ffa4 	bl	8001e78 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e095      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f42:	4b4e      	ldr	r3, [pc, #312]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f003 020c 	and.w	r2, r3, #12
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d1eb      	bne.n	8005f2c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d023      	beq.n	8005fa8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d005      	beq.n	8005f78 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f6c:	4b43      	ldr	r3, [pc, #268]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	4a42      	ldr	r2, [pc, #264]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f76:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d007      	beq.n	8005f94 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005f84:	4b3d      	ldr	r3, [pc, #244]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005f8c:	4a3b      	ldr	r2, [pc, #236]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f94:	4b39      	ldr	r3, [pc, #228]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	4936      	ldr	r1, [pc, #216]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	608b      	str	r3, [r1, #8]
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	2b80      	cmp	r3, #128	; 0x80
 8005fac:	d105      	bne.n	8005fba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005fae:	4b33      	ldr	r3, [pc, #204]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	4a32      	ldr	r2, [pc, #200]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8005fb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fb8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fba:	4b2f      	ldr	r3, [pc, #188]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d21d      	bcs.n	8006004 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc8:	4b2b      	ldr	r3, [pc, #172]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f023 020f 	bic.w	r2, r3, #15
 8005fd0:	4929      	ldr	r1, [pc, #164]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005fd8:	f7fb ff4e 	bl	8001e78 <HAL_GetTick>
 8005fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fde:	e00a      	b.n	8005ff6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fe0:	f7fb ff4a 	bl	8001e78 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e03b      	b.n	800606e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ff6:	4b20      	ldr	r3, [pc, #128]	; (8006078 <HAL_RCC_ClockConfig+0x260>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 030f 	and.w	r3, r3, #15
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	429a      	cmp	r2, r3
 8006002:	d1ed      	bne.n	8005fe0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0304 	and.w	r3, r3, #4
 800600c:	2b00      	cmp	r3, #0
 800600e:	d008      	beq.n	8006022 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006010:	4b1a      	ldr	r3, [pc, #104]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	4917      	ldr	r1, [pc, #92]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 800601e:	4313      	orrs	r3, r2
 8006020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d009      	beq.n	8006042 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800602e:	4b13      	ldr	r3, [pc, #76]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	490f      	ldr	r1, [pc, #60]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 800603e:	4313      	orrs	r3, r2
 8006040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006042:	f000 f825 	bl	8006090 <HAL_RCC_GetSysClockFreq>
 8006046:	4602      	mov	r2, r0
 8006048:	4b0c      	ldr	r3, [pc, #48]	; (800607c <HAL_RCC_ClockConfig+0x264>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	091b      	lsrs	r3, r3, #4
 800604e:	f003 030f 	and.w	r3, r3, #15
 8006052:	490c      	ldr	r1, [pc, #48]	; (8006084 <HAL_RCC_ClockConfig+0x26c>)
 8006054:	5ccb      	ldrb	r3, [r1, r3]
 8006056:	f003 031f 	and.w	r3, r3, #31
 800605a:	fa22 f303 	lsr.w	r3, r2, r3
 800605e:	4a0a      	ldr	r2, [pc, #40]	; (8006088 <HAL_RCC_ClockConfig+0x270>)
 8006060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006062:	4b0a      	ldr	r3, [pc, #40]	; (800608c <HAL_RCC_ClockConfig+0x274>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4618      	mov	r0, r3
 8006068:	f7fb feba 	bl	8001de0 <HAL_InitTick>
 800606c:	4603      	mov	r3, r0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	40022000 	.word	0x40022000
 800607c:	40021000 	.word	0x40021000
 8006080:	04c4b400 	.word	0x04c4b400
 8006084:	08007e90 	.word	0x08007e90
 8006088:	2000000c 	.word	0x2000000c
 800608c:	20000010 	.word	0x20000010

08006090 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006090:	b480      	push	{r7}
 8006092:	b087      	sub	sp, #28
 8006094:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006096:	4b2c      	ldr	r3, [pc, #176]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 030c 	and.w	r3, r3, #12
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d102      	bne.n	80060a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80060a2:	4b2a      	ldr	r3, [pc, #168]	; (800614c <HAL_RCC_GetSysClockFreq+0xbc>)
 80060a4:	613b      	str	r3, [r7, #16]
 80060a6:	e047      	b.n	8006138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80060a8:	4b27      	ldr	r3, [pc, #156]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f003 030c 	and.w	r3, r3, #12
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d102      	bne.n	80060ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80060b4:	4b26      	ldr	r3, [pc, #152]	; (8006150 <HAL_RCC_GetSysClockFreq+0xc0>)
 80060b6:	613b      	str	r3, [r7, #16]
 80060b8:	e03e      	b.n	8006138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80060ba:	4b23      	ldr	r3, [pc, #140]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 030c 	and.w	r3, r3, #12
 80060c2:	2b0c      	cmp	r3, #12
 80060c4:	d136      	bne.n	8006134 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060c6:	4b20      	ldr	r3, [pc, #128]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060d0:	4b1d      	ldr	r3, [pc, #116]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	091b      	lsrs	r3, r3, #4
 80060d6:	f003 030f 	and.w	r3, r3, #15
 80060da:	3301      	adds	r3, #1
 80060dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d10c      	bne.n	80060fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060e4:	4a1a      	ldr	r2, [pc, #104]	; (8006150 <HAL_RCC_GetSysClockFreq+0xc0>)
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ec:	4a16      	ldr	r2, [pc, #88]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060ee:	68d2      	ldr	r2, [r2, #12]
 80060f0:	0a12      	lsrs	r2, r2, #8
 80060f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80060f6:	fb02 f303 	mul.w	r3, r2, r3
 80060fa:	617b      	str	r3, [r7, #20]
      break;
 80060fc:	e00c      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060fe:	4a13      	ldr	r2, [pc, #76]	; (800614c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	fbb2 f3f3 	udiv	r3, r2, r3
 8006106:	4a10      	ldr	r2, [pc, #64]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006108:	68d2      	ldr	r2, [r2, #12]
 800610a:	0a12      	lsrs	r2, r2, #8
 800610c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006110:	fb02 f303 	mul.w	r3, r2, r3
 8006114:	617b      	str	r3, [r7, #20]
      break;
 8006116:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006118:	4b0b      	ldr	r3, [pc, #44]	; (8006148 <HAL_RCC_GetSysClockFreq+0xb8>)
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	0e5b      	lsrs	r3, r3, #25
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	3301      	adds	r3, #1
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	e001      	b.n	8006138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006138:	693b      	ldr	r3, [r7, #16]
}
 800613a:	4618      	mov	r0, r3
 800613c:	371c      	adds	r7, #28
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40021000 	.word	0x40021000
 800614c:	00f42400 	.word	0x00f42400
 8006150:	007a1200 	.word	0x007a1200

08006154 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800615a:	4b1e      	ldr	r3, [pc, #120]	; (80061d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006164:	4b1b      	ldr	r3, [pc, #108]	; (80061d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	091b      	lsrs	r3, r3, #4
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	3301      	adds	r3, #1
 8006170:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	2b03      	cmp	r3, #3
 8006176:	d10c      	bne.n	8006192 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006178:	4a17      	ldr	r2, [pc, #92]	; (80061d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006180:	4a14      	ldr	r2, [pc, #80]	; (80061d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006182:	68d2      	ldr	r2, [r2, #12]
 8006184:	0a12      	lsrs	r2, r2, #8
 8006186:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800618a:	fb02 f303 	mul.w	r3, r2, r3
 800618e:	617b      	str	r3, [r7, #20]
    break;
 8006190:	e00c      	b.n	80061ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006192:	4a12      	ldr	r2, [pc, #72]	; (80061dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	fbb2 f3f3 	udiv	r3, r2, r3
 800619a:	4a0e      	ldr	r2, [pc, #56]	; (80061d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800619c:	68d2      	ldr	r2, [r2, #12]
 800619e:	0a12      	lsrs	r2, r2, #8
 80061a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80061a4:	fb02 f303 	mul.w	r3, r2, r3
 80061a8:	617b      	str	r3, [r7, #20]
    break;
 80061aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061ac:	4b09      	ldr	r3, [pc, #36]	; (80061d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	0e5b      	lsrs	r3, r3, #25
 80061b2:	f003 0303 	and.w	r3, r3, #3
 80061b6:	3301      	adds	r3, #1
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80061c6:	687b      	ldr	r3, [r7, #4]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	40021000 	.word	0x40021000
 80061d8:	007a1200 	.word	0x007a1200
 80061dc:	00f42400 	.word	0x00f42400

080061e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061e8:	2300      	movs	r3, #0
 80061ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061ec:	2300      	movs	r3, #0
 80061ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 8098 	beq.w	800632e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061fe:	2300      	movs	r3, #0
 8006200:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006202:	4b43      	ldr	r3, [pc, #268]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10d      	bne.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800620e:	4b40      	ldr	r3, [pc, #256]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006212:	4a3f      	ldr	r2, [pc, #252]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006218:	6593      	str	r3, [r2, #88]	; 0x58
 800621a:	4b3d      	ldr	r3, [pc, #244]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800621c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800621e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006222:	60bb      	str	r3, [r7, #8]
 8006224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006226:	2301      	movs	r3, #1
 8006228:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800622a:	4b3a      	ldr	r3, [pc, #232]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a39      	ldr	r2, [pc, #228]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006234:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006236:	f7fb fe1f 	bl	8001e78 <HAL_GetTick>
 800623a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800623c:	e009      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800623e:	f7fb fe1b 	bl	8001e78 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d902      	bls.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	74fb      	strb	r3, [r7, #19]
        break;
 8006250:	e005      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006252:	4b30      	ldr	r3, [pc, #192]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800625a:	2b00      	cmp	r3, #0
 800625c:	d0ef      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800625e:	7cfb      	ldrb	r3, [r7, #19]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d159      	bne.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006264:	4b2a      	ldr	r3, [pc, #168]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800626a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800626e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01e      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	429a      	cmp	r2, r3
 800627e:	d019      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006280:	4b23      	ldr	r3, [pc, #140]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006286:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800628a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800628c:	4b20      	ldr	r3, [pc, #128]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800628e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006292:	4a1f      	ldr	r2, [pc, #124]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006298:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800629c:	4b1c      	ldr	r3, [pc, #112]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800629e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062a2:	4a1b      	ldr	r2, [pc, #108]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062ac:	4a18      	ldr	r2, [pc, #96]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f003 0301 	and.w	r3, r3, #1
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d016      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062be:	f7fb fddb 	bl	8001e78 <HAL_GetTick>
 80062c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062c4:	e00b      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c6:	f7fb fdd7 	bl	8001e78 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d902      	bls.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	74fb      	strb	r3, [r7, #19]
            break;
 80062dc:	e006      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062de:	4b0c      	ldr	r3, [pc, #48]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0ec      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80062ec:	7cfb      	ldrb	r3, [r7, #19]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10b      	bne.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062f2:	4b07      	ldr	r3, [pc, #28]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006300:	4903      	ldr	r1, [pc, #12]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006302:	4313      	orrs	r3, r2
 8006304:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006308:	e008      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800630a:	7cfb      	ldrb	r3, [r7, #19]
 800630c:	74bb      	strb	r3, [r7, #18]
 800630e:	e005      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006310:	40021000 	.word	0x40021000
 8006314:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006318:	7cfb      	ldrb	r3, [r7, #19]
 800631a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800631c:	7c7b      	ldrb	r3, [r7, #17]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d105      	bne.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006322:	4baf      	ldr	r3, [pc, #700]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006326:	4aae      	ldr	r2, [pc, #696]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800632c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00a      	beq.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800633a:	4ba9      	ldr	r3, [pc, #676]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800633c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006340:	f023 0203 	bic.w	r2, r3, #3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	49a5      	ldr	r1, [pc, #660]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800634a:	4313      	orrs	r3, r2
 800634c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00a      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800635c:	4ba0      	ldr	r3, [pc, #640]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800635e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006362:	f023 020c 	bic.w	r2, r3, #12
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	499d      	ldr	r1, [pc, #628]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800636c:	4313      	orrs	r3, r2
 800636e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00a      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800637e:	4b98      	ldr	r3, [pc, #608]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006384:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	4994      	ldr	r1, [pc, #592]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800638e:	4313      	orrs	r3, r2
 8006390:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0308 	and.w	r3, r3, #8
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00a      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063a0:	4b8f      	ldr	r3, [pc, #572]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	498c      	ldr	r1, [pc, #560]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063b0:	4313      	orrs	r3, r2
 80063b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0310 	and.w	r3, r3, #16
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80063c2:	4b87      	ldr	r3, [pc, #540]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	4983      	ldr	r1, [pc, #524]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00a      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063e4:	4b7e      	ldr	r3, [pc, #504]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	497b      	ldr	r1, [pc, #492]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00a      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006406:	4b76      	ldr	r3, [pc, #472]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800640c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	69db      	ldr	r3, [r3, #28]
 8006414:	4972      	ldr	r1, [pc, #456]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006416:	4313      	orrs	r3, r2
 8006418:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00a      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006428:	4b6d      	ldr	r3, [pc, #436]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800642a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800642e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	496a      	ldr	r1, [pc, #424]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006438:	4313      	orrs	r3, r2
 800643a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00a      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800644a:	4b65      	ldr	r3, [pc, #404]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800644c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006450:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	4961      	ldr	r1, [pc, #388]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800645a:	4313      	orrs	r3, r2
 800645c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00a      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800646c:	4b5c      	ldr	r3, [pc, #368]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800646e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006472:	f023 0203 	bic.w	r2, r3, #3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647a:	4959      	ldr	r1, [pc, #356]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800647c:	4313      	orrs	r3, r2
 800647e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00a      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800648e:	4b54      	ldr	r3, [pc, #336]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006494:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649c:	4950      	ldr	r1, [pc, #320]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d015      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064b0:	4b4b      	ldr	r3, [pc, #300]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064be:	4948      	ldr	r1, [pc, #288]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064ce:	d105      	bne.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064d0:	4b43      	ldr	r3, [pc, #268]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	4a42      	ldr	r2, [pc, #264]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d015      	beq.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80064e8:	4b3d      	ldr	r3, [pc, #244]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f6:	493a      	ldr	r1, [pc, #232]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006502:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006506:	d105      	bne.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006508:	4b35      	ldr	r3, [pc, #212]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	4a34      	ldr	r2, [pc, #208]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800650e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006512:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d015      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006520:	4b2f      	ldr	r3, [pc, #188]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006526:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652e:	492c      	ldr	r1, [pc, #176]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006530:	4313      	orrs	r3, r2
 8006532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800653a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800653e:	d105      	bne.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006540:	4b27      	ldr	r3, [pc, #156]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	4a26      	ldr	r2, [pc, #152]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800654a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d015      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006558:	4b21      	ldr	r3, [pc, #132]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800655a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800655e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006566:	491e      	ldr	r1, [pc, #120]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006568:	4313      	orrs	r3, r2
 800656a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006572:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006576:	d105      	bne.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006578:	4b19      	ldr	r3, [pc, #100]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	4a18      	ldr	r2, [pc, #96]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800657e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006582:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d015      	beq.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006590:	4b13      	ldr	r3, [pc, #76]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006596:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659e:	4910      	ldr	r1, [pc, #64]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065ae:	d105      	bne.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065b0:	4b0b      	ldr	r3, [pc, #44]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	4a0a      	ldr	r2, [pc, #40]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d018      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80065c8:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d6:	4902      	ldr	r1, [pc, #8]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065d8:	4313      	orrs	r3, r2
 80065da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80065de:	e001      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80065e0:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065ec:	d105      	bne.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065ee:	4b21      	ldr	r3, [pc, #132]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	4a20      	ldr	r2, [pc, #128]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80065f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065f8:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d015      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006606:	4b1b      	ldr	r3, [pc, #108]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800660c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006614:	4917      	ldr	r1, [pc, #92]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006616:	4313      	orrs	r3, r2
 8006618:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006624:	d105      	bne.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006626:	4b13      	ldr	r3, [pc, #76]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	4a12      	ldr	r2, [pc, #72]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800662c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006630:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d015      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800663e:	4b0d      	ldr	r3, [pc, #52]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006640:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006644:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800664c:	4909      	ldr	r1, [pc, #36]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800664e:	4313      	orrs	r3, r2
 8006650:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006658:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800665c:	d105      	bne.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800665e:	4b05      	ldr	r3, [pc, #20]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	4a04      	ldr	r2, [pc, #16]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006668:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800666a:	7cbb      	ldrb	r3, [r7, #18]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40021000 	.word	0x40021000

08006678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e049      	b.n	800671e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fb fa76 	bl	8001b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3304      	adds	r3, #4
 80066b4:	4619      	mov	r1, r3
 80066b6:	4610      	mov	r0, r2
 80066b8:	f000 fcce 	bl	8007058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3708      	adds	r7, #8
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b01      	cmp	r3, #1
 800673a:	d001      	beq.n	8006740 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e054      	b.n	80067ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f042 0201 	orr.w	r2, r2, #1
 8006756:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a26      	ldr	r2, [pc, #152]	; (80067f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d022      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800676a:	d01d      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a22      	ldr	r2, [pc, #136]	; (80067fc <HAL_TIM_Base_Start_IT+0xd4>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d018      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a21      	ldr	r2, [pc, #132]	; (8006800 <HAL_TIM_Base_Start_IT+0xd8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d013      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a1f      	ldr	r2, [pc, #124]	; (8006804 <HAL_TIM_Base_Start_IT+0xdc>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d00e      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a1e      	ldr	r2, [pc, #120]	; (8006808 <HAL_TIM_Base_Start_IT+0xe0>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d009      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a1c      	ldr	r2, [pc, #112]	; (800680c <HAL_TIM_Base_Start_IT+0xe4>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d004      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0x80>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a1b      	ldr	r2, [pc, #108]	; (8006810 <HAL_TIM_Base_Start_IT+0xe8>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d115      	bne.n	80067d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689a      	ldr	r2, [r3, #8]
 80067ae:	4b19      	ldr	r3, [pc, #100]	; (8006814 <HAL_TIM_Base_Start_IT+0xec>)
 80067b0:	4013      	ands	r3, r2
 80067b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b06      	cmp	r3, #6
 80067b8:	d015      	beq.n	80067e6 <HAL_TIM_Base_Start_IT+0xbe>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067c0:	d011      	beq.n	80067e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0201 	orr.w	r2, r2, #1
 80067d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067d2:	e008      	b.n	80067e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f042 0201 	orr.w	r2, r2, #1
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	e000      	b.n	80067e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3714      	adds	r7, #20
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	40012c00 	.word	0x40012c00
 80067fc:	40000400 	.word	0x40000400
 8006800:	40000800 	.word	0x40000800
 8006804:	40000c00 	.word	0x40000c00
 8006808:	40013400 	.word	0x40013400
 800680c:	40014000 	.word	0x40014000
 8006810:	40015000 	.word	0x40015000
 8006814:	00010007 	.word	0x00010007

08006818 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e049      	b.n	80068be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d106      	bne.n	8006844 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7fb f972 	bl	8001b28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	3304      	adds	r3, #4
 8006854:	4619      	mov	r1, r3
 8006856:	4610      	mov	r0, r2
 8006858:	f000 fbfe 	bl	8007058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3708      	adds	r7, #8
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b082      	sub	sp, #8
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d122      	bne.n	8006922 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f003 0302 	and.w	r3, r3, #2
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d11b      	bne.n	8006922 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f06f 0202 	mvn.w	r2, #2
 80068f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f003 0303 	and.w	r3, r3, #3
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fb87 	bl	800701c <HAL_TIM_IC_CaptureCallback>
 800690e:	e005      	b.n	800691c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 fb79 	bl	8007008 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fb8a 	bl	8007030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b04      	cmp	r3, #4
 800692e:	d122      	bne.n	8006976 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	f003 0304 	and.w	r3, r3, #4
 800693a:	2b04      	cmp	r3, #4
 800693c:	d11b      	bne.n	8006976 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f06f 0204 	mvn.w	r2, #4
 8006946:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	699b      	ldr	r3, [r3, #24]
 8006954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006958:	2b00      	cmp	r3, #0
 800695a:	d003      	beq.n	8006964 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fb5d 	bl	800701c <HAL_TIM_IC_CaptureCallback>
 8006962:	e005      	b.n	8006970 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 fb4f 	bl	8007008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 fb60 	bl	8007030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b08      	cmp	r3, #8
 8006982:	d122      	bne.n	80069ca <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f003 0308 	and.w	r3, r3, #8
 800698e:	2b08      	cmp	r3, #8
 8006990:	d11b      	bne.n	80069ca <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f06f 0208 	mvn.w	r2, #8
 800699a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2204      	movs	r2, #4
 80069a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	f003 0303 	and.w	r3, r3, #3
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fb33 	bl	800701c <HAL_TIM_IC_CaptureCallback>
 80069b6:	e005      	b.n	80069c4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fb25 	bl	8007008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 fb36 	bl	8007030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	f003 0310 	and.w	r3, r3, #16
 80069d4:	2b10      	cmp	r3, #16
 80069d6:	d122      	bne.n	8006a1e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f003 0310 	and.w	r3, r3, #16
 80069e2:	2b10      	cmp	r3, #16
 80069e4:	d11b      	bne.n	8006a1e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f06f 0210 	mvn.w	r2, #16
 80069ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2208      	movs	r2, #8
 80069f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	69db      	ldr	r3, [r3, #28]
 80069fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d003      	beq.n	8006a0c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fb09 	bl	800701c <HAL_TIM_IC_CaptureCallback>
 8006a0a:	e005      	b.n	8006a18 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fafb 	bl	8007008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fb0c 	bl	8007030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d10e      	bne.n	8006a4a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d107      	bne.n	8006a4a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f06f 0201 	mvn.w	r2, #1
 8006a42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7fa fcc7 	bl	80013d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a54:	2b80      	cmp	r3, #128	; 0x80
 8006a56:	d10e      	bne.n	8006a76 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a62:	2b80      	cmp	r3, #128	; 0x80
 8006a64:	d107      	bne.n	8006a76 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f001 f973 	bl	8007d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a84:	d10e      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a90:	2b80      	cmp	r3, #128	; 0x80
 8006a92:	d107      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f001 f966 	bl	8007d70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aae:	2b40      	cmp	r3, #64	; 0x40
 8006ab0:	d10e      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006abc:	2b40      	cmp	r3, #64	; 0x40
 8006abe:	d107      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 faba 	bl	8007044 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b20      	cmp	r3, #32
 8006adc:	d10e      	bne.n	8006afc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	f003 0320 	and.w	r3, r3, #32
 8006ae8:	2b20      	cmp	r3, #32
 8006aea:	d107      	bne.n	8006afc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0220 	mvn.w	r2, #32
 8006af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f001 f926 	bl	8007d48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b0a:	d10f      	bne.n	8006b2c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b1a:	d107      	bne.n	8006b2c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 f92c 	bl	8007d84 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b3a:	d10f      	bne.n	8006b5c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b4a:	d107      	bne.n	8006b5c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f001 f91e 	bl	8007d98 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b6a:	d10f      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b7a:	d107      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f001 f910 	bl	8007dac <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b96:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006b9a:	d10f      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ba6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006baa:	d107      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f001 f902 	bl	8007dc0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bbc:	bf00      	nop
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d101      	bne.n	8006bde <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006bda:	2302      	movs	r3, #2
 8006bdc:	e0fd      	b.n	8006dda <HAL_TIM_PWM_ConfigChannel+0x216>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b14      	cmp	r3, #20
 8006bea:	f200 80f0 	bhi.w	8006dce <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006bee:	a201      	add	r2, pc, #4	; (adr r2, 8006bf4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf4:	08006c49 	.word	0x08006c49
 8006bf8:	08006dcf 	.word	0x08006dcf
 8006bfc:	08006dcf 	.word	0x08006dcf
 8006c00:	08006dcf 	.word	0x08006dcf
 8006c04:	08006c89 	.word	0x08006c89
 8006c08:	08006dcf 	.word	0x08006dcf
 8006c0c:	08006dcf 	.word	0x08006dcf
 8006c10:	08006dcf 	.word	0x08006dcf
 8006c14:	08006ccb 	.word	0x08006ccb
 8006c18:	08006dcf 	.word	0x08006dcf
 8006c1c:	08006dcf 	.word	0x08006dcf
 8006c20:	08006dcf 	.word	0x08006dcf
 8006c24:	08006d0b 	.word	0x08006d0b
 8006c28:	08006dcf 	.word	0x08006dcf
 8006c2c:	08006dcf 	.word	0x08006dcf
 8006c30:	08006dcf 	.word	0x08006dcf
 8006c34:	08006d4d 	.word	0x08006d4d
 8006c38:	08006dcf 	.word	0x08006dcf
 8006c3c:	08006dcf 	.word	0x08006dcf
 8006c40:	08006dcf 	.word	0x08006dcf
 8006c44:	08006d8d 	.word	0x08006d8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68b9      	ldr	r1, [r7, #8]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 faaa 	bl	80071a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	699a      	ldr	r2, [r3, #24]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f042 0208 	orr.w	r2, r2, #8
 8006c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699a      	ldr	r2, [r3, #24]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 0204 	bic.w	r2, r2, #4
 8006c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6999      	ldr	r1, [r3, #24]
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	691a      	ldr	r2, [r3, #16]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	430a      	orrs	r2, r1
 8006c84:	619a      	str	r2, [r3, #24]
      break;
 8006c86:	e0a3      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fb24 	bl	80072dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	699a      	ldr	r2, [r3, #24]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	6999      	ldr	r1, [r3, #24]
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	021a      	lsls	r2, r3, #8
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	619a      	str	r2, [r3, #24]
      break;
 8006cc8:	e082      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68b9      	ldr	r1, [r7, #8]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f000 fb97 	bl	8007404 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69da      	ldr	r2, [r3, #28]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f042 0208 	orr.w	r2, r2, #8
 8006ce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69da      	ldr	r2, [r3, #28]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0204 	bic.w	r2, r2, #4
 8006cf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69d9      	ldr	r1, [r3, #28]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	691a      	ldr	r2, [r3, #16]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	430a      	orrs	r2, r1
 8006d06:	61da      	str	r2, [r3, #28]
      break;
 8006d08:	e062      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68b9      	ldr	r1, [r7, #8]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f000 fc09 	bl	8007528 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	69da      	ldr	r2, [r3, #28]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69da      	ldr	r2, [r3, #28]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	69d9      	ldr	r1, [r3, #28]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	021a      	lsls	r2, r3, #8
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	61da      	str	r2, [r3, #28]
      break;
 8006d4a:	e041      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 fc7c 	bl	8007650 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0208 	orr.w	r2, r2, #8
 8006d66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	691a      	ldr	r2, [r3, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006d8a:	e021      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68b9      	ldr	r1, [r7, #8]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fcc6 	bl	8007724 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006da6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006db6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	021a      	lsls	r2, r3, #8
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006dcc:	e000      	b.n	8006dd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006dce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop

08006de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d101      	bne.n	8006dfc <HAL_TIM_ConfigClockSource+0x18>
 8006df8:	2302      	movs	r3, #2
 8006dfa:	e0f5      	b.n	8006fe8 <HAL_TIM_ConfigClockSource+0x204>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006e1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a6e      	ldr	r2, [pc, #440]	; (8006ff0 <HAL_TIM_ConfigClockSource+0x20c>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	f000 80c1 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e3c:	4a6c      	ldr	r2, [pc, #432]	; (8006ff0 <HAL_TIM_ConfigClockSource+0x20c>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	f200 80c6 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e44:	4a6b      	ldr	r2, [pc, #428]	; (8006ff4 <HAL_TIM_ConfigClockSource+0x210>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	f000 80b9 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e4c:	4a69      	ldr	r2, [pc, #420]	; (8006ff4 <HAL_TIM_ConfigClockSource+0x210>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	f200 80be 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e54:	4a68      	ldr	r2, [pc, #416]	; (8006ff8 <HAL_TIM_ConfigClockSource+0x214>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	f000 80b1 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e5c:	4a66      	ldr	r2, [pc, #408]	; (8006ff8 <HAL_TIM_ConfigClockSource+0x214>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	f200 80b6 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e64:	4a65      	ldr	r2, [pc, #404]	; (8006ffc <HAL_TIM_ConfigClockSource+0x218>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	f000 80a9 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e6c:	4a63      	ldr	r2, [pc, #396]	; (8006ffc <HAL_TIM_ConfigClockSource+0x218>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	f200 80ae 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e74:	4a62      	ldr	r2, [pc, #392]	; (8007000 <HAL_TIM_ConfigClockSource+0x21c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	f000 80a1 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e7c:	4a60      	ldr	r2, [pc, #384]	; (8007000 <HAL_TIM_ConfigClockSource+0x21c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	f200 80a6 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e84:	4a5f      	ldr	r2, [pc, #380]	; (8007004 <HAL_TIM_ConfigClockSource+0x220>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	f000 8099 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e8c:	4a5d      	ldr	r2, [pc, #372]	; (8007004 <HAL_TIM_ConfigClockSource+0x220>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	f200 809e 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006e94:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006e98:	f000 8091 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006e9c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006ea0:	f200 8096 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ea4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ea8:	f000 8089 	beq.w	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006eac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006eb0:	f200 808e 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006eb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eb8:	d03e      	beq.n	8006f38 <HAL_TIM_ConfigClockSource+0x154>
 8006eba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ebe:	f200 8087 	bhi.w	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ec6:	f000 8085 	beq.w	8006fd4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ece:	d87f      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ed0:	2b70      	cmp	r3, #112	; 0x70
 8006ed2:	d01a      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x126>
 8006ed4:	2b70      	cmp	r3, #112	; 0x70
 8006ed6:	d87b      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ed8:	2b60      	cmp	r3, #96	; 0x60
 8006eda:	d050      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x19a>
 8006edc:	2b60      	cmp	r3, #96	; 0x60
 8006ede:	d877      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ee0:	2b50      	cmp	r3, #80	; 0x50
 8006ee2:	d03c      	beq.n	8006f5e <HAL_TIM_ConfigClockSource+0x17a>
 8006ee4:	2b50      	cmp	r3, #80	; 0x50
 8006ee6:	d873      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ee8:	2b40      	cmp	r3, #64	; 0x40
 8006eea:	d058      	beq.n	8006f9e <HAL_TIM_ConfigClockSource+0x1ba>
 8006eec:	2b40      	cmp	r3, #64	; 0x40
 8006eee:	d86f      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ef0:	2b30      	cmp	r3, #48	; 0x30
 8006ef2:	d064      	beq.n	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006ef4:	2b30      	cmp	r3, #48	; 0x30
 8006ef6:	d86b      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ef8:	2b20      	cmp	r3, #32
 8006efa:	d060      	beq.n	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	d867      	bhi.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d05c      	beq.n	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
 8006f04:	2b10      	cmp	r3, #16
 8006f06:	d05a      	beq.n	8006fbe <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006f08:	e062      	b.n	8006fd0 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6818      	ldr	r0, [r3, #0]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	6899      	ldr	r1, [r3, #8]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	f000 fceb 	bl	80078f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	609a      	str	r2, [r3, #8]
      break;
 8006f36:	e04e      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	6899      	ldr	r1, [r3, #8]
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	685a      	ldr	r2, [r3, #4]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	f000 fcd4 	bl	80078f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	689a      	ldr	r2, [r3, #8]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f5a:	609a      	str	r2, [r3, #8]
      break;
 8006f5c:	e03b      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6818      	ldr	r0, [r3, #0]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	6859      	ldr	r1, [r3, #4]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	f000 fc46 	bl	80077fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2150      	movs	r1, #80	; 0x50
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 fc9f 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 8006f7c:	e02b      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6818      	ldr	r0, [r3, #0]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	6859      	ldr	r1, [r3, #4]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	f000 fc65 	bl	800785a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	2160      	movs	r1, #96	; 0x60
 8006f96:	4618      	mov	r0, r3
 8006f98:	f000 fc8f 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 8006f9c:	e01b      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6818      	ldr	r0, [r3, #0]
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	6859      	ldr	r1, [r3, #4]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	461a      	mov	r2, r3
 8006fac:	f000 fc26 	bl	80077fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2140      	movs	r1, #64	; 0x40
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 fc7f 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 8006fbc:	e00b      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4610      	mov	r0, r2
 8006fca:	f000 fc76 	bl	80078ba <TIM_ITRx_SetConfig>
        break;
 8006fce:	e002      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8006fd0:	bf00      	nop
 8006fd2:	e000      	b.n	8006fd6 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8006fd4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	00100070 	.word	0x00100070
 8006ff4:	00100060 	.word	0x00100060
 8006ff8:	00100050 	.word	0x00100050
 8006ffc:	00100040 	.word	0x00100040
 8007000:	00100030 	.word	0x00100030
 8007004:	00100020 	.word	0x00100020

08007008 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a46      	ldr	r2, [pc, #280]	; (8007184 <TIM_Base_SetConfig+0x12c>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d017      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007076:	d013      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a43      	ldr	r2, [pc, #268]	; (8007188 <TIM_Base_SetConfig+0x130>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00f      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a42      	ldr	r2, [pc, #264]	; (800718c <TIM_Base_SetConfig+0x134>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d00b      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a41      	ldr	r2, [pc, #260]	; (8007190 <TIM_Base_SetConfig+0x138>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d007      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a40      	ldr	r2, [pc, #256]	; (8007194 <TIM_Base_SetConfig+0x13c>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d003      	beq.n	80070a0 <TIM_Base_SetConfig+0x48>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a3f      	ldr	r2, [pc, #252]	; (8007198 <TIM_Base_SetConfig+0x140>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d108      	bne.n	80070b2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	68fa      	ldr	r2, [r7, #12]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a33      	ldr	r2, [pc, #204]	; (8007184 <TIM_Base_SetConfig+0x12c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d023      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c0:	d01f      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a30      	ldr	r2, [pc, #192]	; (8007188 <TIM_Base_SetConfig+0x130>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d01b      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a2f      	ldr	r2, [pc, #188]	; (800718c <TIM_Base_SetConfig+0x134>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d017      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a2e      	ldr	r2, [pc, #184]	; (8007190 <TIM_Base_SetConfig+0x138>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d013      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a2d      	ldr	r2, [pc, #180]	; (8007194 <TIM_Base_SetConfig+0x13c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d00f      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a2d      	ldr	r2, [pc, #180]	; (800719c <TIM_Base_SetConfig+0x144>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00b      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a2c      	ldr	r2, [pc, #176]	; (80071a0 <TIM_Base_SetConfig+0x148>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d007      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a2b      	ldr	r2, [pc, #172]	; (80071a4 <TIM_Base_SetConfig+0x14c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d003      	beq.n	8007102 <TIM_Base_SetConfig+0xaa>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a26      	ldr	r2, [pc, #152]	; (8007198 <TIM_Base_SetConfig+0x140>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d108      	bne.n	8007114 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007108:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	4313      	orrs	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	4313      	orrs	r3, r2
 8007120:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	689a      	ldr	r2, [r3, #8]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a12      	ldr	r2, [pc, #72]	; (8007184 <TIM_Base_SetConfig+0x12c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d013      	beq.n	8007168 <TIM_Base_SetConfig+0x110>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a14      	ldr	r2, [pc, #80]	; (8007194 <TIM_Base_SetConfig+0x13c>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d00f      	beq.n	8007168 <TIM_Base_SetConfig+0x110>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a14      	ldr	r2, [pc, #80]	; (800719c <TIM_Base_SetConfig+0x144>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d00b      	beq.n	8007168 <TIM_Base_SetConfig+0x110>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a13      	ldr	r2, [pc, #76]	; (80071a0 <TIM_Base_SetConfig+0x148>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d007      	beq.n	8007168 <TIM_Base_SetConfig+0x110>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a12      	ldr	r2, [pc, #72]	; (80071a4 <TIM_Base_SetConfig+0x14c>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d003      	beq.n	8007168 <TIM_Base_SetConfig+0x110>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a0d      	ldr	r2, [pc, #52]	; (8007198 <TIM_Base_SetConfig+0x140>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d103      	bne.n	8007170 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	691a      	ldr	r2, [r3, #16]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	615a      	str	r2, [r3, #20]
}
 8007176:	bf00      	nop
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	40012c00 	.word	0x40012c00
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800
 8007190:	40000c00 	.word	0x40000c00
 8007194:	40013400 	.word	0x40013400
 8007198:	40015000 	.word	0x40015000
 800719c:	40014000 	.word	0x40014000
 80071a0:	40014400 	.word	0x40014400
 80071a4:	40014800 	.word	0x40014800

080071a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	f023 0201 	bic.w	r2, r3, #1
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a1b      	ldr	r3, [r3, #32]
 80071c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0303 	bic.w	r3, r3, #3
 80071e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f023 0302 	bic.w	r3, r3, #2
 80071f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a30      	ldr	r2, [pc, #192]	; (80072c4 <TIM_OC1_SetConfig+0x11c>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d013      	beq.n	8007230 <TIM_OC1_SetConfig+0x88>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a2f      	ldr	r2, [pc, #188]	; (80072c8 <TIM_OC1_SetConfig+0x120>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d00f      	beq.n	8007230 <TIM_OC1_SetConfig+0x88>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a2e      	ldr	r2, [pc, #184]	; (80072cc <TIM_OC1_SetConfig+0x124>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d00b      	beq.n	8007230 <TIM_OC1_SetConfig+0x88>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a2d      	ldr	r2, [pc, #180]	; (80072d0 <TIM_OC1_SetConfig+0x128>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d007      	beq.n	8007230 <TIM_OC1_SetConfig+0x88>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a2c      	ldr	r2, [pc, #176]	; (80072d4 <TIM_OC1_SetConfig+0x12c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d003      	beq.n	8007230 <TIM_OC1_SetConfig+0x88>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a2b      	ldr	r2, [pc, #172]	; (80072d8 <TIM_OC1_SetConfig+0x130>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d10c      	bne.n	800724a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f023 0308 	bic.w	r3, r3, #8
 8007236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	4313      	orrs	r3, r2
 8007240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f023 0304 	bic.w	r3, r3, #4
 8007248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a1d      	ldr	r2, [pc, #116]	; (80072c4 <TIM_OC1_SetConfig+0x11c>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d013      	beq.n	800727a <TIM_OC1_SetConfig+0xd2>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a1c      	ldr	r2, [pc, #112]	; (80072c8 <TIM_OC1_SetConfig+0x120>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00f      	beq.n	800727a <TIM_OC1_SetConfig+0xd2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a1b      	ldr	r2, [pc, #108]	; (80072cc <TIM_OC1_SetConfig+0x124>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d00b      	beq.n	800727a <TIM_OC1_SetConfig+0xd2>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a1a      	ldr	r2, [pc, #104]	; (80072d0 <TIM_OC1_SetConfig+0x128>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d007      	beq.n	800727a <TIM_OC1_SetConfig+0xd2>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a19      	ldr	r2, [pc, #100]	; (80072d4 <TIM_OC1_SetConfig+0x12c>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d003      	beq.n	800727a <TIM_OC1_SetConfig+0xd2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a18      	ldr	r2, [pc, #96]	; (80072d8 <TIM_OC1_SetConfig+0x130>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d111      	bne.n	800729e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	4313      	orrs	r3, r2
 8007292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4313      	orrs	r3, r2
 800729c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	621a      	str	r2, [r3, #32]
}
 80072b8:	bf00      	nop
 80072ba:	371c      	adds	r7, #28
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	40012c00 	.word	0x40012c00
 80072c8:	40013400 	.word	0x40013400
 80072cc:	40014000 	.word	0x40014000
 80072d0:	40014400 	.word	0x40014400
 80072d4:	40014800 	.word	0x40014800
 80072d8:	40015000 	.word	0x40015000

080072dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	f023 0210 	bic.w	r2, r3, #16
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800730a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800730e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	021b      	lsls	r3, r3, #8
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	4313      	orrs	r3, r2
 8007322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f023 0320 	bic.w	r3, r3, #32
 800732a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	011b      	lsls	r3, r3, #4
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	4313      	orrs	r3, r2
 8007336:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a2c      	ldr	r2, [pc, #176]	; (80073ec <TIM_OC2_SetConfig+0x110>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d007      	beq.n	8007350 <TIM_OC2_SetConfig+0x74>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a2b      	ldr	r2, [pc, #172]	; (80073f0 <TIM_OC2_SetConfig+0x114>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d003      	beq.n	8007350 <TIM_OC2_SetConfig+0x74>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a2a      	ldr	r2, [pc, #168]	; (80073f4 <TIM_OC2_SetConfig+0x118>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d10d      	bne.n	800736c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007356:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800736a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a1f      	ldr	r2, [pc, #124]	; (80073ec <TIM_OC2_SetConfig+0x110>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d013      	beq.n	800739c <TIM_OC2_SetConfig+0xc0>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a1e      	ldr	r2, [pc, #120]	; (80073f0 <TIM_OC2_SetConfig+0x114>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00f      	beq.n	800739c <TIM_OC2_SetConfig+0xc0>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a1e      	ldr	r2, [pc, #120]	; (80073f8 <TIM_OC2_SetConfig+0x11c>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d00b      	beq.n	800739c <TIM_OC2_SetConfig+0xc0>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a1d      	ldr	r2, [pc, #116]	; (80073fc <TIM_OC2_SetConfig+0x120>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d007      	beq.n	800739c <TIM_OC2_SetConfig+0xc0>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4a1c      	ldr	r2, [pc, #112]	; (8007400 <TIM_OC2_SetConfig+0x124>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d003      	beq.n	800739c <TIM_OC2_SetConfig+0xc0>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a17      	ldr	r2, [pc, #92]	; (80073f4 <TIM_OC2_SetConfig+0x118>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d113      	bne.n	80073c4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	695b      	ldr	r3, [r3, #20]
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	693a      	ldr	r2, [r7, #16]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	621a      	str	r2, [r3, #32]
}
 80073de:	bf00      	nop
 80073e0:	371c      	adds	r7, #28
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	40012c00 	.word	0x40012c00
 80073f0:	40013400 	.word	0x40013400
 80073f4:	40015000 	.word	0x40015000
 80073f8:	40014000 	.word	0x40014000
 80073fc:	40014400 	.word	0x40014400
 8007400:	40014800 	.word	0x40014800

08007404 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007404:	b480      	push	{r7}
 8007406:	b087      	sub	sp, #28
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	69db      	ldr	r3, [r3, #28]
 800742a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f023 0303 	bic.w	r3, r3, #3
 800743e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	4313      	orrs	r3, r2
 8007448:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007450:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a2b      	ldr	r2, [pc, #172]	; (8007510 <TIM_OC3_SetConfig+0x10c>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d007      	beq.n	8007476 <TIM_OC3_SetConfig+0x72>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a2a      	ldr	r2, [pc, #168]	; (8007514 <TIM_OC3_SetConfig+0x110>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d003      	beq.n	8007476 <TIM_OC3_SetConfig+0x72>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a29      	ldr	r2, [pc, #164]	; (8007518 <TIM_OC3_SetConfig+0x114>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d10d      	bne.n	8007492 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800747c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	021b      	lsls	r3, r3, #8
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	4313      	orrs	r3, r2
 8007488:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007490:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a1e      	ldr	r2, [pc, #120]	; (8007510 <TIM_OC3_SetConfig+0x10c>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d013      	beq.n	80074c2 <TIM_OC3_SetConfig+0xbe>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a1d      	ldr	r2, [pc, #116]	; (8007514 <TIM_OC3_SetConfig+0x110>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d00f      	beq.n	80074c2 <TIM_OC3_SetConfig+0xbe>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a1d      	ldr	r2, [pc, #116]	; (800751c <TIM_OC3_SetConfig+0x118>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d00b      	beq.n	80074c2 <TIM_OC3_SetConfig+0xbe>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a1c      	ldr	r2, [pc, #112]	; (8007520 <TIM_OC3_SetConfig+0x11c>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d007      	beq.n	80074c2 <TIM_OC3_SetConfig+0xbe>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a1b      	ldr	r2, [pc, #108]	; (8007524 <TIM_OC3_SetConfig+0x120>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d003      	beq.n	80074c2 <TIM_OC3_SetConfig+0xbe>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a16      	ldr	r2, [pc, #88]	; (8007518 <TIM_OC3_SetConfig+0x114>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d113      	bne.n	80074ea <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	011b      	lsls	r3, r3, #4
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	4313      	orrs	r3, r2
 80074dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	693a      	ldr	r2, [r7, #16]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	685a      	ldr	r2, [r3, #4]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	621a      	str	r2, [r3, #32]
}
 8007504:	bf00      	nop
 8007506:	371c      	adds	r7, #28
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr
 8007510:	40012c00 	.word	0x40012c00
 8007514:	40013400 	.word	0x40013400
 8007518:	40015000 	.word	0x40015000
 800751c:	40014000 	.word	0x40014000
 8007520:	40014400 	.word	0x40014400
 8007524:	40014800 	.word	0x40014800

08007528 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007528:	b480      	push	{r7}
 800752a:	b087      	sub	sp, #28
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007556:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800755a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007562:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	021b      	lsls	r3, r3, #8
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	4313      	orrs	r3, r2
 800756e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007576:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	031b      	lsls	r3, r3, #12
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	4313      	orrs	r3, r2
 8007582:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a2c      	ldr	r2, [pc, #176]	; (8007638 <TIM_OC4_SetConfig+0x110>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d007      	beq.n	800759c <TIM_OC4_SetConfig+0x74>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a2b      	ldr	r2, [pc, #172]	; (800763c <TIM_OC4_SetConfig+0x114>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d003      	beq.n	800759c <TIM_OC4_SetConfig+0x74>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a2a      	ldr	r2, [pc, #168]	; (8007640 <TIM_OC4_SetConfig+0x118>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d10d      	bne.n	80075b8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80075a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	031b      	lsls	r3, r3, #12
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a1f      	ldr	r2, [pc, #124]	; (8007638 <TIM_OC4_SetConfig+0x110>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d013      	beq.n	80075e8 <TIM_OC4_SetConfig+0xc0>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a1e      	ldr	r2, [pc, #120]	; (800763c <TIM_OC4_SetConfig+0x114>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d00f      	beq.n	80075e8 <TIM_OC4_SetConfig+0xc0>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a1e      	ldr	r2, [pc, #120]	; (8007644 <TIM_OC4_SetConfig+0x11c>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d00b      	beq.n	80075e8 <TIM_OC4_SetConfig+0xc0>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a1d      	ldr	r2, [pc, #116]	; (8007648 <TIM_OC4_SetConfig+0x120>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d007      	beq.n	80075e8 <TIM_OC4_SetConfig+0xc0>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a1c      	ldr	r2, [pc, #112]	; (800764c <TIM_OC4_SetConfig+0x124>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_OC4_SetConfig+0xc0>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a17      	ldr	r2, [pc, #92]	; (8007640 <TIM_OC4_SetConfig+0x118>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d113      	bne.n	8007610 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075ee:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80075f6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	019b      	lsls	r3, r3, #6
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	4313      	orrs	r3, r2
 8007602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	019b      	lsls	r3, r3, #6
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	4313      	orrs	r3, r2
 800760e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	621a      	str	r2, [r3, #32]
}
 800762a:	bf00      	nop
 800762c:	371c      	adds	r7, #28
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40012c00 	.word	0x40012c00
 800763c:	40013400 	.word	0x40013400
 8007640:	40015000 	.word	0x40015000
 8007644:	40014000 	.word	0x40014000
 8007648:	40014400 	.word	0x40014400
 800764c:	40014800 	.word	0x40014800

08007650 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a1b      	ldr	r3, [r3, #32]
 800766a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800767e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007694:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	041b      	lsls	r3, r3, #16
 800769c:	693a      	ldr	r2, [r7, #16]
 800769e:	4313      	orrs	r3, r2
 80076a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a19      	ldr	r2, [pc, #100]	; (800770c <TIM_OC5_SetConfig+0xbc>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d013      	beq.n	80076d2 <TIM_OC5_SetConfig+0x82>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a18      	ldr	r2, [pc, #96]	; (8007710 <TIM_OC5_SetConfig+0xc0>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d00f      	beq.n	80076d2 <TIM_OC5_SetConfig+0x82>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a17      	ldr	r2, [pc, #92]	; (8007714 <TIM_OC5_SetConfig+0xc4>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d00b      	beq.n	80076d2 <TIM_OC5_SetConfig+0x82>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a16      	ldr	r2, [pc, #88]	; (8007718 <TIM_OC5_SetConfig+0xc8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d007      	beq.n	80076d2 <TIM_OC5_SetConfig+0x82>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a15      	ldr	r2, [pc, #84]	; (800771c <TIM_OC5_SetConfig+0xcc>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d003      	beq.n	80076d2 <TIM_OC5_SetConfig+0x82>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a14      	ldr	r2, [pc, #80]	; (8007720 <TIM_OC5_SetConfig+0xd0>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d109      	bne.n	80076e6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	697a      	ldr	r2, [r7, #20]
 80076ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	693a      	ldr	r2, [r7, #16]
 80076fe:	621a      	str	r2, [r3, #32]
}
 8007700:	bf00      	nop
 8007702:	371c      	adds	r7, #28
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr
 800770c:	40012c00 	.word	0x40012c00
 8007710:	40013400 	.word	0x40013400
 8007714:	40014000 	.word	0x40014000
 8007718:	40014400 	.word	0x40014400
 800771c:	40014800 	.word	0x40014800
 8007720:	40015000 	.word	0x40015000

08007724 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007724:	b480      	push	{r7}
 8007726:	b087      	sub	sp, #28
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800774a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007752:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	021b      	lsls	r3, r3, #8
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	4313      	orrs	r3, r2
 8007762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800776a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	051b      	lsls	r3, r3, #20
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	4313      	orrs	r3, r2
 8007776:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a1a      	ldr	r2, [pc, #104]	; (80077e4 <TIM_OC6_SetConfig+0xc0>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d013      	beq.n	80077a8 <TIM_OC6_SetConfig+0x84>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4a19      	ldr	r2, [pc, #100]	; (80077e8 <TIM_OC6_SetConfig+0xc4>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d00f      	beq.n	80077a8 <TIM_OC6_SetConfig+0x84>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a18      	ldr	r2, [pc, #96]	; (80077ec <TIM_OC6_SetConfig+0xc8>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d00b      	beq.n	80077a8 <TIM_OC6_SetConfig+0x84>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a17      	ldr	r2, [pc, #92]	; (80077f0 <TIM_OC6_SetConfig+0xcc>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d007      	beq.n	80077a8 <TIM_OC6_SetConfig+0x84>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4a16      	ldr	r2, [pc, #88]	; (80077f4 <TIM_OC6_SetConfig+0xd0>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d003      	beq.n	80077a8 <TIM_OC6_SetConfig+0x84>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a15      	ldr	r2, [pc, #84]	; (80077f8 <TIM_OC6_SetConfig+0xd4>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d109      	bne.n	80077bc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	695b      	ldr	r3, [r3, #20]
 80077b4:	029b      	lsls	r3, r3, #10
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	697a      	ldr	r2, [r7, #20]
 80077c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	621a      	str	r2, [r3, #32]
}
 80077d6:	bf00      	nop
 80077d8:	371c      	adds	r7, #28
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	40012c00 	.word	0x40012c00
 80077e8:	40013400 	.word	0x40013400
 80077ec:	40014000 	.word	0x40014000
 80077f0:	40014400 	.word	0x40014400
 80077f4:	40014800 	.word	0x40014800
 80077f8:	40015000 	.word	0x40015000

080077fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b087      	sub	sp, #28
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	f023 0201 	bic.w	r2, r3, #1
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	011b      	lsls	r3, r3, #4
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	4313      	orrs	r3, r2
 8007830:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 030a 	bic.w	r3, r3, #10
 8007838:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4313      	orrs	r3, r2
 8007840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	621a      	str	r2, [r3, #32]
}
 800784e:	bf00      	nop
 8007850:	371c      	adds	r7, #28
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800785a:	b480      	push	{r7}
 800785c:	b087      	sub	sp, #28
 800785e:	af00      	add	r7, sp, #0
 8007860:	60f8      	str	r0, [r7, #12]
 8007862:	60b9      	str	r1, [r7, #8]
 8007864:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f023 0210 	bic.w	r2, r3, #16
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007884:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	031b      	lsls	r3, r3, #12
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4313      	orrs	r3, r2
 800788e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007896:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	621a      	str	r2, [r3, #32]
}
 80078ae:	bf00      	nop
 80078b0:	371c      	adds	r7, #28
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b085      	sub	sp, #20
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80078d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	4313      	orrs	r3, r2
 80078dc:	f043 0307 	orr.w	r3, r3, #7
 80078e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	609a      	str	r2, [r3, #8]
}
 80078e8:	bf00      	nop
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
 8007900:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800790e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	021a      	lsls	r2, r3, #8
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	431a      	orrs	r2, r3
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	4313      	orrs	r3, r2
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	609a      	str	r2, [r3, #8]
}
 8007928:	bf00      	nop
 800792a:	371c      	adds	r7, #28
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d109      	bne.n	8007958 <HAL_TIMEx_PWMN_Start+0x24>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b01      	cmp	r3, #1
 800794e:	bf14      	ite	ne
 8007950:	2301      	movne	r3, #1
 8007952:	2300      	moveq	r3, #0
 8007954:	b2db      	uxtb	r3, r3
 8007956:	e022      	b.n	800799e <HAL_TIMEx_PWMN_Start+0x6a>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b04      	cmp	r3, #4
 800795c:	d109      	bne.n	8007972 <HAL_TIMEx_PWMN_Start+0x3e>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b01      	cmp	r3, #1
 8007968:	bf14      	ite	ne
 800796a:	2301      	movne	r3, #1
 800796c:	2300      	moveq	r3, #0
 800796e:	b2db      	uxtb	r3, r3
 8007970:	e015      	b.n	800799e <HAL_TIMEx_PWMN_Start+0x6a>
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2b08      	cmp	r3, #8
 8007976:	d109      	bne.n	800798c <HAL_TIMEx_PWMN_Start+0x58>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b01      	cmp	r3, #1
 8007982:	bf14      	ite	ne
 8007984:	2301      	movne	r3, #1
 8007986:	2300      	moveq	r3, #0
 8007988:	b2db      	uxtb	r3, r3
 800798a:	e008      	b.n	800799e <HAL_TIMEx_PWMN_Start+0x6a>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b01      	cmp	r3, #1
 8007996:	bf14      	ite	ne
 8007998:	2301      	movne	r3, #1
 800799a:	2300      	moveq	r3, #0
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d001      	beq.n	80079a6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e073      	b.n	8007a8e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d104      	bne.n	80079b6 <HAL_TIMEx_PWMN_Start+0x82>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b4:	e013      	b.n	80079de <HAL_TIMEx_PWMN_Start+0xaa>
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	2b04      	cmp	r3, #4
 80079ba:	d104      	bne.n	80079c6 <HAL_TIMEx_PWMN_Start+0x92>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079c4:	e00b      	b.n	80079de <HAL_TIMEx_PWMN_Start+0xaa>
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	d104      	bne.n	80079d6 <HAL_TIMEx_PWMN_Start+0xa2>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80079d4:	e003      	b.n	80079de <HAL_TIMEx_PWMN_Start+0xaa>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2202      	movs	r2, #2
 80079da:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2204      	movs	r2, #4
 80079e4:	6839      	ldr	r1, [r7, #0]
 80079e6:	4618      	mov	r0, r3
 80079e8:	f000 f9f4 	bl	8007dd4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80079fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a25      	ldr	r2, [pc, #148]	; (8007a98 <HAL_TIMEx_PWMN_Start+0x164>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d022      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a0e:	d01d      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a21      	ldr	r2, [pc, #132]	; (8007a9c <HAL_TIMEx_PWMN_Start+0x168>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d018      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a20      	ldr	r2, [pc, #128]	; (8007aa0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d013      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a1e      	ldr	r2, [pc, #120]	; (8007aa4 <HAL_TIMEx_PWMN_Start+0x170>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d00e      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a1d      	ldr	r2, [pc, #116]	; (8007aa8 <HAL_TIMEx_PWMN_Start+0x174>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d009      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a1b      	ldr	r2, [pc, #108]	; (8007aac <HAL_TIMEx_PWMN_Start+0x178>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d004      	beq.n	8007a4c <HAL_TIMEx_PWMN_Start+0x118>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1a      	ldr	r2, [pc, #104]	; (8007ab0 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d115      	bne.n	8007a78 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	689a      	ldr	r2, [r3, #8]
 8007a52:	4b18      	ldr	r3, [pc, #96]	; (8007ab4 <HAL_TIMEx_PWMN_Start+0x180>)
 8007a54:	4013      	ands	r3, r2
 8007a56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b06      	cmp	r3, #6
 8007a5c:	d015      	beq.n	8007a8a <HAL_TIMEx_PWMN_Start+0x156>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a64:	d011      	beq.n	8007a8a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f042 0201 	orr.w	r2, r2, #1
 8007a74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a76:	e008      	b.n	8007a8a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f042 0201 	orr.w	r2, r2, #1
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	e000      	b.n	8007a8c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	40012c00 	.word	0x40012c00
 8007a9c:	40000400 	.word	0x40000400
 8007aa0:	40000800 	.word	0x40000800
 8007aa4:	40000c00 	.word	0x40000c00
 8007aa8:	40013400 	.word	0x40013400
 8007aac:	40014000 	.word	0x40014000
 8007ab0:	40015000 	.word	0x40015000
 8007ab4:	00010007 	.word	0x00010007

08007ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d101      	bne.n	8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007acc:	2302      	movs	r3, #2
 8007ace:	e074      	b.n	8007bba <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2202      	movs	r2, #2
 8007adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a34      	ldr	r2, [pc, #208]	; (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d009      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a33      	ldr	r2, [pc, #204]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d004      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a31      	ldr	r2, [pc, #196]	; (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d108      	bne.n	8007b20 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a21      	ldr	r2, [pc, #132]	; (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d022      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b50:	d01d      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a1f      	ldr	r2, [pc, #124]	; (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d018      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a1d      	ldr	r2, [pc, #116]	; (8007bd8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d013      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a1c      	ldr	r2, [pc, #112]	; (8007bdc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d00e      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a15      	ldr	r2, [pc, #84]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d009      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a18      	ldr	r2, [pc, #96]	; (8007be0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d004      	beq.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a11      	ldr	r2, [pc, #68]	; (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d10c      	bne.n	8007ba8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3714      	adds	r7, #20
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40013400 	.word	0x40013400
 8007bd0:	40015000 	.word	0x40015000
 8007bd4:	40000400 	.word	0x40000400
 8007bd8:	40000800 	.word	0x40000800
 8007bdc:	40000c00 	.word	0x40000c00
 8007be0:	40014000 	.word	0x40014000

08007be4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e096      	b.n	8007d2e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c66:	4313      	orrs	r3, r2
 8007c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	041b      	lsls	r3, r3, #16
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a2f      	ldr	r2, [pc, #188]	; (8007d3c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d009      	beq.n	8007c98 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a2d      	ldr	r2, [pc, #180]	; (8007d40 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d004      	beq.n	8007c98 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a2c      	ldr	r2, [pc, #176]	; (8007d44 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d106      	bne.n	8007ca6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	69db      	ldr	r3, [r3, #28]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a24      	ldr	r2, [pc, #144]	; (8007d3c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d009      	beq.n	8007cc4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a22      	ldr	r2, [pc, #136]	; (8007d40 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d004      	beq.n	8007cc4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a21      	ldr	r2, [pc, #132]	; (8007d44 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d12b      	bne.n	8007d1c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cce:	051b      	lsls	r3, r3, #20
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cec:	4313      	orrs	r3, r2
 8007cee:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a11      	ldr	r2, [pc, #68]	; (8007d3c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d009      	beq.n	8007d0e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a10      	ldr	r2, [pc, #64]	; (8007d40 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d004      	beq.n	8007d0e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a0e      	ldr	r2, [pc, #56]	; (8007d44 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d106      	bne.n	8007d1c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	40012c00 	.word	0x40012c00
 8007d40:	40013400 	.word	0x40013400
 8007d44:	40015000 	.word	0x40015000

08007d48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007dc8:	bf00      	nop
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	f003 031f 	and.w	r3, r3, #31
 8007de6:	2204      	movs	r2, #4
 8007de8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6a1a      	ldr	r2, [r3, #32]
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	43db      	mvns	r3, r3
 8007df6:	401a      	ands	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6a1a      	ldr	r2, [r3, #32]
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	f003 031f 	and.w	r3, r3, #31
 8007e06:	6879      	ldr	r1, [r7, #4]
 8007e08:	fa01 f303 	lsl.w	r3, r1, r3
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	621a      	str	r2, [r3, #32]
}
 8007e12:	bf00      	nop
 8007e14:	371c      	adds	r7, #28
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr
	...

08007e20 <__libc_init_array>:
 8007e20:	b570      	push	{r4, r5, r6, lr}
 8007e22:	4d0d      	ldr	r5, [pc, #52]	; (8007e58 <__libc_init_array+0x38>)
 8007e24:	4c0d      	ldr	r4, [pc, #52]	; (8007e5c <__libc_init_array+0x3c>)
 8007e26:	1b64      	subs	r4, r4, r5
 8007e28:	10a4      	asrs	r4, r4, #2
 8007e2a:	2600      	movs	r6, #0
 8007e2c:	42a6      	cmp	r6, r4
 8007e2e:	d109      	bne.n	8007e44 <__libc_init_array+0x24>
 8007e30:	4d0b      	ldr	r5, [pc, #44]	; (8007e60 <__libc_init_array+0x40>)
 8007e32:	4c0c      	ldr	r4, [pc, #48]	; (8007e64 <__libc_init_array+0x44>)
 8007e34:	f000 f820 	bl	8007e78 <_init>
 8007e38:	1b64      	subs	r4, r4, r5
 8007e3a:	10a4      	asrs	r4, r4, #2
 8007e3c:	2600      	movs	r6, #0
 8007e3e:	42a6      	cmp	r6, r4
 8007e40:	d105      	bne.n	8007e4e <__libc_init_array+0x2e>
 8007e42:	bd70      	pop	{r4, r5, r6, pc}
 8007e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e48:	4798      	blx	r3
 8007e4a:	3601      	adds	r6, #1
 8007e4c:	e7ee      	b.n	8007e2c <__libc_init_array+0xc>
 8007e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e52:	4798      	blx	r3
 8007e54:	3601      	adds	r6, #1
 8007e56:	e7f2      	b.n	8007e3e <__libc_init_array+0x1e>
 8007e58:	08007eb0 	.word	0x08007eb0
 8007e5c:	08007eb0 	.word	0x08007eb0
 8007e60:	08007eb0 	.word	0x08007eb0
 8007e64:	08007eb4 	.word	0x08007eb4

08007e68 <memset>:
 8007e68:	4402      	add	r2, r0
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d100      	bne.n	8007e72 <memset+0xa>
 8007e70:	4770      	bx	lr
 8007e72:	f803 1b01 	strb.w	r1, [r3], #1
 8007e76:	e7f9      	b.n	8007e6c <memset+0x4>

08007e78 <_init>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr

08007e84 <_fini>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	bf00      	nop
 8007e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e8a:	bc08      	pop	{r3}
 8007e8c:	469e      	mov	lr, r3
 8007e8e:	4770      	bx	lr
