###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:43:25 2023
#  Design:            fifo1_sram
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Recovery Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/SETB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                     (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.029
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.069
- Arrival Time                  0.600
= Slack Time                   -0.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFASX1_LVT       rptr_empty/rempty_reg/SETB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFASX1_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_6_/CLK 
Endpoint:   rptr_empty/rbin_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.175
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.215
- Arrival Time                  0.714
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_LVT       rptr_empty/rbin_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 3: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_5_/CLK 
Endpoint:   rptr_empty/rbin_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.175
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.215
- Arrival Time                  0.714
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_LVT       rptr_empty/rbin_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 4: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_3_/CLK 
Endpoint:   rptr_empty/rbin_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.175
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.215
- Arrival Time                  0.714
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_LVT       rptr_empty/rbin_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 5: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_4_/CLK 
Endpoint:   rptr_empty/rbin_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.175
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.215
- Arrival Time                  0.714
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_LVT       rptr_empty/rbin_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 6: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_9_/CLK 
Endpoint:   rptr_empty/rbin_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.180
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.220
- Arrival Time                  0.713
= Slack Time                   -0.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_LVT       rptr_empty/rbin_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 7: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_1_/CLK 
Endpoint:   rptr_empty/rbin_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.173
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.213
- Arrival Time                  0.680
= Slack Time                   -0.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.080     0.680      0.060     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.680      0.060     DFFARX1_LVT       rptr_empty/rbin_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 8: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_2_/CLK 
Endpoint:   rptr_empty/rbin_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.173
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.213
- Arrival Time                  0.680
= Slack Time                   -0.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.080     0.680      0.060     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.680      0.060     DFFARX1_LVT       rptr_empty/rbin_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 9: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.279
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.319
- Arrival Time                  0.714
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 10: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_4_/CLK 
Endpoint:   rptr_empty/rptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.279
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.319
- Arrival Time                  0.714
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_RVT       rptr_empty/rptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 11: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_3_/CLK 
Endpoint:   rptr_empty/rptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.279
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.319
- Arrival Time                  0.714
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_RVT       rptr_empty/rptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 12: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_5_/CLK 
Endpoint:   rptr_empty/rptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.279
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.319
- Arrival Time                  0.714
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_RVT       rptr_empty/rptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 13: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_2_/CLK 
Endpoint:   rptr_empty/rptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.279
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.319
- Arrival Time                  0.714
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.114     0.714      0.068     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.714      0.068     DFFARX1_RVT       rptr_empty/rptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 14: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_7_/CLK 
Endpoint:   rptr_empty/rptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 15: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 16: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 17: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 18: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 19: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_10_/CLK 
Endpoint:   rptr_empty/rbin_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                       (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       rptr_empty/rbin_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rbin_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 20: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_9_/CLK 
Endpoint:   rptr_empty/rptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.285
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.325
- Arrival Time                  0.713
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.112     0.713      0.094     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.713      0.094     DFFARX1_RVT       rptr_empty/rptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 21: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 22: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 23: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 24: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 25: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 26: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.283
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.323
- Arrival Time                  0.705
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.105     0.705      0.085     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.705      0.085     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 27: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.277
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.317
- Arrival Time                  0.679
= Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.079     0.679      0.060     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.679      0.060     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 28: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.277
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.317
- Arrival Time                  0.679
= Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.079     0.679      0.060     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.679      0.060     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 29: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_0_/CLK 
Endpoint:   rptr_empty/rbin_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.215
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.255
- Arrival Time                  0.600
= Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_LVT       rptr_empty/rbin_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 30: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_8_/CLK 
Endpoint:   rptr_empty/rbin_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.215
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.255
- Arrival Time                  0.600
= Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_LVT       rptr_empty/rbin_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 31: VIOLATED Recovery Check with Pin rptr_empty/rbin_reg_7_/CLK 
Endpoint:   rptr_empty/rbin_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.215
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.255
- Arrival Time                  0.600
= Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_LVT       rptr_empty/rbin_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 32: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_0_/CLK 
Endpoint:   rptr_empty/rptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_RVT       rptr_empty/rptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 33: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_8_/CLK 
Endpoint:   rptr_empty/rptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_RVT       rptr_empty/rptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 34: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 35: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_1_/CLK 
Endpoint:   rptr_empty/rptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_RVT       rptr_empty/rptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 36: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.028     0.600      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 37: VIOLATED Recovery Check with Pin rptr_empty/rptr_reg_6_/CLK 
Endpoint:   rptr_empty/rptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       rptr_empty/rptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       rptr_empty/rptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 38: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 39: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 40: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 41: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 42: VIOLATED Recovery Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.600
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.600      0.230     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 43: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.599
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 44: VIOLATED Recovery Check with Pin sync_w2r/rq1_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Recovery                     -0.319
+ Phase Shift                   0.010
- Uncertainty                   0.070
= Required Time                 0.359
- Arrival Time                  0.599
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.447     0.572      0.226     I1025_NS          io_b_rrst_n/DOUT
      0.027     0.599      0.230     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 45: VIOLATED Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D (^) checked with  leading edge of 'wclk'
Beginpoint: winc                  (v) triggered by  leading edge of 'wclk'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.180
- Uncertainty                   0.070
= Required Time                 1.140
- Arrival Time                  1.287
= Slack Time                   -0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       winc
      0.000     0.125      0.025     I1025_NS          io_b_winc/PADIO
      0.370     0.496      0.213     I1025_NS          io_b_winc/DOUT
      0.043     0.539      0.221     AND3X1_LVT        wptr_full/g3698__2802/A1
      0.156     0.695      0.058     AND3X1_LVT        wptr_full/g3698__2802/Y
      0.000     0.695      0.058     AND3X1_LVT        wptr_full/g3684__1666/A1
      0.114     0.809      0.067     AND3X1_LVT        wptr_full/g3684__1666/Y
      0.000     0.809      0.067     XOR3X2_LVT        wptr_full/g3657__3680/A1
      0.195     1.004      0.071     XOR3X2_LVT        wptr_full/g3657__3680/Y
      0.000     1.004      0.071     XOR2X2_LVT        wptr_full/FE_RC_29_0/A1
      0.121     1.125      0.040     XOR2X2_LVT        wptr_full/FE_RC_29_0/Y
      0.000     1.125      0.040     AND3X1_LVT        wptr_full/g1886__2398/A1
      0.083     1.209      0.052     AND3X1_LVT        wptr_full/g1886__2398/Y
      0.000     1.209      0.052     AND3X1_LVT        wptr_full/g1882__1666/A2
      0.078     1.287      0.038     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.287      0.038     DFFARX1_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 46: VIOLATED Setup Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/D (^) checked with  leading edge of 'rclk'
Beginpoint: rinc                    (v) triggered by  leading edge of 'rclk'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.068
+ Phase Shift                   1.220
- Uncertainty                   0.070
= Required Time                 1.182
- Arrival Time                  1.262
= Slack Time                   -0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rinc
      0.000     0.125      0.025     I1025_NS          io_b_rinc/PADIO
      0.353     0.478      0.182     I1025_NS          io_b_rinc/DOUT
      0.011     0.489      0.183     AND3X1_LVT        rptr_empty/g3642__6161/A1
      0.150     0.639      0.056     AND3X1_LVT        rptr_empty/g3642__6161/Y
      0.000     0.639      0.056     HADDX2_LVT        rptr_empty/g3686__1881/B0
      0.164     0.803      0.053     HADDX2_LVT        rptr_empty/g3686__1881/SO
      0.000     0.803      0.053     MUX21X2_LVT       rptr_empty/g3610__2398/S0
      0.131     0.934      0.061     MUX21X2_LVT       rptr_empty/g3610__2398/Y
      0.000     0.934      0.061     XNOR2X2_LVT       rptr_empty/g1600__5107/A1
      0.112     1.046      0.039     XNOR2X2_LVT       rptr_empty/g1600__5107/Y
      0.000     1.046      0.039     AND2X1_LVT        rptr_empty/FE_RC_31_0/A1
      0.055     1.100      0.028     AND2X1_LVT        rptr_empty/FE_RC_31_0/Y
      0.000     1.100      0.028     AND3X1_LVT        rptr_empty/FE_RC_30_0/A2
      0.084     1.184      0.048     AND3X1_LVT        rptr_empty/FE_RC_30_0/Y
      0.000     1.184      0.048     AND3X1_LVT        rptr_empty/g1554__4733/A2
      0.078     1.262      0.038     AND3X1_LVT        rptr_empty/g1554__4733/Y
      0.000     1.262      0.038     DFFASX1_LVT       rptr_empty/rempty_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFASX1_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 47: VIOLATED Setup Check with Pin wdata_reg_7_/CLK 
Endpoint:   wdata_reg_7_/D (^) checked with  leading edge of 'wclk2x'
Beginpoint: wdata_in[7]    (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.097
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.523
- Arrival Time                  0.579
= Slack Time                   -0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       wdata_in[7]
      0.000     0.125      0.025     I1025_NS          io_r_wdata_in_7_/PADIO
      0.436     0.561      0.210     I1025_NS          io_r_wdata_in_7_/DOUT
      0.018     0.579      0.211     DFFARX1_LVT       wdata_reg_7_/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 48: VIOLATED Setup Check with Pin wdata_reg_6_/CLK 
Endpoint:   wdata_reg_6_/D (^) checked with  leading edge of 'wclk2x'
Beginpoint: wdata_in[6]    (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.097
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.523
- Arrival Time                  0.569
= Slack Time                   -0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       wdata_in[6]
      0.000     0.125      0.025     I1025_NS          io_r_wdata_in_6_/PADIO
      0.432     0.557      0.204     I1025_NS          io_r_wdata_in_6_/DOUT
      0.012     0.569      0.205     DFFARX1_LVT       wdata_reg_6_/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 49: VIOLATED Setup Check with Pin wdata_reg_5_/CLK 
Endpoint:   wdata_reg_5_/D (^) checked with  leading edge of 'wclk2x'
Beginpoint: wdata_in[5]    (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.096
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.524
- Arrival Time                  0.560
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       wdata_in[5]
      0.000     0.125      0.025     I1025_NS          io_r_wdata_in_5_/PADIO
      0.427     0.553      0.199     I1025_NS          io_r_wdata_in_5_/DOUT
      0.008     0.560      0.199     DFFARX1_LVT       wdata_reg_5_/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 50: VIOLATED Setup Check with Pin wdata_reg_4_/CLK 
Endpoint:   wdata_reg_4_/D (^) checked with  leading edge of 'wclk2x'
Beginpoint: wdata_in[4]    (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.096
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.524
- Arrival Time                  0.553
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       wdata_in[4]
      0.000     0.125      0.025     I1025_NS          io_r_wdata_in_4_/PADIO
      0.423     0.549      0.194     I1025_NS          io_r_wdata_in_4_/DOUT
      0.005     0.553      0.194     DFFARX1_LVT       wdata_reg_4_/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_4_/CLK
      ---------------------------------------------------------------------------------

