* Test circuit for all gates
.TITLE Satvik_shrivastava_2024102029
.include TSMC_180nm.txt
.param supply=1.8
.param LAMBDA=0.09u
.param W2 = {1.8u}
.param W1 = {2*W2}

* Power supply
Vdd vdd gnd DC 1.8

* Test signals
Va a gnd PULSE(0 1.8 0n 0 0 5n 10n)
Vb b gnd PULSE(0 1.8 2n 0 0 5n 10n)

************************************************************ Gates ********************************************************************

* inverter
.subckt inv op ip vdd gnd k=1
MP1 op ip vdd vdd CMOSP W={W1*k} L={2*LAMBDA}
MN1 op ip gnd gnd CMOSN W={W2*k} L={2*LAMBDA}
.ends inv

* nand2
.subckt nand2 out a b vdd gnd k=1
MP1 out a vdd vdd CMOSP W={W1*k} L={2*LAMBDA}
MP2 out b vdd vdd CMOSP W={W1*k} L={2*LAMBDA}
MN1 out a n1 gnd CMOSN W={W2*2} L={2*LAMBDA}
MN2 n1 b gnd gnd CMOSN W={W2*2} L={2*LAMBDA}
.ends nand2

* nor2
.subckt nor2 out a b vdd gnd k=1
MP1 n1 a vdd vdd CMOSP W={W1*2} L={2*LAMBDA}
MP2 out b n1 vdd CMOSP W={W1*2} L={2*LAMBDA}
MN1 out a gnd gnd CMOSN W={W2*k} L={2*LAMBDA}
MN2 out b gnd gnd CMOSN W={W2*k} L={2*LAMBDA}
.ends nor2

.tran 0.1n 90n

Xinv1 inv_out a vdd gnd inv

.control
set color0=white
set color1=black
set xbrushwidth=2
run
plot a b+2
plot inv_out
.endc
.end
