# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "85fa5358"
attribute \hdlname "\\top"
attribute \top 1
attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:67.1-143.10"
module \top
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:75.8-75.17"
  wire \<const1>
  attribute \hdlname "CD <const1>"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:24.8-24.17"
  wire \CD.<const1>
  attribute \hdlname "CD clk_IBUF_BUFG"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:21.9-21.22"
  wire \CD.clk_IBUF_BUFG
  attribute \hdlname "CD count"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:26.8-26.13"
  wire \CD.count
  attribute \hdlname "CD new_clk"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:20.10-20.17"
  wire \CD.new_clk
  attribute \hdlname "CD new_clk_i_1_n_0"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:28.8-28.23"
  wire \CD.new_clk_i_1_n_0
  attribute \hdlname "CD p_0_in"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:29.8-29.14"
  wire \CD.p_0_in
  attribute \hdlname "CD reset_IBUF"
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:22.9-22.19"
  wire \CD.reset_IBUF
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:76.8-76.9"
  wire \a
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:77.8-77.17"
  wire \a_i_1_n_0
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:78.8-78.9"
  wire \b
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:79.8-79.17"
  wire \b_i_1_n_0
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:71.9-71.12"
  wire input 1 \clk
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:81.8-81.16"
  wire \clk_IBUF
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:82.8-82.21"
  wire \clk_IBUF_BUFG
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:83.8-83.15"
  wire \new_clk
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:73.10-73.11"
  wire output 3 \q
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:85.8-85.14"
  wire \q_OBUF
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:72.9-72.14"
  wire input 2 \reset
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:87.8-87.18"
  wire \reset_IBUF
  attribute \hdlname "CD VCC"
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:32.7-33.24"
  cell \VCC \CD.VCC
    connect \P \CD.<const1>
  end
  attribute \SOFT_HLUTNM "soft_lutpair0"
  attribute \hdlname "CD count[0]_i_1"
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:37.5-39.20"
  cell \LUT1 \CD.count[0]_i_1
    parameter \INIT 2'01
    connect \I0 \CD.count
    connect \O \CD.p_0_in
  end
  attribute \hdlname "CD count_reg[0]"
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:42.5-47.19"
  cell \FDCE \CD.count_reg[0]
    parameter \INIT 1'0
    connect \C \CD.clk_IBUF_BUFG
    connect \CE \CD.<const1>
    connect \CLR \CD.reset_IBUF
    connect \D \CD.p_0_in
    connect \Q \CD.count
  end
  attribute \SOFT_HLUTNM "soft_lutpair0"
  attribute \hdlname "CD new_clk_i_1"
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:51.5-54.29"
  cell \LUT2 \CD.new_clk_i_1
    parameter \INIT 4'0110
    connect \I0 \CD.count
    connect \I1 \CD.new_clk
    connect \O \CD.new_clk_i_1_n_0
  end
  attribute \hdlname "CD new_clk_reg"
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:89.17-92.33|simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:57.5-62.21"
  cell \FDCE \CD.new_clk_reg
    parameter \INIT 1'0
    connect \C \CD.clk_IBUF_BUFG
    connect \CE \CD.<const1>
    connect \CLR \CD.reset_IBUF
    connect \D \CD.new_clk_i_1_n_0
    connect \Q \CD.new_clk
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:93.7-94.24"
  cell \VCC \VCC
    connect \P \<const1>
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:97.5-99.23"
  cell \LUT1 \a_i_1
    parameter \INIT 2'01
    connect \I0 \a
    connect \O \a_i_1_n_0
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:102.5-107.15"
  cell \FDCE \a_reg
    parameter \INIT 1'0
    connect \C \clk_IBUF_BUFG
    connect \CE \<const1>
    connect \CLR \reset_IBUF
    connect \D \a_i_1_n_0
    connect \Q \a
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:110.5-112.23"
  cell \LUT1 \b_i_1
    parameter \INIT 2'01
    connect \I0 \b
    connect \O \b_i_1_n_0
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:115.5-120.15"
  cell \FDCE \b_reg
    parameter \INIT 1'0
    connect \C \new_clk
    connect \CE \<const1>
    connect \CLR \reset_IBUF
    connect \D \b_i_1_n_0
    connect \Q \b
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:121.8-123.27"
  cell \BUFG \clk_IBUF_BUFG_inst
    connect \I \clk_IBUF
    connect \O \clk_IBUF_BUFG
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:126.5-128.22"
  cell \IBUF \clk_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \clk
    connect \O \clk_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:129.8-131.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:134.5-137.20"
  cell \LUT2 \q_OBUF_inst_i_1
    parameter \INIT 4'1000
    connect \I0 \a
    connect \I1 \b
    connect \O \q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/internal_clock_generation/outputs_vivado_xilinx_7/netlist.v:140.5-142.24"
  cell \IBUF \reset_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \reset
    connect \O \reset_IBUF
  end
  connect \CD.reset_IBUF \reset_IBUF
  connect \new_clk \CD.new_clk
  connect \CD.clk_IBUF_BUFG \clk_IBUF_BUFG
end
