Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 18 04:37:26 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                  455        0.048        0.000                      0                  455        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.102        0.000                      0                  455        0.048        0.000                      0                  455        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.001ns (21.662%)  route 7.236ns (78.338%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.449    13.872    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  uart/tx_clk_divider[9]_i_1/O
                         net (fo=5, routed)           0.348    14.345    uart/tx_clk_divider[9]_i_1_n_0
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.454    14.826    uart/clk_IBUF_BUFG
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[0]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    14.446    uart/tx_clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.001ns (21.662%)  route 7.236ns (78.338%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.449    13.872    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  uart/tx_clk_divider[9]_i_1/O
                         net (fo=5, routed)           0.348    14.345    uart/tx_clk_divider[9]_i_1_n_0
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.454    14.826    uart/clk_IBUF_BUFG
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[1]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    14.446    uart/tx_clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.001ns (21.662%)  route 7.236ns (78.338%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.449    13.872    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  uart/tx_clk_divider[9]_i_1/O
                         net (fo=5, routed)           0.348    14.345    uart/tx_clk_divider[9]_i_1_n_0
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.454    14.826    uart/clk_IBUF_BUFG
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[3]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    14.446    uart/tx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.001ns (21.662%)  route 7.236ns (78.338%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.449    13.872    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  uart/tx_clk_divider[9]_i_1/O
                         net (fo=5, routed)           0.348    14.345    uart/tx_clk_divider[9]_i_1_n_0
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.454    14.826    uart/clk_IBUF_BUFG
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[7]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    14.446    uart/tx_clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.001ns (21.662%)  route 7.236ns (78.338%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.449    13.872    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  uart/tx_clk_divider[9]_i_1/O
                         net (fo=5, routed)           0.348    14.345    uart/tx_clk_divider[9]_i_1_n_0
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.454    14.826    uart/clk_IBUF_BUFG
    SLICE_X8Y47          FDSE                                         r  uart/tx_clk_divider_reg[9]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    14.446    uart/tx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.295ns  (logic 2.001ns (21.529%)  route 7.293ns (78.471%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.342    13.765    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.889 r  uart/tx_countdown[3]_i_1/O
                         net (fo=5, routed)           0.513    14.402    uart/tx_countdown[3]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  uart/tx_countdown_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.521    14.893    uart/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  uart/tx_countdown_reg[0]/C
                         clock pessimism              0.180    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.524    14.513    uart/tx_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 2.001ns (21.545%)  route 7.286ns (78.455%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.342    13.765    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.889 r  uart/tx_countdown[3]_i_1/O
                         net (fo=5, routed)           0.506    14.395    uart/tx_countdown[3]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.521    14.893    uart/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[1]/C
                         clock pessimism              0.180    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.608    uart/tx_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 2.001ns (21.545%)  route 7.286ns (78.455%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.342    13.765    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.889 r  uart/tx_countdown[3]_i_1/O
                         net (fo=5, routed)           0.506    14.395    uart/tx_countdown[3]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.521    14.893    uart/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[2]/C
                         clock pessimism              0.180    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.608    uart/tx_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 2.001ns (21.545%)  route 7.286ns (78.455%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.342    13.765    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.889 r  uart/tx_countdown[3]_i_1/O
                         net (fo=5, routed)           0.506    14.395    uart/tx_countdown[3]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.521    14.893    uart/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  uart/tx_countdown_reg[3]/C
                         clock pessimism              0.180    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.608    uart/tx_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 send_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 2.001ns (21.056%)  route 7.502ns (78.944%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  send_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     5.585 r  send_counter_reg[1]/Q
                         net (fo=29, routed)          1.564     7.150    uart/send_counter_reg[7][1]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.323     7.473 f  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.851     8.323    uart/tx_data[2]_i_13_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.332     8.655 f  uart/tx_data[2]_i_5/O
                         net (fo=13, routed)          0.827     9.483    uart/tx_data[2]_i_5_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.607 r  uart/tx_data[6]_i_6/O
                         net (fo=1, routed)           0.606    10.213    uart/tx_data[6]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.337 r  uart/tx_data[6]_i_2/O
                         net (fo=3, routed)           1.077    11.414    uart/tx_data[6]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.538 r  uart/P[0]_i_7/O
                         net (fo=2, routed)           0.445    11.983    uart/P[0]_i_7_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  uart/tx_clk_divider[10]_i_9/O
                         net (fo=2, routed)           0.428    12.535    uart/tx_clk_divider[10]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.659 f  uart/tx_clk_divider[10]_i_4/O
                         net (fo=11, routed)          0.640    13.299    uart/tx_clk_divider[10]_i_4_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.124    13.423 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=11, routed)          0.421    13.845    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.124    13.969 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.642    14.611    uart/tx_bits_remaining
    SLICE_X5Y48          FDRE                                         r  uart/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.521    14.893    uart/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  uart/tx_data_reg[0]/C
                         clock pessimism              0.180    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    14.832    uart/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.444%)  route 0.197ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  uart/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  uart/rx_data_reg[6]/Q
                         net (fo=13, routed)          0.197     1.830    rx_byte[6]
    SLICE_X2Y49          FDRE                                         r  rx_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rx_temp_reg[6]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.000     1.782    rx_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.185%)  route 0.177ns (40.815%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.598     1.511    uart/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  uart/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.177     1.829    uart/rx_data_reg[7]_0[1]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  uart/divisor[4]_i_6/O
                         net (fo=1, routed)           0.000     1.874    uart/divisor[4]_i_6_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  uart/divisor_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    divisor0[1]
    SLICE_X5Y50          FDRE                                         r  divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  divisor_reg[1]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.443%)  route 0.281ns (66.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  uart/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.281     1.927    rx_byte[5]
    SLICE_X2Y49          FDRE                                         r  rx_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rx_temp_reg[5]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.060     1.842    rx_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FSM_sequential_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.212ns (46.377%)  route 0.245ns (53.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  FSM_sequential_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 f  FSM_sequential_Q_reg[1]/Q
                         net (fo=7, routed)           0.245     1.892    uart/send_counter_reg[0][1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.048     1.940 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.940    Q_next__0[0]
    SLICE_X9Y50          FDRE                                         r  FSM_sequential_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  FSM_sequential_Q_reg[0]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.107     1.853    FSM_sequential_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.292ns (62.321%)  route 0.177ns (37.679%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.598     1.511    uart/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  uart/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.177     1.829    uart/rx_data_reg[7]_0[1]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  uart/divisor[4]_i_6/O
                         net (fo=1, routed)           0.000     1.874    uart/divisor[4]_i_6_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.980 r  uart/divisor_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    divisor0[2]
    SLICE_X5Y50          FDRE                                         r  divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  divisor_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart/rx_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/recv_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.398%)  route 0.262ns (55.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  uart/rx_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/rx_ff_reg/Q
                         net (fo=10, routed)          0.262     1.931    uart/rx_ff
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.976 r  uart/recv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    uart/recv_state[2]
    SLICE_X5Y45          FDRE                                         r  uart/recv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.866     2.024    uart/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  uart/recv_state_reg[2]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     1.871    uart/recv_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.313%)  route 0.285ns (55.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.590     1.503    uart/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  uart/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.285     1.917    uart/tx_data_reg_n_0_[3]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.099     2.016 r  uart/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.016    uart/tx_data[2]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  uart/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.867     2.025    uart/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  uart/tx_data_reg[2]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.901    uart/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 init_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  init_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  init_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.783    init_counter_reg[14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  init_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    init_counter_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  init_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    init_counter_reg[16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  init_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  init_counter_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.332ns (65.285%)  route 0.177ns (34.715%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.598     1.511    uart/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  uart/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.177     1.829    uart/rx_data_reg[7]_0[1]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  uart/divisor[4]_i_6/O
                         net (fo=1, routed)           0.000     1.874    uart/divisor[4]_i_6_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.020 r  uart/divisor_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    divisor0[3]
    SLICE_X5Y50          FDRE                                         r  divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  divisor_reg[3]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  init_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  init_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.783    init_counter_reg[14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  init_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    init_counter_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  init_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    init_counter_reg[16]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  init_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  init_counter_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y49     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     P_prev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     P_prev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     P_prev_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y49     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y49     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y49     P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y49     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y49     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y49     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y49     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     P_prev_reg[2]/C



