<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › evergreend.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>evergreend.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#ifndef EVERGREEND_H</span>
<span class="cp">#define EVERGREEND_H</span>

<span class="cp">#define EVERGREEN_MAX_SH_GPRS           256</span>
<span class="cp">#define EVERGREEN_MAX_TEMP_GPRS         16</span>
<span class="cp">#define EVERGREEN_MAX_SH_THREADS        256</span>
<span class="cp">#define EVERGREEN_MAX_SH_STACK_ENTRIES  4096</span>
<span class="cp">#define EVERGREEN_MAX_FRC_EOV_CNT       16384</span>
<span class="cp">#define EVERGREEN_MAX_BACKENDS          8</span>
<span class="cp">#define EVERGREEN_MAX_BACKENDS_MASK     0xFF</span>
<span class="cp">#define EVERGREEN_MAX_SIMDS             16</span>
<span class="cp">#define EVERGREEN_MAX_SIMDS_MASK        0xFFFF</span>
<span class="cp">#define EVERGREEN_MAX_PIPES             8</span>
<span class="cp">#define EVERGREEN_MAX_PIPES_MASK        0xFF</span>
<span class="cp">#define EVERGREEN_MAX_LDS_NUM           0xFFFF</span>

<span class="cp">#define CYPRESS_GB_ADDR_CONFIG_GOLDEN        0x02011003</span>
<span class="cp">#define BARTS_GB_ADDR_CONFIG_GOLDEN          0x02011003</span>
<span class="cp">#define CAYMAN_GB_ADDR_CONFIG_GOLDEN         0x02011003</span>
<span class="cp">#define JUNIPER_GB_ADDR_CONFIG_GOLDEN        0x02010002</span>
<span class="cp">#define REDWOOD_GB_ADDR_CONFIG_GOLDEN        0x02010002</span>
<span class="cp">#define TURKS_GB_ADDR_CONFIG_GOLDEN          0x02010002</span>
<span class="cp">#define CEDAR_GB_ADDR_CONFIG_GOLDEN          0x02010001</span>
<span class="cp">#define CAICOS_GB_ADDR_CONFIG_GOLDEN         0x02010001</span>

<span class="cm">/* Registers */</span>

<span class="cp">#define RCU_IND_INDEX           			0x100</span>
<span class="cp">#define RCU_IND_DATA            			0x104</span>

<span class="cp">#define GRBM_GFX_INDEX          			0x802C</span>
<span class="cp">#define		INSTANCE_INDEX(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		SE_INDEX(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define		INSTANCE_BROADCAST_WRITES      		(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_BROADCAST_WRITES      		(1 &lt;&lt; 31)</span>
<span class="cp">#define RLC_GFX_INDEX           			0x3fC4</span>
<span class="cp">#define CC_GC_SHADER_PIPE_CONFIG			0x8950</span>
<span class="cp">#define		WRITE_DIS      				(1 &lt;&lt; 0)</span>
<span class="cp">#define CC_RB_BACKEND_DISABLE				0x98F4</span>
<span class="cp">#define		BACKEND_DISABLE(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define GB_ADDR_CONFIG  				0x98F8</span>
<span class="cp">#define		NUM_PIPES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_PIPES_MASK				0x0000000f</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE(x)			((x) &lt;&lt; 4)</span>
<span class="cp">#define		BANK_INTERLEAVE_SIZE(x)			((x) &lt;&lt; 8)</span>
<span class="cp">#define		NUM_SHADER_ENGINES(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE(x)     		((x) &lt;&lt; 16)</span>
<span class="cp">#define		NUM_GPUS(x)     			((x) &lt;&lt; 20)</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE(x)     		((x) &lt;&lt; 24)</span>
<span class="cp">#define		ROW_SIZE(x)             		((x) &lt;&lt; 28)</span>
<span class="cp">#define GB_BACKEND_MAP  				0x98FC</span>
<span class="cp">#define DMIF_ADDR_CONFIG  				0xBD4</span>
<span class="cp">#define HDP_ADDR_CONFIG  				0x2F48</span>
<span class="cp">#define HDP_MISC_CNTL  					0x2F4C</span>
<span class="cp">#define		HDP_FLUSH_INVALIDATE_CACHE      	(1 &lt;&lt; 0)</span>

<span class="cp">#define	CC_SYS_RB_BACKEND_DISABLE			0x3F88</span>
<span class="cp">#define	GC_USER_RB_BACKEND_DISABLE			0x9B7C</span>

<span class="cp">#define	CGTS_SYS_TCC_DISABLE				0x3F90</span>
<span class="cp">#define	CGTS_TCC_DISABLE				0x9148</span>
<span class="cp">#define	CGTS_USER_SYS_TCC_DISABLE			0x3F94</span>
<span class="cp">#define	CGTS_USER_TCC_DISABLE				0x914C</span>

<span class="cp">#define	CONFIG_MEMSIZE					0x5428</span>

<span class="cp">#define	CP_COHER_BASE					0x85F8</span>
<span class="cp">#define CP_ME_CNTL					0x86D8</span>
<span class="cp">#define		CP_ME_HALT					(1 &lt;&lt; 28)</span>
<span class="cp">#define		CP_PFP_HALT					(1 &lt;&lt; 26)</span>
<span class="cp">#define	CP_ME_RAM_DATA					0xC160</span>
<span class="cp">#define	CP_ME_RAM_RADDR					0xC158</span>
<span class="cp">#define	CP_ME_RAM_WADDR					0xC15C</span>
<span class="cp">#define CP_MEQ_THRESHOLDS				0x8764</span>
<span class="cp">#define		STQ_SPLIT(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define	CP_PERFMON_CNTL					0x87FC</span>
<span class="cp">#define	CP_PFP_UCODE_ADDR				0xC150</span>
<span class="cp">#define	CP_PFP_UCODE_DATA				0xC154</span>
<span class="cp">#define	CP_QUEUE_THRESHOLDS				0x8760</span>
<span class="cp">#define		ROQ_IB1_START(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		ROQ_IB2_START(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define	CP_RB_BASE					0xC100</span>
<span class="cp">#define	CP_RB_CNTL					0xC104</span>
<span class="cp">#define		RB_BUFSZ(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		RB_BLKSZ(x)					((x) &lt;&lt; 8)</span>
<span class="cp">#define		RB_NO_UPDATE					(1 &lt;&lt; 27)</span>
<span class="cp">#define		RB_RPTR_WR_ENA					(1 &lt;&lt; 31)</span>
<span class="cp">#define		BUF_SWAP_32BIT					(2 &lt;&lt; 16)</span>
<span class="cp">#define	CP_RB_RPTR					0x8700</span>
<span class="cp">#define	CP_RB_RPTR_ADDR					0xC10C</span>
<span class="cp">#define		RB_RPTR_SWAP(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define	CP_RB_RPTR_ADDR_HI				0xC110</span>
<span class="cp">#define	CP_RB_RPTR_WR					0xC108</span>
<span class="cp">#define	CP_RB_WPTR					0xC114</span>
<span class="cp">#define	CP_RB_WPTR_ADDR					0xC118</span>
<span class="cp">#define	CP_RB_WPTR_ADDR_HI				0xC11C</span>
<span class="cp">#define	CP_RB_WPTR_DELAY				0x8704</span>
<span class="cp">#define	CP_SEM_WAIT_TIMER				0x85BC</span>
<span class="cp">#define	CP_SEM_INCOMPLETE_TIMER_CNTL			0x85C8</span>
<span class="cp">#define	CP_DEBUG					0xC1FC</span>

<span class="cm">/* Audio clocks */</span>
<span class="cp">#define DCCG_AUDIO_DTO_SOURCE             0x05ac</span>
<span class="cp">#       define DCCG_AUDIO_DTO0_SOURCE_SEL(x) ((x) &lt;&lt; 0) </span><span class="cm">/* crtc0 - crtc5 */</span><span class="cp"></span>
<span class="cp">#       define DCCG_AUDIO_DTO_SEL         (1 &lt;&lt; 4) </span><span class="cm">/* 0=dto0 1=dto1 */</span><span class="cp"></span>

<span class="cp">#define DCCG_AUDIO_DTO0_PHASE             0x05b0</span>
<span class="cp">#define DCCG_AUDIO_DTO0_MODULE            0x05b4</span>
<span class="cp">#define DCCG_AUDIO_DTO0_LOAD              0x05b8</span>
<span class="cp">#define DCCG_AUDIO_DTO0_CNTL              0x05bc</span>

<span class="cp">#define DCCG_AUDIO_DTO1_PHASE             0x05c0</span>
<span class="cp">#define DCCG_AUDIO_DTO1_MODULE            0x05c4</span>
<span class="cp">#define DCCG_AUDIO_DTO1_LOAD              0x05c8</span>
<span class="cp">#define DCCG_AUDIO_DTO1_CNTL              0x05cc</span>

<span class="cm">/* DCE 4.0 AFMT */</span>
<span class="cp">#define HDMI_CONTROL                         0x7030</span>
<span class="cp">#       define HDMI_KEEPOUT_MODE             (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_PACKET_GEN_VERSION       (1 &lt;&lt; 4) </span><span class="cm">/* 0 = r6xx compat */</span><span class="cp"></span>
<span class="cp">#       define HDMI_ERROR_ACK                (1 &lt;&lt; 8)</span>
<span class="cp">#       define HDMI_ERROR_MASK               (1 &lt;&lt; 9)</span>
<span class="cp">#       define HDMI_DEEP_COLOR_ENABLE        (1 &lt;&lt; 24)</span>
<span class="cp">#       define HDMI_DEEP_COLOR_DEPTH         (((x) &amp; 3) &lt;&lt; 28)</span>
<span class="cp">#       define HDMI_24BIT_DEEP_COLOR         0</span>
<span class="cp">#       define HDMI_30BIT_DEEP_COLOR         1</span>
<span class="cp">#       define HDMI_36BIT_DEEP_COLOR         2</span>
<span class="cp">#define HDMI_STATUS                          0x7034</span>
<span class="cp">#       define HDMI_ACTIVE_AVMUTE            (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_AUDIO_PACKET_ERROR       (1 &lt;&lt; 16)</span>
<span class="cp">#       define HDMI_VBI_PACKET_ERROR         (1 &lt;&lt; 20)</span>
<span class="cp">#define HDMI_AUDIO_PACKET_CONTROL            0x7038</span>
<span class="cp">#       define HDMI_AUDIO_DELAY_EN(x)        (((x) &amp; 3) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI_AUDIO_PACKETS_PER_LINE(x)  (((x) &amp; 0x1f) &lt;&lt; 16)</span>
<span class="cp">#define HDMI_ACR_PACKET_CONTROL              0x703c</span>
<span class="cp">#       define HDMI_ACR_SEND                 (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_ACR_CONT                 (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI_ACR_SELECT(x)            (((x) &amp; 3) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI_ACR_HW                   0</span>
<span class="cp">#       define HDMI_ACR_32                   1</span>
<span class="cp">#       define HDMI_ACR_44                   2</span>
<span class="cp">#       define HDMI_ACR_48                   3</span>
<span class="cp">#       define HDMI_ACR_SOURCE               (1 &lt;&lt; 8) </span><span class="cm">/* 0 - hw; 1 - cts value */</span><span class="cp"></span>
<span class="cp">#       define HDMI_ACR_AUTO_SEND            (1 &lt;&lt; 12)</span>
<span class="cp">#       define HDMI_ACR_N_MULTIPLE(x)        (((x) &amp; 7) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI_ACR_X1                   1</span>
<span class="cp">#       define HDMI_ACR_X2                   2</span>
<span class="cp">#       define HDMI_ACR_X4                   4</span>
<span class="cp">#       define HDMI_ACR_AUDIO_PRIORITY       (1 &lt;&lt; 31)</span>
<span class="cp">#define HDMI_VBI_PACKET_CONTROL              0x7040</span>
<span class="cp">#       define HDMI_NULL_SEND                (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_GC_SEND                  (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI_GC_CONT                  (1 &lt;&lt; 5) </span><span class="cm">/* 0 - once; 1 - every frame */</span><span class="cp"></span>
<span class="cp">#define HDMI_INFOFRAME_CONTROL0              0x7044</span>
<span class="cp">#       define HDMI_AVI_INFO_SEND            (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_AVI_INFO_CONT            (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI_AUDIO_INFO_SEND          (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI_AUDIO_INFO_CONT          (1 &lt;&lt; 5)</span>
<span class="cp">#       define HDMI_MPEG_INFO_SEND           (1 &lt;&lt; 8)</span>
<span class="cp">#       define HDMI_MPEG_INFO_CONT           (1 &lt;&lt; 9)</span>
<span class="cp">#define HDMI_INFOFRAME_CONTROL1              0x7048</span>
<span class="cp">#       define HDMI_AVI_INFO_LINE(x)         (((x) &amp; 0x3f) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_AUDIO_INFO_LINE(x)       (((x) &amp; 0x3f) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI_MPEG_INFO_LINE(x)        (((x) &amp; 0x3f) &lt;&lt; 16)</span>
<span class="cp">#define HDMI_GENERIC_PACKET_CONTROL          0x704c</span>
<span class="cp">#       define HDMI_GENERIC0_SEND            (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_GENERIC0_CONT            (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI_GENERIC1_SEND            (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI_GENERIC1_CONT            (1 &lt;&lt; 5)</span>
<span class="cp">#       define HDMI_GENERIC0_LINE(x)         (((x) &amp; 0x3f) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI_GENERIC1_LINE(x)         (((x) &amp; 0x3f) &lt;&lt; 24)</span>
<span class="cp">#define HDMI_GC                              0x7058</span>
<span class="cp">#       define HDMI_GC_AVMUTE                (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI_GC_AVMUTE_CONT           (1 &lt;&lt; 2)</span>
<span class="cp">#define AFMT_AUDIO_PACKET_CONTROL2           0x705c</span>
<span class="cp">#       define AFMT_AUDIO_LAYOUT_OVRD        (1 &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AUDIO_LAYOUT_SELECT      (1 &lt;&lt; 1)</span>
<span class="cp">#       define AFMT_60958_CS_SOURCE          (1 &lt;&lt; 4)</span>
<span class="cp">#       define AFMT_AUDIO_CHANNEL_ENABLE(x)  (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_DP_AUDIO_STREAM_ID(x)    (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#define AFMT_AVI_INFO0                       0x7084</span>
<span class="cp">#       define AFMT_AVI_INFO_CHECKSUM(x)     (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AVI_INFO_S(x)            (((x) &amp; 3) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_AVI_INFO_B(x)            (((x) &amp; 3) &lt;&lt; 10)</span>
<span class="cp">#       define AFMT_AVI_INFO_A(x)            (((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#       define AFMT_AVI_INFO_Y(x)            (((x) &amp; 3) &lt;&lt; 13)</span>
<span class="cp">#       define AFMT_AVI_INFO_Y_RGB           0</span>
<span class="cp">#       define AFMT_AVI_INFO_Y_YCBCR422      1</span>
<span class="cp">#       define AFMT_AVI_INFO_Y_YCBCR444      2</span>
<span class="cp">#       define AFMT_AVI_INFO_Y_A_B_S(x)      (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_AVI_INFO_R(x)            (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_AVI_INFO_M(x)            (((x) &amp; 0x3) &lt;&lt; 20)</span>
<span class="cp">#       define AFMT_AVI_INFO_C(x)            (((x) &amp; 0x3) &lt;&lt; 22)</span>
<span class="cp">#       define AFMT_AVI_INFO_C_M_R(x)        (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_AVI_INFO_SC(x)           (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#       define AFMT_AVI_INFO_Q(x)            (((x) &amp; 0x3) &lt;&lt; 26)</span>
<span class="cp">#       define AFMT_AVI_INFO_EC(x)           (((x) &amp; 0x3) &lt;&lt; 28)</span>
<span class="cp">#       define AFMT_AVI_INFO_ITC(x)          (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#       define AFMT_AVI_INFO_ITC_EC_Q_SC(x)  (((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define AFMT_AVI_INFO1                       0x7088</span>
<span class="cp">#       define AFMT_AVI_INFO_VIC(x)          (((x) &amp; 0x7f) &lt;&lt; 0) </span><span class="cm">/* don&#39;t use avi infoframe v1 */</span><span class="cp"></span>
<span class="cp">#       define AFMT_AVI_INFO_PR(x)           (((x) &amp; 0xf) &lt;&lt; 8) </span><span class="cm">/* don&#39;t use avi infoframe v1 */</span><span class="cp"></span>
<span class="cp">#       define AFMT_AVI_INFO_CN(x)           (((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#       define AFMT_AVI_INFO_YQ(x)           (((x) &amp; 0x3) &lt;&lt; 14)</span>
<span class="cp">#       define AFMT_AVI_INFO_TOP(x)          (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define AFMT_AVI_INFO2                       0x708c</span>
<span class="cp">#       define AFMT_AVI_INFO_BOTTOM(x)       (((x) &amp; 0xffff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AVI_INFO_LEFT(x)         (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define AFMT_AVI_INFO3                       0x7090</span>
<span class="cp">#       define AFMT_AVI_INFO_RIGHT(x)        (((x) &amp; 0xffff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AVI_INFO_VERSION(x)      (((x) &amp; 3) &lt;&lt; 24)</span>
<span class="cp">#define AFMT_MPEG_INFO0                      0x7094</span>
<span class="cp">#       define AFMT_MPEG_INFO_CHECKSUM(x)    (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_MPEG_INFO_MB0(x)         (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_MPEG_INFO_MB1(x)         (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_MPEG_INFO_MB2(x)         (((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define AFMT_MPEG_INFO1                      0x7098</span>
<span class="cp">#       define AFMT_MPEG_INFO_MB3(x)         (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_MPEG_INFO_MF(x)          (((x) &amp; 3) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_MPEG_INFO_FR(x)          (((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#define AFMT_GENERIC0_HDR                    0x709c</span>
<span class="cp">#define AFMT_GENERIC0_0                      0x70a0</span>
<span class="cp">#define AFMT_GENERIC0_1                      0x70a4</span>
<span class="cp">#define AFMT_GENERIC0_2                      0x70a8</span>
<span class="cp">#define AFMT_GENERIC0_3                      0x70ac</span>
<span class="cp">#define AFMT_GENERIC0_4                      0x70b0</span>
<span class="cp">#define AFMT_GENERIC0_5                      0x70b4</span>
<span class="cp">#define AFMT_GENERIC0_6                      0x70b8</span>
<span class="cp">#define AFMT_GENERIC1_HDR                    0x70bc</span>
<span class="cp">#define AFMT_GENERIC1_0                      0x70c0</span>
<span class="cp">#define AFMT_GENERIC1_1                      0x70c4</span>
<span class="cp">#define AFMT_GENERIC1_2                      0x70c8</span>
<span class="cp">#define AFMT_GENERIC1_3                      0x70cc</span>
<span class="cp">#define AFMT_GENERIC1_4                      0x70d0</span>
<span class="cp">#define AFMT_GENERIC1_5                      0x70d4</span>
<span class="cp">#define AFMT_GENERIC1_6                      0x70d8</span>
<span class="cp">#define HDMI_ACR_32_0                        0x70dc</span>
<span class="cp">#       define HDMI_ACR_CTS_32(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI_ACR_32_1                        0x70e0</span>
<span class="cp">#       define HDMI_ACR_N_32(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI_ACR_44_0                        0x70e4</span>
<span class="cp">#       define HDMI_ACR_CTS_44(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI_ACR_44_1                        0x70e8</span>
<span class="cp">#       define HDMI_ACR_N_44(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI_ACR_48_0                        0x70ec</span>
<span class="cp">#       define HDMI_ACR_CTS_48(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI_ACR_48_1                        0x70f0</span>
<span class="cp">#       define HDMI_ACR_N_48(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI_ACR_STATUS_0                    0x70f4</span>
<span class="cp">#define HDMI_ACR_STATUS_1                    0x70f8</span>
<span class="cp">#define AFMT_AUDIO_INFO0                     0x70fc</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CHECKSUM(x)   (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CC(x)         (((x) &amp; 7) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CT(x)         (((x) &amp; 0xf) &lt;&lt; 11)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CHECKSUM_OFFSET(x)   (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CXT(x)        (((x) &amp; 0x1f) &lt;&lt; 24)</span>
<span class="cp">#define AFMT_AUDIO_INFO1                     0x7100</span>
<span class="cp">#       define AFMT_AUDIO_INFO_CA(x)         (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_LSV(x)        (((x) &amp; 0xf) &lt;&lt; 11)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_DM_INH(x)     (((x) &amp; 1) &lt;&lt; 15)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_DM_INH_LSV(x) (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_AUDIO_INFO_LFEBPL(x)     (((x) &amp; 3) &lt;&lt; 16)</span>
<span class="cp">#define AFMT_60958_0                         0x7104</span>
<span class="cp">#       define AFMT_60958_CS_A(x)            (((x) &amp; 1) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_60958_CS_B(x)            (((x) &amp; 1) &lt;&lt; 1)</span>
<span class="cp">#       define AFMT_60958_CS_C(x)            (((x) &amp; 1) &lt;&lt; 2)</span>
<span class="cp">#       define AFMT_60958_CS_D(x)            (((x) &amp; 3) &lt;&lt; 3)</span>
<span class="cp">#       define AFMT_60958_CS_MODE(x)         (((x) &amp; 3) &lt;&lt; 6)</span>
<span class="cp">#       define AFMT_60958_CS_CATEGORY_CODE(x)      (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_60958_CS_SOURCE_NUMBER(x)      (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_L(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#       define AFMT_60958_CS_SAMPLING_FREQUENCY(x) (((x) &amp; 0xf) &lt;&lt; 24)</span>
<span class="cp">#       define AFMT_60958_CS_CLOCK_ACCURACY(x)     (((x) &amp; 3) &lt;&lt; 28)</span>
<span class="cp">#define AFMT_60958_1                         0x7108</span>
<span class="cp">#       define AFMT_60958_CS_WORD_LENGTH(x)  (((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x)   (((x) &amp; 0xf) &lt;&lt; 4)</span>
<span class="cp">#       define AFMT_60958_CS_VALID_L(x)      (((x) &amp; 1) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_60958_CS_VALID_R(x)      (((x) &amp; 1) &lt;&lt; 18)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_R(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#define AFMT_AUDIO_CRC_CONTROL               0x710c</span>
<span class="cp">#       define AFMT_AUDIO_CRC_EN             (1 &lt;&lt; 0)</span>
<span class="cp">#define AFMT_RAMP_CONTROL0                   0x7110</span>
<span class="cp">#       define AFMT_RAMP_MAX_COUNT(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_RAMP_DATA_SIGN           (1 &lt;&lt; 31)</span>
<span class="cp">#define AFMT_RAMP_CONTROL1                   0x7114</span>
<span class="cp">#       define AFMT_RAMP_MIN_COUNT(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AUDIO_TEST_CH_DISABLE(x) (((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define AFMT_RAMP_CONTROL2                   0x7118</span>
<span class="cp">#       define AFMT_RAMP_INC_COUNT(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#define AFMT_RAMP_CONTROL3                   0x711c</span>
<span class="cp">#       define AFMT_RAMP_DEC_COUNT(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#define AFMT_60958_2                         0x7120</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_2(x)   (((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_3(x)   (((x) &amp; 0xf) &lt;&lt; 4)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_4(x)   (((x) &amp; 0xf) &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_5(x)   (((x) &amp; 0xf) &lt;&lt; 12)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_6(x)   (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define AFMT_60958_CS_CHANNEL_NUMBER_7(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#define AFMT_STATUS                          0x7128</span>
<span class="cp">#       define AFMT_AUDIO_ENABLE             (1 &lt;&lt; 4)</span>
<span class="cp">#       define AFMT_AUDIO_HBR_ENABLE         (1 &lt;&lt; 8)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG          (1 &lt;&lt; 28)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_INT      (1 &lt;&lt; 29)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG      (1 &lt;&lt; 30)</span>
<span class="cp">#define AFMT_AUDIO_PACKET_CONTROL            0x712c</span>
<span class="cp">#       define AFMT_AUDIO_SAMPLE_SEND        (1 &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_RESET_FIFO_WHEN_AUDIO_DIS (1 &lt;&lt; 11) </span><span class="cm">/* set to 1 */</span><span class="cp"></span>
<span class="cp">#       define AFMT_AUDIO_TEST_EN            (1 &lt;&lt; 12)</span>
<span class="cp">#       define AFMT_AUDIO_CHANNEL_SWAP       (1 &lt;&lt; 24)</span>
<span class="cp">#       define AFMT_60958_CS_UPDATE          (1 &lt;&lt; 26)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 &lt;&lt; 27)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_MASK     (1 &lt;&lt; 28)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_ACK      (1 &lt;&lt; 29)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG_ACK  (1 &lt;&lt; 30)</span>
<span class="cp">#define AFMT_VBI_PACKET_CONTROL              0x7130</span>
<span class="cp">#       define AFMT_GENERIC0_UPDATE          (1 &lt;&lt; 2)</span>
<span class="cp">#define AFMT_INFOFRAME_CONTROL0              0x7134</span>
<span class="cp">#       define AFMT_AUDIO_INFO_SOURCE        (1 &lt;&lt; 6) </span><span class="cm">/* 0 - sound block; 1 - afmt regs */</span><span class="cp"></span>
<span class="cp">#       define AFMT_AUDIO_INFO_UPDATE        (1 &lt;&lt; 7)</span>
<span class="cp">#       define AFMT_MPEG_INFO_UPDATE         (1 &lt;&lt; 10)</span>
<span class="cp">#define AFMT_GENERIC0_7                      0x7138</span>

<span class="cp">#define	GC_USER_SHADER_PIPE_CONFIG			0x8954</span>
<span class="cp">#define		INACTIVE_QD_PIPES(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		INACTIVE_QD_PIPES_MASK				0x0000FF00</span>
<span class="cp">#define		INACTIVE_SIMDS(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		INACTIVE_SIMDS_MASK				0x00FF0000</span>

<span class="cp">#define	GRBM_CNTL					0x8000</span>
<span class="cp">#define		GRBM_READ_TIMEOUT(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define	GRBM_SOFT_RESET					0x8020</span>
<span class="cp">#define		SOFT_RESET_CP					(1 &lt;&lt; 0)</span>
<span class="cp">#define		SOFT_RESET_CB					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SOFT_RESET_DB					(1 &lt;&lt; 3)</span>
<span class="cp">#define		SOFT_RESET_PA					(1 &lt;&lt; 5)</span>
<span class="cp">#define		SOFT_RESET_SC					(1 &lt;&lt; 6)</span>
<span class="cp">#define		SOFT_RESET_SPI					(1 &lt;&lt; 8)</span>
<span class="cp">#define		SOFT_RESET_SH					(1 &lt;&lt; 9)</span>
<span class="cp">#define		SOFT_RESET_SX					(1 &lt;&lt; 10)</span>
<span class="cp">#define		SOFT_RESET_TC					(1 &lt;&lt; 11)</span>
<span class="cp">#define		SOFT_RESET_TA					(1 &lt;&lt; 12)</span>
<span class="cp">#define		SOFT_RESET_VC					(1 &lt;&lt; 13)</span>
<span class="cp">#define		SOFT_RESET_VGT					(1 &lt;&lt; 14)</span>

<span class="cp">#define	GRBM_STATUS					0x8010</span>
<span class="cp">#define		CMDFIFO_AVAIL_MASK				0x0000000F</span>
<span class="cp">#define		SRBM_RQ_PENDING					(1 &lt;&lt; 5)</span>
<span class="cp">#define		CF_RQ_PENDING					(1 &lt;&lt; 7)</span>
<span class="cp">#define		PF_RQ_PENDING					(1 &lt;&lt; 8)</span>
<span class="cp">#define		GRBM_EE_BUSY					(1 &lt;&lt; 10)</span>
<span class="cp">#define		SX_CLEAN					(1 &lt;&lt; 11)</span>
<span class="cp">#define		DB_CLEAN					(1 &lt;&lt; 12)</span>
<span class="cp">#define		CB_CLEAN					(1 &lt;&lt; 13)</span>
<span class="cp">#define		TA_BUSY 					(1 &lt;&lt; 14)</span>
<span class="cp">#define		VGT_BUSY_NO_DMA					(1 &lt;&lt; 16)</span>
<span class="cp">#define		VGT_BUSY					(1 &lt;&lt; 17)</span>
<span class="cp">#define		SX_BUSY 					(1 &lt;&lt; 20)</span>
<span class="cp">#define		SH_BUSY 					(1 &lt;&lt; 21)</span>
<span class="cp">#define		SPI_BUSY					(1 &lt;&lt; 22)</span>
<span class="cp">#define		SC_BUSY 					(1 &lt;&lt; 24)</span>
<span class="cp">#define		PA_BUSY 					(1 &lt;&lt; 25)</span>
<span class="cp">#define		DB_BUSY 					(1 &lt;&lt; 26)</span>
<span class="cp">#define		CP_COHERENCY_BUSY      				(1 &lt;&lt; 28)</span>
<span class="cp">#define		CP_BUSY 					(1 &lt;&lt; 29)</span>
<span class="cp">#define		CB_BUSY 					(1 &lt;&lt; 30)</span>
<span class="cp">#define		GUI_ACTIVE					(1 &lt;&lt; 31)</span>
<span class="cp">#define	GRBM_STATUS_SE0					0x8014</span>
<span class="cp">#define	GRBM_STATUS_SE1					0x8018</span>
<span class="cp">#define		SE_SX_CLEAN					(1 &lt;&lt; 0)</span>
<span class="cp">#define		SE_DB_CLEAN					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SE_CB_CLEAN					(1 &lt;&lt; 2)</span>
<span class="cp">#define		SE_TA_BUSY					(1 &lt;&lt; 25)</span>
<span class="cp">#define		SE_SX_BUSY					(1 &lt;&lt; 26)</span>
<span class="cp">#define		SE_SPI_BUSY					(1 &lt;&lt; 27)</span>
<span class="cp">#define		SE_SH_BUSY					(1 &lt;&lt; 28)</span>
<span class="cp">#define		SE_SC_BUSY					(1 &lt;&lt; 29)</span>
<span class="cp">#define		SE_DB_BUSY					(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_CB_BUSY					(1 &lt;&lt; 31)</span>
<span class="cm">/* evergreen */</span>
<span class="cp">#define	CG_THERMAL_CTRL					0x72c</span>
<span class="cp">#define		TOFFSET_MASK			        0x00003FE0</span>
<span class="cp">#define		TOFFSET_SHIFT			        5</span>
<span class="cp">#define	CG_MULT_THERMAL_STATUS				0x740</span>
<span class="cp">#define		ASIC_T(x)			        ((x) &lt;&lt; 16)</span>
<span class="cp">#define		ASIC_T_MASK			        0x07FF0000</span>
<span class="cp">#define		ASIC_T_SHIFT			        16</span>
<span class="cp">#define	CG_TS0_STATUS					0x760</span>
<span class="cp">#define		TS0_ADC_DOUT_MASK			0x000003FF</span>
<span class="cp">#define		TS0_ADC_DOUT_SHIFT			0</span>
<span class="cm">/* APU */</span>
<span class="cp">#define	CG_THERMAL_STATUS			        0x678</span>

<span class="cp">#define	HDP_HOST_PATH_CNTL				0x2C00</span>
<span class="cp">#define	HDP_NONSURFACE_BASE				0x2C04</span>
<span class="cp">#define	HDP_NONSURFACE_INFO				0x2C08</span>
<span class="cp">#define	HDP_NONSURFACE_SIZE				0x2C0C</span>
<span class="cp">#define HDP_MEM_COHERENCY_FLUSH_CNTL			0x5480</span>
<span class="cp">#define HDP_REG_COHERENCY_FLUSH_CNTL			0x54A0</span>
<span class="cp">#define	HDP_TILING_CONFIG				0x2F3C</span>

<span class="cp">#define MC_SHARED_CHMAP						0x2004</span>
<span class="cp">#define		NOOFCHAN_SHIFT					12</span>
<span class="cp">#define		NOOFCHAN_MASK					0x00003000</span>
<span class="cp">#define MC_SHARED_CHREMAP					0x2008</span>

<span class="cp">#define	MC_ARB_RAMCFG					0x2760</span>
<span class="cp">#define		NOOFBANK_SHIFT					0</span>
<span class="cp">#define		NOOFBANK_MASK					0x00000003</span>
<span class="cp">#define		NOOFRANK_SHIFT					2</span>
<span class="cp">#define		NOOFRANK_MASK					0x00000004</span>
<span class="cp">#define		NOOFROWS_SHIFT					3</span>
<span class="cp">#define		NOOFROWS_MASK					0x00000038</span>
<span class="cp">#define		NOOFCOLS_SHIFT					6</span>
<span class="cp">#define		NOOFCOLS_MASK					0x000000C0</span>
<span class="cp">#define		CHANSIZE_SHIFT					8</span>
<span class="cp">#define		CHANSIZE_MASK					0x00000100</span>
<span class="cp">#define		BURSTLENGTH_SHIFT				9</span>
<span class="cp">#define		BURSTLENGTH_MASK				0x00000200</span>
<span class="cp">#define		CHANSIZE_OVERRIDE				(1 &lt;&lt; 11)</span>
<span class="cp">#define	FUS_MC_ARB_RAMCFG				0x2768</span>
<span class="cp">#define	MC_VM_AGP_TOP					0x2028</span>
<span class="cp">#define	MC_VM_AGP_BOT					0x202C</span>
<span class="cp">#define	MC_VM_AGP_BASE					0x2030</span>
<span class="cp">#define	MC_VM_FB_LOCATION				0x2024</span>
<span class="cp">#define	MC_FUS_VM_FB_OFFSET				0x2898</span>
<span class="cp">#define	MC_VM_MB_L1_TLB0_CNTL				0x2234</span>
<span class="cp">#define	MC_VM_MB_L1_TLB1_CNTL				0x2238</span>
<span class="cp">#define	MC_VM_MB_L1_TLB2_CNTL				0x223C</span>
<span class="cp">#define	MC_VM_MB_L1_TLB3_CNTL				0x2240</span>
<span class="cp">#define		ENABLE_L1_TLB					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L1_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_PA_ONLY			(0 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_USE_SYS_MAP			(1 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_IN_SYS			(2 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_NOT_IN_SYS			(3 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	(0 &lt;&lt; 5)</span>
<span class="cp">#define		EFFECTIVE_L1_TLB_SIZE(x)			((x)&lt;&lt;15)</span>
<span class="cp">#define		EFFECTIVE_L1_QUEUE_SIZE(x)			((x)&lt;&lt;18)</span>
<span class="cp">#define	MC_VM_MD_L1_TLB0_CNTL				0x2654</span>
<span class="cp">#define	MC_VM_MD_L1_TLB1_CNTL				0x2658</span>
<span class="cp">#define	MC_VM_MD_L1_TLB2_CNTL				0x265C</span>
<span class="cp">#define	MC_VM_MD_L1_TLB3_CNTL				0x2698</span>

<span class="cp">#define	FUS_MC_VM_MD_L1_TLB0_CNTL			0x265C</span>
<span class="cp">#define	FUS_MC_VM_MD_L1_TLB1_CNTL			0x2660</span>
<span class="cp">#define	FUS_MC_VM_MD_L1_TLB2_CNTL			0x2664</span>

<span class="cp">#define	MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR		0x203C</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_HIGH_ADDR			0x2038</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_LOW_ADDR			0x2034</span>

<span class="cp">#define	PA_CL_ENHANCE					0x8A14</span>
<span class="cp">#define		CLIP_VTX_REORDER_ENA				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUM_CLIP_SEQ(x)					((x) &lt;&lt; 1)</span>
<span class="cp">#define	PA_SC_ENHANCE					0x8BF0</span>
<span class="cp">#define PA_SC_AA_CONFIG					0x28C04</span>
<span class="cp">#define         MSAA_NUM_SAMPLES_SHIFT                  0</span>
<span class="cp">#define         MSAA_NUM_SAMPLES_MASK                   0x3</span>
<span class="cp">#define PA_SC_CLIPRECT_RULE				0x2820C</span>
<span class="cp">#define	PA_SC_EDGERULE					0x28230</span>
<span class="cp">#define	PA_SC_FIFO_SIZE					0x8BCC</span>
<span class="cp">#define		SC_PRIM_FIFO_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		SC_HIZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define		SC_EARLYZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 20)</span>
<span class="cp">#define	PA_SC_FORCE_EOV_MAX_CNTS			0x8B24</span>
<span class="cp">#define		FORCE_EOV_MAX_CLK_CNT(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		FORCE_EOV_MAX_REZ_CNT(x)			((x) &lt;&lt; 16)</span>
<span class="cp">#define PA_SC_LINE_STIPPLE				0x28A0C</span>
<span class="cp">#define	PA_SU_LINE_STIPPLE_VALUE			0x8A60</span>
<span class="cp">#define	PA_SC_LINE_STIPPLE_STATE			0x8B10</span>

<span class="cp">#define	SCRATCH_REG0					0x8500</span>
<span class="cp">#define	SCRATCH_REG1					0x8504</span>
<span class="cp">#define	SCRATCH_REG2					0x8508</span>
<span class="cp">#define	SCRATCH_REG3					0x850C</span>
<span class="cp">#define	SCRATCH_REG4					0x8510</span>
<span class="cp">#define	SCRATCH_REG5					0x8514</span>
<span class="cp">#define	SCRATCH_REG6					0x8518</span>
<span class="cp">#define	SCRATCH_REG7					0x851C</span>
<span class="cp">#define	SCRATCH_UMSK					0x8540</span>
<span class="cp">#define	SCRATCH_ADDR					0x8544</span>

<span class="cp">#define	SMX_SAR_CTL0					0xA008</span>
<span class="cp">#define	SMX_DC_CTL0					0xA020</span>
<span class="cp">#define		USE_HASH_FUNCTION				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUMBER_OF_SETS(x)				((x) &lt;&lt; 1)</span>
<span class="cp">#define		FLUSH_ALL_ON_EVENT				(1 &lt;&lt; 10)</span>
<span class="cp">#define		STALL_ON_EVENT					(1 &lt;&lt; 11)</span>
<span class="cp">#define	SMX_EVENT_CTL					0xA02C</span>
<span class="cp">#define		ES_FLUSH_CTL(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		GS_FLUSH_CTL(x)					((x) &lt;&lt; 3)</span>
<span class="cp">#define		ACK_FLUSH_CTL(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define		SYNC_FLUSH_CTL					(1 &lt;&lt; 8)</span>

<span class="cp">#define	SPI_CONFIG_CNTL					0x9100</span>
<span class="cp">#define		GPR_WRITE_PRIORITY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define	SPI_CONFIG_CNTL_1				0x913C</span>
<span class="cp">#define		VTX_DONE_DELAY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		INTERP_ONE_PRIM_PER_ROW				(1 &lt;&lt; 4)</span>
<span class="cp">#define	SPI_INPUT_Z					0x286D8</span>
<span class="cp">#define	SPI_PS_IN_CONTROL_0				0x286CC</span>
<span class="cp">#define		NUM_INTERP(x)					((x)&lt;&lt;0)</span>
<span class="cp">#define		POSITION_ENA					(1&lt;&lt;8)</span>
<span class="cp">#define		POSITION_CENTROID				(1&lt;&lt;9)</span>
<span class="cp">#define		POSITION_ADDR(x)				((x)&lt;&lt;10)</span>
<span class="cp">#define		PARAM_GEN(x)					((x)&lt;&lt;15)</span>
<span class="cp">#define		PARAM_GEN_ADDR(x)				((x)&lt;&lt;19)</span>
<span class="cp">#define		BARYC_SAMPLE_CNTL(x)				((x)&lt;&lt;26)</span>
<span class="cp">#define		PERSP_GRADIENT_ENA				(1&lt;&lt;28)</span>
<span class="cp">#define		LINEAR_GRADIENT_ENA				(1&lt;&lt;29)</span>
<span class="cp">#define		POSITION_SAMPLE					(1&lt;&lt;30)</span>
<span class="cp">#define		BARYC_AT_SAMPLE_ENA				(1&lt;&lt;31)</span>

<span class="cp">#define	SQ_CONFIG					0x8C00</span>
<span class="cp">#define		VC_ENABLE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		EXPORT_SRC_C					(1 &lt;&lt; 1)</span>
<span class="cp">#define		CS_PRIO(x)					((x) &lt;&lt; 18)</span>
<span class="cp">#define		LS_PRIO(x)					((x) &lt;&lt; 20)</span>
<span class="cp">#define		HS_PRIO(x)					((x) &lt;&lt; 22)</span>
<span class="cp">#define		PS_PRIO(x)					((x) &lt;&lt; 24)</span>
<span class="cp">#define		VS_PRIO(x)					((x) &lt;&lt; 26)</span>
<span class="cp">#define		GS_PRIO(x)					((x) &lt;&lt; 28)</span>
<span class="cp">#define		ES_PRIO(x)					((x) &lt;&lt; 30)</span>
<span class="cp">#define	SQ_GPR_RESOURCE_MGMT_1				0x8C04</span>
<span class="cp">#define		NUM_PS_GPRS(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_VS_GPRS(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#define		NUM_CLAUSE_TEMP_GPRS(x)				((x) &lt;&lt; 28)</span>
<span class="cp">#define	SQ_GPR_RESOURCE_MGMT_2				0x8C08</span>
<span class="cp">#define		NUM_GS_GPRS(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_ES_GPRS(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#define	SQ_GPR_RESOURCE_MGMT_3				0x8C0C</span>
<span class="cp">#define		NUM_HS_GPRS(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_LS_GPRS(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#define	SQ_GLOBAL_GPR_RESOURCE_MGMT_1			0x8C10</span>
<span class="cp">#define	SQ_GLOBAL_GPR_RESOURCE_MGMT_2			0x8C14</span>
<span class="cp">#define	SQ_THREAD_RESOURCE_MGMT				0x8C18</span>
<span class="cp">#define		NUM_PS_THREADS(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_VS_THREADS(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		NUM_GS_THREADS(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		NUM_ES_THREADS(x)				((x) &lt;&lt; 24)</span>
<span class="cp">#define	SQ_THREAD_RESOURCE_MGMT_2			0x8C1C</span>
<span class="cp">#define		NUM_HS_THREADS(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_LS_THREADS(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define	SQ_STACK_RESOURCE_MGMT_1			0x8C20</span>
<span class="cp">#define		NUM_PS_STACK_ENTRIES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_VS_STACK_ENTRIES(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define	SQ_STACK_RESOURCE_MGMT_2			0x8C24</span>
<span class="cp">#define		NUM_GS_STACK_ENTRIES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_ES_STACK_ENTRIES(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define	SQ_STACK_RESOURCE_MGMT_3			0x8C28</span>
<span class="cp">#define		NUM_HS_STACK_ENTRIES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_LS_STACK_ENTRIES(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define	SQ_DYN_GPR_CNTL_PS_FLUSH_REQ    		0x8D8C</span>
<span class="cp">#define	SQ_DYN_GPR_SIMD_LOCK_EN    			0x8D94</span>
<span class="cp">#define	SQ_STATIC_THREAD_MGMT_1    			0x8E20</span>
<span class="cp">#define	SQ_STATIC_THREAD_MGMT_2    			0x8E24</span>
<span class="cp">#define	SQ_STATIC_THREAD_MGMT_3    			0x8E28</span>
<span class="cp">#define	SQ_LDS_RESOURCE_MGMT    			0x8E2C</span>

<span class="cp">#define	SQ_MS_FIFO_SIZES				0x8CF0</span>
<span class="cp">#define		CACHE_FIFO_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		FETCH_FIFO_HIWATER(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		DONE_FIFO_HIWATER(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		ALU_UPDATE_FIFO_HIWATER(x)			((x) &lt;&lt; 24)</span>

<span class="cp">#define	SX_DEBUG_1					0x9058</span>
<span class="cp">#define		ENABLE_NEW_SMX_ADDRESS				(1 &lt;&lt; 16)</span>
<span class="cp">#define	SX_EXPORT_BUFFER_SIZES				0x900C</span>
<span class="cp">#define		COLOR_BUFFER_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		POSITION_BUFFER_SIZE(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		SMX_BUFFER_SIZE(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define	SX_MEMORY_EXPORT_BASE				0x9010</span>
<span class="cp">#define	SX_MISC						0x28350</span>

<span class="cp">#define CB_PERF_CTR0_SEL_0				0x9A20</span>
<span class="cp">#define CB_PERF_CTR0_SEL_1				0x9A24</span>
<span class="cp">#define CB_PERF_CTR1_SEL_0				0x9A28</span>
<span class="cp">#define CB_PERF_CTR1_SEL_1				0x9A2C</span>
<span class="cp">#define CB_PERF_CTR2_SEL_0				0x9A30</span>
<span class="cp">#define CB_PERF_CTR2_SEL_1				0x9A34</span>
<span class="cp">#define CB_PERF_CTR3_SEL_0				0x9A38</span>
<span class="cp">#define CB_PERF_CTR3_SEL_1				0x9A3C</span>

<span class="cp">#define	TA_CNTL_AUX					0x9508</span>
<span class="cp">#define		DISABLE_CUBE_WRAP				(1 &lt;&lt; 0)</span>
<span class="cp">#define		DISABLE_CUBE_ANISO				(1 &lt;&lt; 1)</span>
<span class="cp">#define		SYNC_GRADIENT					(1 &lt;&lt; 24)</span>
<span class="cp">#define		SYNC_WALKER					(1 &lt;&lt; 25)</span>
<span class="cp">#define		SYNC_ALIGNER					(1 &lt;&lt; 26)</span>

<span class="cp">#define	TCP_CHAN_STEER_LO				0x960c</span>
<span class="cp">#define	TCP_CHAN_STEER_HI				0x9610</span>

<span class="cp">#define	VGT_CACHE_INVALIDATION				0x88C4</span>
<span class="cp">#define		CACHE_INVALIDATION(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define			VC_ONLY						0</span>
<span class="cp">#define			TC_ONLY						1</span>
<span class="cp">#define			VC_AND_TC					2</span>
<span class="cp">#define		AUTO_INVLD_EN(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define			NO_AUTO						0</span>
<span class="cp">#define			ES_AUTO						1</span>
<span class="cp">#define			GS_AUTO						2</span>
<span class="cp">#define			ES_AND_GS_AUTO					3</span>
<span class="cp">#define	VGT_GS_VERTEX_REUSE				0x88D4</span>
<span class="cp">#define	VGT_NUM_INSTANCES				0x8974</span>
<span class="cp">#define	VGT_OUT_DEALLOC_CNTL				0x28C5C</span>
<span class="cp">#define		DEALLOC_DIST_MASK				0x0000007F</span>
<span class="cp">#define	VGT_VERTEX_REUSE_BLOCK_CNTL			0x28C58</span>
<span class="cp">#define		VTX_REUSE_DEPTH_MASK				0x000000FF</span>

<span class="cp">#define VM_CONTEXT0_CNTL				0x1410</span>
<span class="cp">#define		ENABLE_CONTEXT					(1 &lt;&lt; 0)</span>
<span class="cp">#define		PAGE_TABLE_DEPTH(x)				(((x) &amp; 3) &lt;&lt; 1)</span>
<span class="cp">#define		RANGE_PROTECTION_FAULT_ENABLE_DEFAULT		(1 &lt;&lt; 4)</span>
<span class="cp">#define VM_CONTEXT1_CNTL				0x1414</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_BASE_ADDR		0x153C</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_END_ADDR			0x157C</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_START_ADDR		0x155C</span>
<span class="cp">#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	0x1518</span>
<span class="cp">#define VM_CONTEXT0_REQUEST_RESPONSE			0x1470</span>
<span class="cp">#define		REQUEST_TYPE(x)					(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define		RESPONSE_TYPE_MASK				0x000000F0</span>
<span class="cp">#define		RESPONSE_TYPE_SHIFT				4</span>
<span class="cp">#define VM_L2_CNTL					0x1400</span>
<span class="cp">#define		ENABLE_L2_CACHE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE		(1 &lt;&lt; 9)</span>
<span class="cp">#define		EFFECTIVE_L2_QUEUE_SIZE(x)			(((x) &amp; 7) &lt;&lt; 14)</span>
<span class="cp">#define VM_L2_CNTL2					0x1404</span>
<span class="cp">#define		INVALIDATE_ALL_L1_TLBS				(1 &lt;&lt; 0)</span>
<span class="cp">#define		INVALIDATE_L2_CACHE				(1 &lt;&lt; 1)</span>
<span class="cp">#define VM_L2_CNTL3					0x1408</span>
<span class="cp">#define		BANK_SELECT(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		CACHE_UPDATE_MODE(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define	VM_L2_STATUS					0x140C</span>
<span class="cp">#define		L2_BUSY						(1 &lt;&lt; 0)</span>

<span class="cp">#define	WAIT_UNTIL					0x8040</span>

<span class="cp">#define	SRBM_STATUS				        0x0E50</span>
<span class="cp">#define	SRBM_SOFT_RESET				        0x0E60</span>
<span class="cp">#define		SRBM_SOFT_RESET_ALL_MASK    	       	0x00FEEFA6</span>
<span class="cp">#define		SOFT_RESET_BIF				(1 &lt;&lt; 1)</span>
<span class="cp">#define		SOFT_RESET_CG				(1 &lt;&lt; 2)</span>
<span class="cp">#define		SOFT_RESET_DC				(1 &lt;&lt; 5)</span>
<span class="cp">#define		SOFT_RESET_GRBM				(1 &lt;&lt; 8)</span>
<span class="cp">#define		SOFT_RESET_HDP				(1 &lt;&lt; 9)</span>
<span class="cp">#define		SOFT_RESET_IH				(1 &lt;&lt; 10)</span>
<span class="cp">#define		SOFT_RESET_MC				(1 &lt;&lt; 11)</span>
<span class="cp">#define		SOFT_RESET_RLC				(1 &lt;&lt; 13)</span>
<span class="cp">#define		SOFT_RESET_ROM				(1 &lt;&lt; 14)</span>
<span class="cp">#define		SOFT_RESET_SEM				(1 &lt;&lt; 15)</span>
<span class="cp">#define		SOFT_RESET_VMC				(1 &lt;&lt; 17)</span>
<span class="cp">#define		SOFT_RESET_TST				(1 &lt;&lt; 21)</span>
<span class="cp">#define		SOFT_RESET_REGBB		       	(1 &lt;&lt; 22)</span>
<span class="cp">#define		SOFT_RESET_ORB				(1 &lt;&lt; 23)</span>

<span class="cm">/* display watermarks */</span>
<span class="cp">#define	DC_LB_MEMORY_SPLIT				  0x6b0c</span>
<span class="cp">#define	PRIORITY_A_CNT			                  0x6b18</span>
<span class="cp">#define		PRIORITY_MARK_MASK			  0x7fff</span>
<span class="cp">#define		PRIORITY_OFF				  (1 &lt;&lt; 16)</span>
<span class="cp">#define		PRIORITY_ALWAYS_ON			  (1 &lt;&lt; 20)</span>
<span class="cp">#define	PRIORITY_B_CNT			                  0x6b1c</span>
<span class="cp">#define	PIPE0_ARBITRATION_CONTROL3			  0x0bf0</span>
<span class="cp">#       define LATENCY_WATERMARK_MASK(x)                  ((x) &lt;&lt; 16)</span>
<span class="cp">#define	PIPE0_LATENCY_CONTROL			          0x0bf4</span>
<span class="cp">#       define LATENCY_LOW_WATERMARK(x)                   ((x) &lt;&lt; 0)</span>
<span class="cp">#       define LATENCY_HIGH_WATERMARK(x)                  ((x) &lt;&lt; 16)</span>

<span class="cp">#define IH_RB_CNTL                                        0x3e00</span>
<span class="cp">#       define IH_RB_ENABLE                               (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_IB_SIZE(x)                              ((x) &lt;&lt; 1) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_RB_FULL_DRAIN_ENABLE                    (1 &lt;&lt; 6)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_ENABLE                   (1 &lt;&lt; 8)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) &lt;&lt; 9) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_WPTR_OVERFLOW_ENABLE                    (1 &lt;&lt; 16)</span>
<span class="cp">#       define IH_WPTR_OVERFLOW_CLEAR                     (1 &lt;&lt; 31)</span>
<span class="cp">#define IH_RB_BASE                                        0x3e04</span>
<span class="cp">#define IH_RB_RPTR                                        0x3e08</span>
<span class="cp">#define IH_RB_WPTR                                        0x3e0c</span>
<span class="cp">#       define RB_OVERFLOW                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define WPTR_OFFSET_MASK                           0x3fffc</span>
<span class="cp">#define IH_RB_WPTR_ADDR_HI                                0x3e10</span>
<span class="cp">#define IH_RB_WPTR_ADDR_LO                                0x3e14</span>
<span class="cp">#define IH_CNTL                                           0x3e18</span>
<span class="cp">#       define ENABLE_INTR                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_MC_SWAP(x)                              ((x) &lt;&lt; 1)</span>
<span class="cp">#       define IH_MC_SWAP_NONE                            0</span>
<span class="cp">#       define IH_MC_SWAP_16BIT                           1</span>
<span class="cp">#       define IH_MC_SWAP_32BIT                           2</span>
<span class="cp">#       define IH_MC_SWAP_64BIT                           3</span>
<span class="cp">#       define RPTR_REARM                                 (1 &lt;&lt; 4)</span>
<span class="cp">#       define MC_WRREQ_CREDIT(x)                         ((x) &lt;&lt; 15)</span>
<span class="cp">#       define MC_WR_CLEAN_CNT(x)                         ((x) &lt;&lt; 20)</span>

<span class="cp">#define CP_INT_CNTL                                     0xc124</span>
<span class="cp">#       define CNTX_BUSY_INT_ENABLE                     (1 &lt;&lt; 19)</span>
<span class="cp">#       define CNTX_EMPTY_INT_ENABLE                    (1 &lt;&lt; 20)</span>
<span class="cp">#       define SCRATCH_INT_ENABLE                       (1 &lt;&lt; 25)</span>
<span class="cp">#       define TIME_STAMP_INT_ENABLE                    (1 &lt;&lt; 26)</span>
<span class="cp">#       define IB2_INT_ENABLE                           (1 &lt;&lt; 29)</span>
<span class="cp">#       define IB1_INT_ENABLE                           (1 &lt;&lt; 30)</span>
<span class="cp">#       define RB_INT_ENABLE                            (1 &lt;&lt; 31)</span>
<span class="cp">#define CP_INT_STATUS                                   0xc128</span>
<span class="cp">#       define SCRATCH_INT_STAT                         (1 &lt;&lt; 25)</span>
<span class="cp">#       define TIME_STAMP_INT_STAT                      (1 &lt;&lt; 26)</span>
<span class="cp">#       define IB2_INT_STAT                             (1 &lt;&lt; 29)</span>
<span class="cp">#       define IB1_INT_STAT                             (1 &lt;&lt; 30)</span>
<span class="cp">#       define RB_INT_STAT                              (1 &lt;&lt; 31)</span>

<span class="cp">#define GRBM_INT_CNTL                                   0x8060</span>
<span class="cp">#       define RDERR_INT_ENABLE                         (1 &lt;&lt; 0)</span>
<span class="cp">#       define GUI_IDLE_INT_ENABLE                      (1 &lt;&lt; 19)</span>

<span class="cm">/* 0x6e98, 0x7a98, 0x10698, 0x11298, 0x11e98, 0x12a98 */</span>
<span class="cp">#define CRTC_STATUS_FRAME_COUNT                         0x6e98</span>

<span class="cm">/* 0x6bb8, 0x77b8, 0x103b8, 0x10fb8, 0x11bb8, 0x127b8 */</span>
<span class="cp">#define VLINE_STATUS                                    0x6bb8</span>
<span class="cp">#       define VLINE_OCCURRED                           (1 &lt;&lt; 0)</span>
<span class="cp">#       define VLINE_ACK                                (1 &lt;&lt; 4)</span>
<span class="cp">#       define VLINE_STAT                               (1 &lt;&lt; 12)</span>
<span class="cp">#       define VLINE_INTERRUPT                          (1 &lt;&lt; 16)</span>
<span class="cp">#       define VLINE_INTERRUPT_TYPE                     (1 &lt;&lt; 17)</span>
<span class="cm">/* 0x6bbc, 0x77bc, 0x103bc, 0x10fbc, 0x11bbc, 0x127bc */</span>
<span class="cp">#define VBLANK_STATUS                                   0x6bbc</span>
<span class="cp">#       define VBLANK_OCCURRED                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define VBLANK_ACK                               (1 &lt;&lt; 4)</span>
<span class="cp">#       define VBLANK_STAT                              (1 &lt;&lt; 12)</span>
<span class="cp">#       define VBLANK_INTERRUPT                         (1 &lt;&lt; 16)</span>
<span class="cp">#       define VBLANK_INTERRUPT_TYPE                    (1 &lt;&lt; 17)</span>

<span class="cm">/* 0x6b40, 0x7740, 0x10340, 0x10f40, 0x11b40, 0x12740 */</span>
<span class="cp">#define INT_MASK                                        0x6b40</span>
<span class="cp">#       define VBLANK_INT_MASK                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define VLINE_INT_MASK                           (1 &lt;&lt; 4)</span>

<span class="cp">#define DISP_INTERRUPT_STATUS                           0x60f4</span>
<span class="cp">#       define LB_D1_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D1_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD1_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD1_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#       define DACA_AUTODETECT_INTERRUPT                (1 &lt;&lt; 22)</span>
<span class="cp">#       define DACB_AUTODETECT_INTERRUPT                (1 &lt;&lt; 23)</span>
<span class="cp">#       define DC_I2C_SW_DONE_INTERRUPT                 (1 &lt;&lt; 24)</span>
<span class="cp">#       define DC_I2C_HW_DONE_INTERRUPT                 (1 &lt;&lt; 25)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE                  0x60f8</span>
<span class="cp">#       define LB_D2_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D2_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD2_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD2_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#       define DISP_TIMER_INTERRUPT                     (1 &lt;&lt; 24)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE2                 0x60fc</span>
<span class="cp">#       define LB_D3_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D3_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD3_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD3_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE3                 0x6100</span>
<span class="cp">#       define LB_D4_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D4_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD4_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD4_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE4                 0x614c</span>
<span class="cp">#       define LB_D5_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D5_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD5_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD5_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE5                 0x6150</span>
<span class="cp">#       define LB_D6_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D6_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD6_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD6_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>

<span class="cm">/* 0x6858, 0x7458, 0x10058, 0x10c58, 0x11858, 0x12458 */</span>
<span class="cp">#define GRPH_INT_STATUS                                 0x6858</span>
<span class="cp">#       define GRPH_PFLIP_INT_OCCURRED                  (1 &lt;&lt; 0)</span>
<span class="cp">#       define GRPH_PFLIP_INT_CLEAR                     (1 &lt;&lt; 8)</span>
<span class="cm">/* 0x685c, 0x745c, 0x1005c, 0x10c5c, 0x1185c, 0x1245c */</span>
<span class="cp">#define	GRPH_INT_CONTROL			        0x685c</span>
<span class="cp">#       define GRPH_PFLIP_INT_MASK                      (1 &lt;&lt; 0)</span>
<span class="cp">#       define GRPH_PFLIP_INT_TYPE                      (1 &lt;&lt; 8)</span>

<span class="cp">#define	DACA_AUTODETECT_INT_CONTROL			0x66c8</span>
<span class="cp">#define	DACB_AUTODETECT_INT_CONTROL			0x67c8</span>

<span class="cp">#define DC_HPD1_INT_STATUS                              0x601c</span>
<span class="cp">#define DC_HPD2_INT_STATUS                              0x6028</span>
<span class="cp">#define DC_HPD3_INT_STATUS                              0x6034</span>
<span class="cp">#define DC_HPD4_INT_STATUS                              0x6040</span>
<span class="cp">#define DC_HPD5_INT_STATUS                              0x604c</span>
<span class="cp">#define DC_HPD6_INT_STATUS                              0x6058</span>
<span class="cp">#       define DC_HPDx_INT_STATUS                       (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_SENSE                            (1 &lt;&lt; 1)</span>
<span class="cp">#       define DC_HPDx_RX_INT_STATUS                    (1 &lt;&lt; 8)</span>

<span class="cp">#define DC_HPD1_INT_CONTROL                             0x6020</span>
<span class="cp">#define DC_HPD2_INT_CONTROL                             0x602c</span>
<span class="cp">#define DC_HPD3_INT_CONTROL                             0x6038</span>
<span class="cp">#define DC_HPD4_INT_CONTROL                             0x6044</span>
<span class="cp">#define DC_HPD5_INT_CONTROL                             0x6050</span>
<span class="cp">#define DC_HPD6_INT_CONTROL                             0x605c</span>
<span class="cp">#       define DC_HPDx_INT_ACK                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_INT_POLARITY                     (1 &lt;&lt; 8)</span>
<span class="cp">#       define DC_HPDx_INT_EN                           (1 &lt;&lt; 16)</span>
<span class="cp">#       define DC_HPDx_RX_INT_ACK                       (1 &lt;&lt; 20)</span>
<span class="cp">#       define DC_HPDx_RX_INT_EN                        (1 &lt;&lt; 24)</span>

<span class="cp">#define DC_HPD1_CONTROL                                   0x6024</span>
<span class="cp">#define DC_HPD2_CONTROL                                   0x6030</span>
<span class="cp">#define DC_HPD3_CONTROL                                   0x603c</span>
<span class="cp">#define DC_HPD4_CONTROL                                   0x6048</span>
<span class="cp">#define DC_HPD5_CONTROL                                   0x6054</span>
<span class="cp">#define DC_HPD6_CONTROL                                   0x6060</span>
<span class="cp">#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) &lt;&lt; 16)</span>
<span class="cp">#       define DC_HPDx_EN                                 (1 &lt;&lt; 28)</span>

<span class="cm">/* PCIE link stuff */</span>
<span class="cp">#define PCIE_LC_TRAINING_CNTL                             0xa1 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#       define LC_LINK_WIDTH_SHIFT                        0</span>
<span class="cp">#       define LC_LINK_WIDTH_MASK                         0x7</span>
<span class="cp">#       define LC_LINK_WIDTH_X0                           0</span>
<span class="cp">#       define LC_LINK_WIDTH_X1                           1</span>
<span class="cp">#       define LC_LINK_WIDTH_X2                           2</span>
<span class="cp">#       define LC_LINK_WIDTH_X4                           3</span>
<span class="cp">#       define LC_LINK_WIDTH_X8                           4</span>
<span class="cp">#       define LC_LINK_WIDTH_X16                          6</span>
<span class="cp">#       define LC_LINK_WIDTH_RD_SHIFT                     4</span>
<span class="cp">#       define LC_LINK_WIDTH_RD_MASK                      0x70</span>
<span class="cp">#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 &lt;&lt; 7)</span>
<span class="cp">#       define LC_RECONFIG_NOW                            (1 &lt;&lt; 8)</span>
<span class="cp">#       define LC_RENEGOTIATION_SUPPORT                   (1 &lt;&lt; 9)</span>
<span class="cp">#       define LC_RENEGOTIATE_EN                          (1 &lt;&lt; 10)</span>
<span class="cp">#       define LC_SHORT_RECONFIG_EN                       (1 &lt;&lt; 11)</span>
<span class="cp">#       define LC_UPCONFIGURE_SUPPORT                     (1 &lt;&lt; 12)</span>
<span class="cp">#       define LC_UPCONFIGURE_DIS                         (1 &lt;&lt; 13)</span>
<span class="cp">#define PCIE_LC_SPEED_CNTL                                0xa4 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#       define LC_GEN2_EN_STRAP                           (1 &lt;&lt; 0)</span>
<span class="cp">#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 &lt;&lt; 1)</span>
<span class="cp">#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 &lt;&lt; 5)</span>
<span class="cp">#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 &lt;&lt; 6)</span>
<span class="cp">#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 &lt;&lt; 8)</span>
<span class="cp">#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3</span>
<span class="cp">#       define LC_CURRENT_DATA_RATE                       (1 &lt;&lt; 11)</span>
<span class="cp">#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf &lt;&lt; 14)</span>
<span class="cp">#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 &lt;&lt; 21)</span>
<span class="cp">#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 &lt;&lt; 23)</span>
<span class="cp">#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 &lt;&lt; 24)</span>
<span class="cp">#define MM_CFGREGS_CNTL                                   0x544c</span>
<span class="cp">#       define MM_WR_TO_CFG_EN                            (1 &lt;&lt; 3)</span>
<span class="cp">#define LINK_CNTL2                                        0x88 </span><span class="cm">/* F0 */</span><span class="cp"></span>
<span class="cp">#       define TARGET_LINK_SPEED_MASK                     (0xf &lt;&lt; 0)</span>
<span class="cp">#       define SELECTABLE_DEEMPHASIS                      (1 &lt;&lt; 6)</span>

<span class="cm">/*</span>
<span class="cm"> * PM4</span>
<span class="cm"> */</span>
<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0xFFFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>
<span class="cp">#define PACKET0(reg, n)	((PACKET_TYPE0 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>
<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>

<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>

<span class="cp">#define PACKET3(op, n)	((PACKET_TYPE3 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>

<span class="cm">/* Packet 3 types */</span>
<span class="cp">#define	PACKET3_NOP					0x10</span>
<span class="cp">#define	PACKET3_SET_BASE				0x11</span>
<span class="cp">#define	PACKET3_CLEAR_STATE				0x12</span>
<span class="cp">#define	PACKET3_INDEX_BUFFER_SIZE			0x13</span>
<span class="cp">#define	PACKET3_DISPATCH_DIRECT				0x15</span>
<span class="cp">#define	PACKET3_DISPATCH_INDIRECT			0x16</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER_END			0x17</span>
<span class="cp">#define	PACKET3_MODE_CONTROL				0x18</span>
<span class="cp">#define	PACKET3_SET_PREDICATION				0x20</span>
<span class="cp">#define	PACKET3_REG_RMW					0x21</span>
<span class="cp">#define	PACKET3_COND_EXEC				0x22</span>
<span class="cp">#define	PACKET3_PRED_EXEC				0x23</span>
<span class="cp">#define	PACKET3_DRAW_INDIRECT				0x24</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_INDIRECT			0x25</span>
<span class="cp">#define	PACKET3_INDEX_BASE				0x26</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_2				0x27</span>
<span class="cp">#define	PACKET3_CONTEXT_CONTROL				0x28</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_OFFSET			0x29</span>
<span class="cp">#define	PACKET3_INDEX_TYPE				0x2A</span>
<span class="cp">#define	PACKET3_DRAW_INDEX				0x2B</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_AUTO				0x2D</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_IMMD				0x2E</span>
<span class="cp">#define	PACKET3_NUM_INSTANCES				0x2F</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_AUTO			0x30</span>
<span class="cp">#define	PACKET3_STRMOUT_BUFFER_UPDATE			0x34</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_OFFSET_2			0x35</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_ELEMENT		0x36</span>
<span class="cp">#define	PACKET3_MEM_SEMAPHORE				0x39</span>
<span class="cp">#define	PACKET3_MPEG_INDEX				0x3A</span>
<span class="cp">#define	PACKET3_COPY_DW					0x3B</span>
<span class="cp">#define	PACKET3_WAIT_REG_MEM				0x3C</span>
<span class="cp">#define	PACKET3_MEM_WRITE				0x3D</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER				0x32</span>
<span class="cp">#define	PACKET3_SURFACE_SYNC				0x43</span>
<span class="cp">#              define PACKET3_CB0_DEST_BASE_ENA    (1 &lt;&lt; 6)</span>
<span class="cp">#              define PACKET3_CB1_DEST_BASE_ENA    (1 &lt;&lt; 7)</span>
<span class="cp">#              define PACKET3_CB2_DEST_BASE_ENA    (1 &lt;&lt; 8)</span>
<span class="cp">#              define PACKET3_CB3_DEST_BASE_ENA    (1 &lt;&lt; 9)</span>
<span class="cp">#              define PACKET3_CB4_DEST_BASE_ENA    (1 &lt;&lt; 10)</span>
<span class="cp">#              define PACKET3_CB5_DEST_BASE_ENA    (1 &lt;&lt; 11)</span>
<span class="cp">#              define PACKET3_CB6_DEST_BASE_ENA    (1 &lt;&lt; 12)</span>
<span class="cp">#              define PACKET3_CB7_DEST_BASE_ENA    (1 &lt;&lt; 13)</span>
<span class="cp">#              define PACKET3_DB_DEST_BASE_ENA     (1 &lt;&lt; 14)</span>
<span class="cp">#              define PACKET3_CB8_DEST_BASE_ENA    (1 &lt;&lt; 15)</span>
<span class="cp">#              define PACKET3_CB9_DEST_BASE_ENA    (1 &lt;&lt; 16)</span>
<span class="cp">#              define PACKET3_CB10_DEST_BASE_ENA   (1 &lt;&lt; 17)</span>
<span class="cp">#              define PACKET3_CB11_DEST_BASE_ENA   (1 &lt;&lt; 18)</span>
<span class="cp">#              define PACKET3_FULL_CACHE_ENA       (1 &lt;&lt; 20)</span>
<span class="cp">#              define PACKET3_TC_ACTION_ENA        (1 &lt;&lt; 23)</span>
<span class="cp">#              define PACKET3_VC_ACTION_ENA        (1 &lt;&lt; 24)</span>
<span class="cp">#              define PACKET3_CB_ACTION_ENA        (1 &lt;&lt; 25)</span>
<span class="cp">#              define PACKET3_DB_ACTION_ENA        (1 &lt;&lt; 26)</span>
<span class="cp">#              define PACKET3_SH_ACTION_ENA        (1 &lt;&lt; 27)</span>
<span class="cp">#              define PACKET3_SX_ACTION_ENA        (1 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_ME_INITIALIZE				0x44</span>
<span class="cp">#define		PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) &lt;&lt; 16)</span>
<span class="cp">#define	PACKET3_COND_WRITE				0x45</span>
<span class="cp">#define	PACKET3_EVENT_WRITE				0x46</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOP				0x47</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOS				0x48</span>
<span class="cp">#define	PACKET3_PREAMBLE_CNTL				0x4A</span>
<span class="cp">#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 &lt;&lt; 28)</span>
<span class="cp">#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_RB_OFFSET				0x4B</span>
<span class="cp">#define	PACKET3_ALU_PS_CONST_BUFFER_COPY		0x4C</span>
<span class="cp">#define	PACKET3_ALU_VS_CONST_BUFFER_COPY		0x4D</span>
<span class="cp">#define	PACKET3_ALU_PS_CONST_UPDATE		        0x4E</span>
<span class="cp">#define	PACKET3_ALU_VS_CONST_UPDATE		        0x4F</span>
<span class="cp">#define	PACKET3_ONE_REG_WRITE				0x57</span>
<span class="cp">#define	PACKET3_SET_CONFIG_REG				0x68</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_START			0x00008000</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_END			0x0000ac00</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG				0x69</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_START			0x00028000</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_END			0x00029000</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST				0x6A</span>
<span class="cm">/* alu const buffers only; no reg file */</span>
<span class="cp">#define	PACKET3_SET_BOOL_CONST				0x6B</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_START			0x0003a500</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_END			0x0003a518</span>
<span class="cp">#define	PACKET3_SET_LOOP_CONST				0x6C</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_START			0x0003a200</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_END			0x0003a500</span>
<span class="cp">#define	PACKET3_SET_RESOURCE				0x6D</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_START			0x00030000</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_END			0x00038000</span>
<span class="cp">#define	PACKET3_SET_SAMPLER				0x6E</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_START			0x0003c000</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_END				0x0003c600</span>
<span class="cp">#define	PACKET3_SET_CTL_CONST				0x6F</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_START			0x0003cff0</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_END			0x0003ff0c</span>
<span class="cp">#define	PACKET3_SET_RESOURCE_OFFSET			0x70</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST_VS			0x71</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST_DI			0x72</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG_INDIRECT		0x73</span>
<span class="cp">#define	PACKET3_SET_RESOURCE_INDIRECT			0x74</span>
<span class="cp">#define	PACKET3_SET_APPEND_CNT			        0x75</span>

<span class="cp">#define	SQ_RESOURCE_CONSTANT_WORD7_0				0x3001c</span>
<span class="cp">#define		S__SQ_CONSTANT_TYPE(x)			(((x) &amp; 3) &lt;&lt; 30)</span>
<span class="cp">#define		G__SQ_CONSTANT_TYPE(x)			(((x) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define			SQ_TEX_VTX_INVALID_TEXTURE			0x0</span>
<span class="cp">#define			SQ_TEX_VTX_INVALID_BUFFER			0x1</span>
<span class="cp">#define			SQ_TEX_VTX_VALID_TEXTURE			0x2</span>
<span class="cp">#define			SQ_TEX_VTX_VALID_BUFFER				0x3</span>

<span class="cp">#define VGT_VTX_VECT_EJECT_REG				0x88b0</span>

<span class="cp">#define SQ_CONST_MEM_BASE				0x8df8</span>

<span class="cp">#define SQ_ESGS_RING_BASE				0x8c40</span>
<span class="cp">#define SQ_ESGS_RING_SIZE				0x8c44</span>
<span class="cp">#define SQ_GSVS_RING_BASE				0x8c48</span>
<span class="cp">#define SQ_GSVS_RING_SIZE				0x8c4c</span>
<span class="cp">#define SQ_ESTMP_RING_BASE				0x8c50</span>
<span class="cp">#define SQ_ESTMP_RING_SIZE				0x8c54</span>
<span class="cp">#define SQ_GSTMP_RING_BASE				0x8c58</span>
<span class="cp">#define SQ_GSTMP_RING_SIZE				0x8c5c</span>
<span class="cp">#define SQ_VSTMP_RING_BASE				0x8c60</span>
<span class="cp">#define SQ_VSTMP_RING_SIZE				0x8c64</span>
<span class="cp">#define SQ_PSTMP_RING_BASE				0x8c68</span>
<span class="cp">#define SQ_PSTMP_RING_SIZE				0x8c6c</span>
<span class="cp">#define SQ_LSTMP_RING_BASE				0x8e10</span>
<span class="cp">#define SQ_LSTMP_RING_SIZE				0x8e14</span>
<span class="cp">#define SQ_HSTMP_RING_BASE				0x8e18</span>
<span class="cp">#define SQ_HSTMP_RING_SIZE				0x8e1c</span>
<span class="cp">#define VGT_TF_RING_SIZE				0x8988</span>

<span class="cp">#define SQ_ESGS_RING_ITEMSIZE				0x28900</span>
<span class="cp">#define SQ_GSVS_RING_ITEMSIZE				0x28904</span>
<span class="cp">#define SQ_ESTMP_RING_ITEMSIZE				0x28908</span>
<span class="cp">#define SQ_GSTMP_RING_ITEMSIZE				0x2890c</span>
<span class="cp">#define SQ_VSTMP_RING_ITEMSIZE				0x28910</span>
<span class="cp">#define SQ_PSTMP_RING_ITEMSIZE				0x28914</span>
<span class="cp">#define SQ_LSTMP_RING_ITEMSIZE				0x28830</span>
<span class="cp">#define SQ_HSTMP_RING_ITEMSIZE				0x28834</span>

<span class="cp">#define SQ_GS_VERT_ITEMSIZE				0x2891c</span>
<span class="cp">#define SQ_GS_VERT_ITEMSIZE_1				0x28920</span>
<span class="cp">#define SQ_GS_VERT_ITEMSIZE_2				0x28924</span>
<span class="cp">#define SQ_GS_VERT_ITEMSIZE_3				0x28928</span>
<span class="cp">#define SQ_GSVS_RING_OFFSET_1				0x2892c</span>
<span class="cp">#define SQ_GSVS_RING_OFFSET_2				0x28930</span>
<span class="cp">#define SQ_GSVS_RING_OFFSET_3				0x28934</span>

<span class="cp">#define SQ_ALU_CONST_BUFFER_SIZE_PS_0			0x28140</span>
<span class="cp">#define SQ_ALU_CONST_BUFFER_SIZE_HS_0			0x28f80</span>

<span class="cp">#define SQ_ALU_CONST_CACHE_PS_0				0x28940</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_1				0x28944</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_2				0x28948</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_3				0x2894c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_4				0x28950</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_5				0x28954</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_6				0x28958</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_7				0x2895c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_8				0x28960</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_9				0x28964</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_10			0x28968</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_11			0x2896c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_12			0x28970</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_13			0x28974</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_14			0x28978</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_15			0x2897c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_0				0x28980</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_1				0x28984</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_2				0x28988</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_3				0x2898c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_4				0x28990</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_5				0x28994</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_6				0x28998</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_7				0x2899c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_8				0x289a0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_9				0x289a4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_10			0x289a8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_11			0x289ac</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_12			0x289b0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_13			0x289b4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_14			0x289b8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_15			0x289bc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_0				0x289c0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_1				0x289c4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_2				0x289c8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_3				0x289cc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_4				0x289d0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_5				0x289d4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_6				0x289d8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_7				0x289dc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_8				0x289e0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_9				0x289e4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_10			0x289e8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_11			0x289ec</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_12			0x289f0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_13			0x289f4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_14			0x289f8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_15			0x289fc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_0				0x28f00</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_1				0x28f04</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_2				0x28f08</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_3				0x28f0c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_4				0x28f10</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_5				0x28f14</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_6				0x28f18</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_7				0x28f1c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_8				0x28f20</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_9				0x28f24</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_10			0x28f28</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_11			0x28f2c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_12			0x28f30</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_13			0x28f34</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_14			0x28f38</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_HS_15			0x28f3c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_0				0x28f40</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_1				0x28f44</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_2				0x28f48</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_3				0x28f4c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_4				0x28f50</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_5				0x28f54</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_6				0x28f58</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_7				0x28f5c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_8				0x28f60</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_9				0x28f64</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_10			0x28f68</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_11			0x28f6c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_12			0x28f70</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_13			0x28f74</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_14			0x28f78</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_LS_15			0x28f7c</span>

<span class="cp">#define PA_SC_SCREEN_SCISSOR_TL                         0x28030</span>
<span class="cp">#define PA_SC_GENERIC_SCISSOR_TL                        0x28240</span>
<span class="cp">#define PA_SC_WINDOW_SCISSOR_TL                         0x28204</span>

<span class="cp">#define VGT_PRIMITIVE_TYPE                              0x8958</span>
<span class="cp">#define VGT_INDEX_TYPE                                  0x895C</span>

<span class="cp">#define VGT_NUM_INDICES                                 0x8970</span>

<span class="cp">#define VGT_COMPUTE_DIM_X                               0x8990</span>
<span class="cp">#define VGT_COMPUTE_DIM_Y                               0x8994</span>
<span class="cp">#define VGT_COMPUTE_DIM_Z                               0x8998</span>
<span class="cp">#define VGT_COMPUTE_START_X                             0x899C</span>
<span class="cp">#define VGT_COMPUTE_START_Y                             0x89A0</span>
<span class="cp">#define VGT_COMPUTE_START_Z                             0x89A4</span>
<span class="cp">#define VGT_COMPUTE_INDEX                               0x89A8</span>
<span class="cp">#define VGT_COMPUTE_THREAD_GROUP_SIZE                   0x89AC</span>
<span class="cp">#define VGT_HS_OFFCHIP_PARAM                            0x89B0</span>

<span class="cp">#define DB_DEBUG					0x9830</span>
<span class="cp">#define DB_DEBUG2					0x9834</span>
<span class="cp">#define DB_DEBUG3					0x9838</span>
<span class="cp">#define DB_DEBUG4					0x983C</span>
<span class="cp">#define DB_WATERMARKS					0x9854</span>
<span class="cp">#define DB_DEPTH_CONTROL				0x28800</span>
<span class="cp">#define R_028800_DB_DEPTH_CONTROL                    0x028800</span>
<span class="cp">#define   S_028800_STENCIL_ENABLE(x)                   (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028800_STENCIL_ENABLE(x)                   (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028800_STENCIL_ENABLE                      0xFFFFFFFE</span>
<span class="cp">#define   S_028800_Z_ENABLE(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_028800_Z_ENABLE(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_028800_Z_ENABLE                            0xFFFFFFFD</span>
<span class="cp">#define   S_028800_Z_WRITE_ENABLE(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_028800_Z_WRITE_ENABLE(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_028800_Z_WRITE_ENABLE                      0xFFFFFFFB</span>
<span class="cp">#define   S_028800_ZFUNC(x)                            (((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define   G_028800_ZFUNC(x)                            (((x) &gt;&gt; 4) &amp; 0x7)</span>
<span class="cp">#define   C_028800_ZFUNC                               0xFFFFFF8F</span>
<span class="cp">#define   S_028800_BACKFACE_ENABLE(x)                  (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_028800_BACKFACE_ENABLE(x)                  (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_028800_BACKFACE_ENABLE                     0xFFFFFF7F</span>
<span class="cp">#define   S_028800_STENCILFUNC(x)                      (((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define   G_028800_STENCILFUNC(x)                      (((x) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFUNC                         0xFFFFF8FF</span>
<span class="cp">#define     V_028800_STENCILFUNC_NEVER                 0x00000000</span>
<span class="cp">#define     V_028800_STENCILFUNC_LESS                  0x00000001</span>
<span class="cp">#define     V_028800_STENCILFUNC_EQUAL                 0x00000002</span>
<span class="cp">#define     V_028800_STENCILFUNC_LEQUAL                0x00000003</span>
<span class="cp">#define     V_028800_STENCILFUNC_GREATER               0x00000004</span>
<span class="cp">#define     V_028800_STENCILFUNC_NOTEQUAL              0x00000005</span>
<span class="cp">#define     V_028800_STENCILFUNC_GEQUAL                0x00000006</span>
<span class="cp">#define     V_028800_STENCILFUNC_ALWAYS                0x00000007</span>
<span class="cp">#define   S_028800_STENCILFAIL(x)                      (((x) &amp; 0x7) &lt;&lt; 11)</span>
<span class="cp">#define   G_028800_STENCILFAIL(x)                      (((x) &gt;&gt; 11) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFAIL                         0xFFFFC7FF</span>
<span class="cp">#define     V_028800_STENCIL_KEEP                      0x00000000</span>
<span class="cp">#define     V_028800_STENCIL_ZERO                      0x00000001</span>
<span class="cp">#define     V_028800_STENCIL_REPLACE                   0x00000002</span>
<span class="cp">#define     V_028800_STENCIL_INCR                      0x00000003</span>
<span class="cp">#define     V_028800_STENCIL_DECR                      0x00000004</span>
<span class="cp">#define     V_028800_STENCIL_INVERT                    0x00000005</span>
<span class="cp">#define     V_028800_STENCIL_INCR_WRAP                 0x00000006</span>
<span class="cp">#define     V_028800_STENCIL_DECR_WRAP                 0x00000007</span>
<span class="cp">#define   S_028800_STENCILZPASS(x)                     (((x) &amp; 0x7) &lt;&lt; 14)</span>
<span class="cp">#define   G_028800_STENCILZPASS(x)                     (((x) &gt;&gt; 14) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZPASS                        0xFFFE3FFF</span>
<span class="cp">#define   S_028800_STENCILZFAIL(x)                     (((x) &amp; 0x7) &lt;&lt; 17)</span>
<span class="cp">#define   G_028800_STENCILZFAIL(x)                     (((x) &gt;&gt; 17) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZFAIL                        0xFFF1FFFF</span>
<span class="cp">#define   S_028800_STENCILFUNC_BF(x)                   (((x) &amp; 0x7) &lt;&lt; 20)</span>
<span class="cp">#define   G_028800_STENCILFUNC_BF(x)                   (((x) &gt;&gt; 20) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFUNC_BF                      0xFF8FFFFF</span>
<span class="cp">#define   S_028800_STENCILFAIL_BF(x)                   (((x) &amp; 0x7) &lt;&lt; 23)</span>
<span class="cp">#define   G_028800_STENCILFAIL_BF(x)                   (((x) &gt;&gt; 23) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFAIL_BF                      0xFC7FFFFF</span>
<span class="cp">#define   S_028800_STENCILZPASS_BF(x)                  (((x) &amp; 0x7) &lt;&lt; 26)</span>
<span class="cp">#define   G_028800_STENCILZPASS_BF(x)                  (((x) &gt;&gt; 26) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZPASS_BF                     0xE3FFFFFF</span>
<span class="cp">#define   S_028800_STENCILZFAIL_BF(x)                  (((x) &amp; 0x7) &lt;&lt; 29)</span>
<span class="cp">#define   G_028800_STENCILZFAIL_BF(x)                  (((x) &gt;&gt; 29) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZFAIL_BF                     0x1FFFFFFF</span>
<span class="cp">#define DB_DEPTH_VIEW					0x28008</span>
<span class="cp">#define R_028008_DB_DEPTH_VIEW                       0x00028008</span>
<span class="cp">#define   S_028008_SLICE_START(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028008_SLICE_START(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</span>
<span class="cp">#define   C_028008_SLICE_START                         0xFFFFF800</span>
<span class="cp">#define   S_028008_SLICE_MAX(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</span>
<span class="cp">#define   G_028008_SLICE_MAX(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</span>
<span class="cp">#define   C_028008_SLICE_MAX                           0xFF001FFF</span>
<span class="cp">#define DB_HTILE_DATA_BASE				0x28014</span>
<span class="cp">#define DB_HTILE_SURFACE				0x28abc</span>
<span class="cp">#define   S_028ABC_HTILE_WIDTH(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028ABC_HTILE_WIDTH(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028ABC_HTILE_WIDTH                         0xFFFFFFFE</span>
<span class="cp">#define   S_028ABC_HTILE_HEIGHT(x)                      (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_028ABC_HTILE_HEIGHT(x)                      (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_028ABC_HTILE_HEIGHT                         0xFFFFFFFD</span>
<span class="cp">#define   G_028ABC_LINEAR(x)                           (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define DB_Z_INFO					0x28040</span>
<span class="cp">#       define Z_ARRAY_MODE(x)                          ((x) &lt;&lt; 4)</span>
<span class="cp">#       define DB_TILE_SPLIT(x)                         (((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#       define DB_NUM_BANKS(x)                          (((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#       define DB_BANK_WIDTH(x)                         (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#       define DB_BANK_HEIGHT(x)                        (((x) &amp; 0x3) &lt;&lt; 20)</span>
<span class="cp">#       define DB_MACRO_TILE_ASPECT(x)                  (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#define R_028040_DB_Z_INFO                       0x028040</span>
<span class="cp">#define   S_028040_FORMAT(x)                           (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_028040_FORMAT(x)                           (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_028040_FORMAT                              0xFFFFFFFC</span>
<span class="cp">#define     V_028040_Z_INVALID                     0x00000000</span>
<span class="cp">#define     V_028040_Z_16                          0x00000001</span>
<span class="cp">#define     V_028040_Z_24                          0x00000002</span>
<span class="cp">#define     V_028040_Z_32_FLOAT                    0x00000003</span>
<span class="cp">#define   S_028040_ARRAY_MODE(x)                       (((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define   G_028040_ARRAY_MODE(x)                       (((x) &gt;&gt; 4) &amp; 0xF)</span>
<span class="cp">#define   C_028040_ARRAY_MODE                          0xFFFFFF0F</span>
<span class="cp">#define   S_028040_READ_SIZE(x)                        (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_028040_READ_SIZE(x)                        (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_028040_READ_SIZE                           0xEFFFFFFF</span>
<span class="cp">#define   S_028040_TILE_SURFACE_ENABLE(x)              (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_028040_TILE_SURFACE_ENABLE(x)              (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_028040_TILE_SURFACE_ENABLE                 0xDFFFFFFF</span>
<span class="cp">#define   S_028040_ZRANGE_PRECISION(x)                 (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_028040_ZRANGE_PRECISION(x)                 (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_028040_ZRANGE_PRECISION                    0x7FFFFFFF</span>
<span class="cp">#define   S_028040_TILE_SPLIT(x)                       (((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define   G_028040_TILE_SPLIT(x)                       (((x) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define   S_028040_NUM_BANKS(x)                        (((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define   G_028040_NUM_BANKS(x)                        (((x) &gt;&gt; 12) &amp; 0x3)</span>
<span class="cp">#define   S_028040_BANK_WIDTH(x)                       (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_028040_BANK_WIDTH(x)                       (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   S_028040_BANK_HEIGHT(x)                      (((x) &amp; 0x3) &lt;&lt; 20)</span>
<span class="cp">#define   G_028040_BANK_HEIGHT(x)                      (((x) &gt;&gt; 20) &amp; 0x3)</span>
<span class="cp">#define   S_028040_MACRO_TILE_ASPECT(x)                (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#define   G_028040_MACRO_TILE_ASPECT(x)                (((x) &gt;&gt; 24) &amp; 0x3)</span>
<span class="cp">#define DB_STENCIL_INFO					0x28044</span>
<span class="cp">#define R_028044_DB_STENCIL_INFO                     0x028044</span>
<span class="cp">#define   S_028044_FORMAT(x)                           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028044_FORMAT(x)                           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028044_FORMAT                              0xFFFFFFFE</span>
<span class="cp">#define   G_028044_TILE_SPLIT(x)                       (((x) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define DB_Z_READ_BASE					0x28048</span>
<span class="cp">#define DB_STENCIL_READ_BASE				0x2804c</span>
<span class="cp">#define DB_Z_WRITE_BASE					0x28050</span>
<span class="cp">#define DB_STENCIL_WRITE_BASE				0x28054</span>
<span class="cp">#define DB_DEPTH_SIZE					0x28058</span>
<span class="cp">#define R_028058_DB_DEPTH_SIZE                       0x028058</span>
<span class="cp">#define   S_028058_PITCH_TILE_MAX(x)                   (((x) &amp; 0x7FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028058_PITCH_TILE_MAX(x)                   (((x) &gt;&gt; 0) &amp; 0x7FF)</span>
<span class="cp">#define   C_028058_PITCH_TILE_MAX                      0xFFFFF800</span>
<span class="cp">#define   S_028058_HEIGHT_TILE_MAX(x)                   (((x) &amp; 0x7FF) &lt;&lt; 11)</span>
<span class="cp">#define   G_028058_HEIGHT_TILE_MAX(x)                   (((x) &gt;&gt; 11) &amp; 0x7FF)</span>
<span class="cp">#define   C_028058_HEIGHT_TILE_MAX                      0xFFC007FF</span>
<span class="cp">#define R_02805C_DB_DEPTH_SLICE                      0x02805C</span>
<span class="cp">#define   S_02805C_SLICE_TILE_MAX(x)                   (((x) &amp; 0x3FFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_02805C_SLICE_TILE_MAX(x)                   (((x) &gt;&gt; 0) &amp; 0x3FFFFF)</span>
<span class="cp">#define   C_02805C_SLICE_TILE_MAX                      0xFFC00000</span>

<span class="cp">#define SQ_PGM_START_PS					0x28840</span>
<span class="cp">#define SQ_PGM_START_VS					0x2885c</span>
<span class="cp">#define SQ_PGM_START_GS					0x28874</span>
<span class="cp">#define SQ_PGM_START_ES					0x2888c</span>
<span class="cp">#define SQ_PGM_START_FS					0x288a4</span>
<span class="cp">#define SQ_PGM_START_HS					0x288b8</span>
<span class="cp">#define SQ_PGM_START_LS					0x288d0</span>

<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_0			0x28AD8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_1			0x28AE8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_2			0x28AF8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_3			0x28B08</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_0			0x28AD0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_1			0x28AE0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_2			0x28AF0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_3			0x28B00</span>
<span class="cp">#define VGT_STRMOUT_CONFIG				0x28b94</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_CONFIG			0x28b98</span>

<span class="cp">#define CB_TARGET_MASK					0x28238</span>
<span class="cp">#define CB_SHADER_MASK					0x2823c</span>

<span class="cp">#define GDS_ADDR_BASE					0x28720</span>

<span class="cp">#define	CB_IMMED0_BASE					0x28b9c</span>
<span class="cp">#define	CB_IMMED1_BASE					0x28ba0</span>
<span class="cp">#define	CB_IMMED2_BASE					0x28ba4</span>
<span class="cp">#define	CB_IMMED3_BASE					0x28ba8</span>
<span class="cp">#define	CB_IMMED4_BASE					0x28bac</span>
<span class="cp">#define	CB_IMMED5_BASE					0x28bb0</span>
<span class="cp">#define	CB_IMMED6_BASE					0x28bb4</span>
<span class="cp">#define	CB_IMMED7_BASE					0x28bb8</span>
<span class="cp">#define	CB_IMMED8_BASE					0x28bbc</span>
<span class="cp">#define	CB_IMMED9_BASE					0x28bc0</span>
<span class="cp">#define	CB_IMMED10_BASE					0x28bc4</span>
<span class="cp">#define	CB_IMMED11_BASE					0x28bc8</span>

<span class="cm">/* all 12 CB blocks have these regs */</span>
<span class="cp">#define	CB_COLOR0_BASE					0x28c60</span>
<span class="cp">#define	CB_COLOR0_PITCH					0x28c64</span>
<span class="cp">#define	CB_COLOR0_SLICE					0x28c68</span>
<span class="cp">#define	CB_COLOR0_VIEW					0x28c6c</span>
<span class="cp">#define R_028C6C_CB_COLOR0_VIEW                      0x00028C6C</span>
<span class="cp">#define   S_028C6C_SLICE_START(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028C6C_SLICE_START(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</span>
<span class="cp">#define   C_028C6C_SLICE_START                         0xFFFFF800</span>
<span class="cp">#define   S_028C6C_SLICE_MAX(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</span>
<span class="cp">#define   G_028C6C_SLICE_MAX(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</span>
<span class="cp">#define   C_028C6C_SLICE_MAX                           0xFF001FFF</span>
<span class="cp">#define R_028C70_CB_COLOR0_INFO                      0x028C70</span>
<span class="cp">#define   S_028C70_ENDIAN(x)                           (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_028C70_ENDIAN(x)                           (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_028C70_ENDIAN                              0xFFFFFFFC</span>
<span class="cp">#define   S_028C70_FORMAT(x)                           (((x) &amp; 0x3F) &lt;&lt; 2)</span>
<span class="cp">#define   G_028C70_FORMAT(x)                           (((x) &gt;&gt; 2) &amp; 0x3F)</span>
<span class="cp">#define   C_028C70_FORMAT                              0xFFFFFF03</span>
<span class="cp">#define     V_028C70_COLOR_INVALID                     0x00000000</span>
<span class="cp">#define     V_028C70_COLOR_8                           0x00000001</span>
<span class="cp">#define     V_028C70_COLOR_4_4                         0x00000002</span>
<span class="cp">#define     V_028C70_COLOR_3_3_2                       0x00000003</span>
<span class="cp">#define     V_028C70_COLOR_16                          0x00000005</span>
<span class="cp">#define     V_028C70_COLOR_16_FLOAT                    0x00000006</span>
<span class="cp">#define     V_028C70_COLOR_8_8                         0x00000007</span>
<span class="cp">#define     V_028C70_COLOR_5_6_5                       0x00000008</span>
<span class="cp">#define     V_028C70_COLOR_6_5_5                       0x00000009</span>
<span class="cp">#define     V_028C70_COLOR_1_5_5_5                     0x0000000A</span>
<span class="cp">#define     V_028C70_COLOR_4_4_4_4                     0x0000000B</span>
<span class="cp">#define     V_028C70_COLOR_5_5_5_1                     0x0000000C</span>
<span class="cp">#define     V_028C70_COLOR_32                          0x0000000D</span>
<span class="cp">#define     V_028C70_COLOR_32_FLOAT                    0x0000000E</span>
<span class="cp">#define     V_028C70_COLOR_16_16                       0x0000000F</span>
<span class="cp">#define     V_028C70_COLOR_16_16_FLOAT                 0x00000010</span>
<span class="cp">#define     V_028C70_COLOR_8_24                        0x00000011</span>
<span class="cp">#define     V_028C70_COLOR_8_24_FLOAT                  0x00000012</span>
<span class="cp">#define     V_028C70_COLOR_24_8                        0x00000013</span>
<span class="cp">#define     V_028C70_COLOR_24_8_FLOAT                  0x00000014</span>
<span class="cp">#define     V_028C70_COLOR_10_11_11                    0x00000015</span>
<span class="cp">#define     V_028C70_COLOR_10_11_11_FLOAT              0x00000016</span>
<span class="cp">#define     V_028C70_COLOR_11_11_10                    0x00000017</span>
<span class="cp">#define     V_028C70_COLOR_11_11_10_FLOAT              0x00000018</span>
<span class="cp">#define     V_028C70_COLOR_2_10_10_10                  0x00000019</span>
<span class="cp">#define     V_028C70_COLOR_8_8_8_8                     0x0000001A</span>
<span class="cp">#define     V_028C70_COLOR_10_10_10_2                  0x0000001B</span>
<span class="cp">#define     V_028C70_COLOR_X24_8_32_FLOAT              0x0000001C</span>
<span class="cp">#define     V_028C70_COLOR_32_32                       0x0000001D</span>
<span class="cp">#define     V_028C70_COLOR_32_32_FLOAT                 0x0000001E</span>
<span class="cp">#define     V_028C70_COLOR_16_16_16_16                 0x0000001F</span>
<span class="cp">#define     V_028C70_COLOR_16_16_16_16_FLOAT           0x00000020</span>
<span class="cp">#define     V_028C70_COLOR_32_32_32_32                 0x00000022</span>
<span class="cp">#define     V_028C70_COLOR_32_32_32_32_FLOAT           0x00000023</span>
<span class="cp">#define     V_028C70_COLOR_32_32_32_FLOAT              0x00000030</span>
<span class="cp">#define   S_028C70_ARRAY_MODE(x)                       (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_028C70_ARRAY_MODE(x)                       (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_028C70_ARRAY_MODE                          0xFFFFF0FF</span>
<span class="cp">#define     V_028C70_ARRAY_LINEAR_GENERAL              0x00000000</span>
<span class="cp">#define     V_028C70_ARRAY_LINEAR_ALIGNED              0x00000001</span>
<span class="cp">#define     V_028C70_ARRAY_1D_TILED_THIN1              0x00000002</span>
<span class="cp">#define     V_028C70_ARRAY_2D_TILED_THIN1              0x00000004</span>
<span class="cp">#define   S_028C70_NUMBER_TYPE(x)                      (((x) &amp; 0x7) &lt;&lt; 12)</span>
<span class="cp">#define   G_028C70_NUMBER_TYPE(x)                      (((x) &gt;&gt; 12) &amp; 0x7)</span>
<span class="cp">#define   C_028C70_NUMBER_TYPE                         0xFFFF8FFF</span>
<span class="cp">#define     V_028C70_NUMBER_UNORM                      0x00000000</span>
<span class="cp">#define     V_028C70_NUMBER_SNORM                      0x00000001</span>
<span class="cp">#define     V_028C70_NUMBER_USCALED                    0x00000002</span>
<span class="cp">#define     V_028C70_NUMBER_SSCALED                    0x00000003</span>
<span class="cp">#define     V_028C70_NUMBER_UINT                       0x00000004</span>
<span class="cp">#define     V_028C70_NUMBER_SINT                       0x00000005</span>
<span class="cp">#define     V_028C70_NUMBER_SRGB                       0x00000006</span>
<span class="cp">#define     V_028C70_NUMBER_FLOAT                      0x00000007</span>
<span class="cp">#define   S_028C70_COMP_SWAP(x)                        (((x) &amp; 0x3) &lt;&lt; 15)</span>
<span class="cp">#define   G_028C70_COMP_SWAP(x)                        (((x) &gt;&gt; 15) &amp; 0x3)</span>
<span class="cp">#define   C_028C70_COMP_SWAP                           0xFFFE7FFF</span>
<span class="cp">#define     V_028C70_SWAP_STD                          0x00000000</span>
<span class="cp">#define     V_028C70_SWAP_ALT                          0x00000001</span>
<span class="cp">#define     V_028C70_SWAP_STD_REV                      0x00000002</span>
<span class="cp">#define     V_028C70_SWAP_ALT_REV                      0x00000003</span>
<span class="cp">#define   S_028C70_FAST_CLEAR(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_028C70_FAST_CLEAR(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_FAST_CLEAR                          0xFFFDFFFF</span>
<span class="cp">#define   S_028C70_COMPRESSION(x)                      (((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define   G_028C70_COMPRESSION(x)                      (((x) &gt;&gt; 18) &amp; 0x3)</span>
<span class="cp">#define   C_028C70_COMPRESSION                         0xFFF3FFFF</span>
<span class="cp">#define   S_028C70_BLEND_CLAMP(x)                      (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_028C70_BLEND_CLAMP(x)                      (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_BLEND_CLAMP                         0xFFF7FFFF</span>
<span class="cp">#define   S_028C70_BLEND_BYPASS(x)                     (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_028C70_BLEND_BYPASS(x)                     (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_BLEND_BYPASS                        0xFFEFFFFF</span>
<span class="cp">#define   S_028C70_SIMPLE_FLOAT(x)                     (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_028C70_SIMPLE_FLOAT(x)                     (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_SIMPLE_FLOAT                        0xFFDFFFFF</span>
<span class="cp">#define   S_028C70_ROUND_MODE(x)                       (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_028C70_ROUND_MODE(x)                       (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_ROUND_MODE                          0xFFBFFFFF</span>
<span class="cp">#define   S_028C70_TILE_COMPACT(x)                     (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_028C70_TILE_COMPACT(x)                     (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_TILE_COMPACT                        0xFF7FFFFF</span>
<span class="cp">#define   S_028C70_SOURCE_FORMAT(x)                    (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#define   G_028C70_SOURCE_FORMAT(x)                    (((x) &gt;&gt; 24) &amp; 0x3)</span>
<span class="cp">#define   C_028C70_SOURCE_FORMAT                       0xFCFFFFFF</span>
<span class="cp">#define     V_028C70_EXPORT_4C_32BPC                   0x0</span>
<span class="cp">#define     V_028C70_EXPORT_4C_16BPC                   0x1</span>
<span class="cp">#define     V_028C70_EXPORT_2C_32BPC                   0x2 </span><span class="cm">/* Do not use */</span><span class="cp"></span>
<span class="cp">#define   S_028C70_RAT(x)                              (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_028C70_RAT(x)                              (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_028C70_RAT                                 0xFBFFFFFF</span>
<span class="cp">#define   S_028C70_RESOURCE_TYPE(x)                    (((x) &amp; 0x7) &lt;&lt; 27)</span>
<span class="cp">#define   G_028C70_RESOURCE_TYPE(x)                    (((x) &gt;&gt; 27) &amp; 0x7)</span>
<span class="cp">#define   C_028C70_RESOURCE_TYPE                       0xC7FFFFFF</span>

<span class="cp">#define	CB_COLOR0_INFO					0x28c70</span>
<span class="cp">#	define CB_FORMAT(x)				((x) &lt;&lt; 2)</span>
<span class="cp">#       define CB_ARRAY_MODE(x)                         ((x) &lt;&lt; 8)</span>
<span class="cp">#       define ARRAY_LINEAR_GENERAL                     0</span>
<span class="cp">#       define ARRAY_LINEAR_ALIGNED                     1</span>
<span class="cp">#       define ARRAY_1D_TILED_THIN1                     2</span>
<span class="cp">#       define ARRAY_2D_TILED_THIN1                     4</span>
<span class="cp">#	define CB_SOURCE_FORMAT(x)			((x) &lt;&lt; 24)</span>
<span class="cp">#	define CB_SF_EXPORT_FULL			0</span>
<span class="cp">#	define CB_SF_EXPORT_NORM			1</span>
<span class="cp">#define R_028C74_CB_COLOR0_ATTRIB                      0x028C74</span>
<span class="cp">#define   S_028C74_NON_DISP_TILING_ORDER(x)            (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_028C74_NON_DISP_TILING_ORDER(x)            (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_028C74_NON_DISP_TILING_ORDER               0xFFFFFFEF</span>
<span class="cp">#define   S_028C74_TILE_SPLIT(x)                       (((x) &amp; 0xf) &lt;&lt; 5)</span>
<span class="cp">#define   G_028C74_TILE_SPLIT(x)                       (((x) &gt;&gt; 5) &amp; 0xf)</span>
<span class="cp">#define   S_028C74_NUM_BANKS(x)                        (((x) &amp; 0x3) &lt;&lt; 10)</span>
<span class="cp">#define   G_028C74_NUM_BANKS(x)                        (((x) &gt;&gt; 10) &amp; 0x3)</span>
<span class="cp">#define   S_028C74_BANK_WIDTH(x)                       (((x) &amp; 0x3) &lt;&lt; 13)</span>
<span class="cp">#define   G_028C74_BANK_WIDTH(x)                       (((x) &gt;&gt; 13) &amp; 0x3)</span>
<span class="cp">#define   S_028C74_BANK_HEIGHT(x)                      (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_028C74_BANK_HEIGHT(x)                      (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   S_028C74_MACRO_TILE_ASPECT(x)                (((x) &amp; 0x3) &lt;&lt; 19)</span>
<span class="cp">#define   G_028C74_MACRO_TILE_ASPECT(x)                (((x) &gt;&gt; 19) &amp; 0x3)</span>
<span class="cp">#define	CB_COLOR0_ATTRIB				0x28c74</span>
<span class="cp">#       define CB_TILE_SPLIT(x)                         (((x) &amp; 0x7) &lt;&lt; 5)</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_64B                 0</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_128B                1</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_256B                2</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_512B                3</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_1KB                 4</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_2KB                 5</span>
<span class="cp">#       define ADDR_SURF_TILE_SPLIT_4KB                 6</span>
<span class="cp">#       define CB_NUM_BANKS(x)                          (((x) &amp; 0x3) &lt;&lt; 10)</span>
<span class="cp">#       define ADDR_SURF_2_BANK                         0</span>
<span class="cp">#       define ADDR_SURF_4_BANK                         1</span>
<span class="cp">#       define ADDR_SURF_8_BANK                         2</span>
<span class="cp">#       define ADDR_SURF_16_BANK                        3</span>
<span class="cp">#       define CB_BANK_WIDTH(x)                         (((x) &amp; 0x3) &lt;&lt; 13)</span>
<span class="cp">#       define ADDR_SURF_BANK_WIDTH_1                   0</span>
<span class="cp">#       define ADDR_SURF_BANK_WIDTH_2                   1</span>
<span class="cp">#       define ADDR_SURF_BANK_WIDTH_4                   2</span>
<span class="cp">#       define ADDR_SURF_BANK_WIDTH_8                   3</span>
<span class="cp">#       define CB_BANK_HEIGHT(x)                        (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#       define ADDR_SURF_BANK_HEIGHT_1                  0</span>
<span class="cp">#       define ADDR_SURF_BANK_HEIGHT_2                  1</span>
<span class="cp">#       define ADDR_SURF_BANK_HEIGHT_4                  2</span>
<span class="cp">#       define ADDR_SURF_BANK_HEIGHT_8                  3</span>
<span class="cp">#       define CB_MACRO_TILE_ASPECT(x)                  (((x) &amp; 0x3) &lt;&lt; 19)</span>
<span class="cp">#define	CB_COLOR0_DIM					0x28c78</span>
<span class="cm">/* only CB0-7 blocks have these regs */</span>
<span class="cp">#define	CB_COLOR0_CMASK					0x28c7c</span>
<span class="cp">#define	CB_COLOR0_CMASK_SLICE				0x28c80</span>
<span class="cp">#define	CB_COLOR0_FMASK					0x28c84</span>
<span class="cp">#define	CB_COLOR0_FMASK_SLICE				0x28c88</span>
<span class="cp">#define	CB_COLOR0_CLEAR_WORD0				0x28c8c</span>
<span class="cp">#define	CB_COLOR0_CLEAR_WORD1				0x28c90</span>
<span class="cp">#define	CB_COLOR0_CLEAR_WORD2				0x28c94</span>
<span class="cp">#define	CB_COLOR0_CLEAR_WORD3				0x28c98</span>

<span class="cp">#define	CB_COLOR1_BASE					0x28c9c</span>
<span class="cp">#define	CB_COLOR2_BASE					0x28cd8</span>
<span class="cp">#define	CB_COLOR3_BASE					0x28d14</span>
<span class="cp">#define	CB_COLOR4_BASE					0x28d50</span>
<span class="cp">#define	CB_COLOR5_BASE					0x28d8c</span>
<span class="cp">#define	CB_COLOR6_BASE					0x28dc8</span>
<span class="cp">#define	CB_COLOR7_BASE					0x28e04</span>
<span class="cp">#define	CB_COLOR8_BASE					0x28e40</span>
<span class="cp">#define	CB_COLOR9_BASE					0x28e5c</span>
<span class="cp">#define	CB_COLOR10_BASE					0x28e78</span>
<span class="cp">#define	CB_COLOR11_BASE					0x28e94</span>

<span class="cp">#define	CB_COLOR1_PITCH					0x28ca0</span>
<span class="cp">#define	CB_COLOR2_PITCH					0x28cdc</span>
<span class="cp">#define	CB_COLOR3_PITCH					0x28d18</span>
<span class="cp">#define	CB_COLOR4_PITCH					0x28d54</span>
<span class="cp">#define	CB_COLOR5_PITCH					0x28d90</span>
<span class="cp">#define	CB_COLOR6_PITCH					0x28dcc</span>
<span class="cp">#define	CB_COLOR7_PITCH					0x28e08</span>
<span class="cp">#define	CB_COLOR8_PITCH					0x28e44</span>
<span class="cp">#define	CB_COLOR9_PITCH					0x28e60</span>
<span class="cp">#define	CB_COLOR10_PITCH				0x28e7c</span>
<span class="cp">#define	CB_COLOR11_PITCH				0x28e98</span>

<span class="cp">#define	CB_COLOR1_SLICE					0x28ca4</span>
<span class="cp">#define	CB_COLOR2_SLICE					0x28ce0</span>
<span class="cp">#define	CB_COLOR3_SLICE					0x28d1c</span>
<span class="cp">#define	CB_COLOR4_SLICE					0x28d58</span>
<span class="cp">#define	CB_COLOR5_SLICE					0x28d94</span>
<span class="cp">#define	CB_COLOR6_SLICE					0x28dd0</span>
<span class="cp">#define	CB_COLOR7_SLICE					0x28e0c</span>
<span class="cp">#define	CB_COLOR8_SLICE					0x28e48</span>
<span class="cp">#define	CB_COLOR9_SLICE					0x28e64</span>
<span class="cp">#define	CB_COLOR10_SLICE				0x28e80</span>
<span class="cp">#define	CB_COLOR11_SLICE				0x28e9c</span>

<span class="cp">#define	CB_COLOR1_VIEW					0x28ca8</span>
<span class="cp">#define	CB_COLOR2_VIEW					0x28ce4</span>
<span class="cp">#define	CB_COLOR3_VIEW					0x28d20</span>
<span class="cp">#define	CB_COLOR4_VIEW					0x28d5c</span>
<span class="cp">#define	CB_COLOR5_VIEW					0x28d98</span>
<span class="cp">#define	CB_COLOR6_VIEW					0x28dd4</span>
<span class="cp">#define	CB_COLOR7_VIEW					0x28e10</span>
<span class="cp">#define	CB_COLOR8_VIEW					0x28e4c</span>
<span class="cp">#define	CB_COLOR9_VIEW					0x28e68</span>
<span class="cp">#define	CB_COLOR10_VIEW					0x28e84</span>
<span class="cp">#define	CB_COLOR11_VIEW					0x28ea0</span>

<span class="cp">#define	CB_COLOR1_INFO					0x28cac</span>
<span class="cp">#define	CB_COLOR2_INFO					0x28ce8</span>
<span class="cp">#define	CB_COLOR3_INFO					0x28d24</span>
<span class="cp">#define	CB_COLOR4_INFO					0x28d60</span>
<span class="cp">#define	CB_COLOR5_INFO					0x28d9c</span>
<span class="cp">#define	CB_COLOR6_INFO					0x28dd8</span>
<span class="cp">#define	CB_COLOR7_INFO					0x28e14</span>
<span class="cp">#define	CB_COLOR8_INFO					0x28e50</span>
<span class="cp">#define	CB_COLOR9_INFO					0x28e6c</span>
<span class="cp">#define	CB_COLOR10_INFO					0x28e88</span>
<span class="cp">#define	CB_COLOR11_INFO					0x28ea4</span>

<span class="cp">#define	CB_COLOR1_ATTRIB				0x28cb0</span>
<span class="cp">#define	CB_COLOR2_ATTRIB				0x28cec</span>
<span class="cp">#define	CB_COLOR3_ATTRIB				0x28d28</span>
<span class="cp">#define	CB_COLOR4_ATTRIB				0x28d64</span>
<span class="cp">#define	CB_COLOR5_ATTRIB				0x28da0</span>
<span class="cp">#define	CB_COLOR6_ATTRIB				0x28ddc</span>
<span class="cp">#define	CB_COLOR7_ATTRIB				0x28e18</span>
<span class="cp">#define	CB_COLOR8_ATTRIB				0x28e54</span>
<span class="cp">#define	CB_COLOR9_ATTRIB				0x28e70</span>
<span class="cp">#define	CB_COLOR10_ATTRIB				0x28e8c</span>
<span class="cp">#define	CB_COLOR11_ATTRIB				0x28ea8</span>

<span class="cp">#define	CB_COLOR1_DIM					0x28cb4</span>
<span class="cp">#define	CB_COLOR2_DIM					0x28cf0</span>
<span class="cp">#define	CB_COLOR3_DIM					0x28d2c</span>
<span class="cp">#define	CB_COLOR4_DIM					0x28d68</span>
<span class="cp">#define	CB_COLOR5_DIM					0x28da4</span>
<span class="cp">#define	CB_COLOR6_DIM					0x28de0</span>
<span class="cp">#define	CB_COLOR7_DIM					0x28e1c</span>
<span class="cp">#define	CB_COLOR8_DIM					0x28e58</span>
<span class="cp">#define	CB_COLOR9_DIM					0x28e74</span>
<span class="cp">#define	CB_COLOR10_DIM					0x28e90</span>
<span class="cp">#define	CB_COLOR11_DIM					0x28eac</span>

<span class="cp">#define	CB_COLOR1_CMASK					0x28cb8</span>
<span class="cp">#define	CB_COLOR2_CMASK					0x28cf4</span>
<span class="cp">#define	CB_COLOR3_CMASK					0x28d30</span>
<span class="cp">#define	CB_COLOR4_CMASK					0x28d6c</span>
<span class="cp">#define	CB_COLOR5_CMASK					0x28da8</span>
<span class="cp">#define	CB_COLOR6_CMASK					0x28de4</span>
<span class="cp">#define	CB_COLOR7_CMASK					0x28e20</span>

<span class="cp">#define	CB_COLOR1_CMASK_SLICE				0x28cbc</span>
<span class="cp">#define	CB_COLOR2_CMASK_SLICE				0x28cf8</span>
<span class="cp">#define	CB_COLOR3_CMASK_SLICE				0x28d34</span>
<span class="cp">#define	CB_COLOR4_CMASK_SLICE				0x28d70</span>
<span class="cp">#define	CB_COLOR5_CMASK_SLICE				0x28dac</span>
<span class="cp">#define	CB_COLOR6_CMASK_SLICE				0x28de8</span>
<span class="cp">#define	CB_COLOR7_CMASK_SLICE				0x28e24</span>

<span class="cp">#define	CB_COLOR1_FMASK					0x28cc0</span>
<span class="cp">#define	CB_COLOR2_FMASK					0x28cfc</span>
<span class="cp">#define	CB_COLOR3_FMASK					0x28d38</span>
<span class="cp">#define	CB_COLOR4_FMASK					0x28d74</span>
<span class="cp">#define	CB_COLOR5_FMASK					0x28db0</span>
<span class="cp">#define	CB_COLOR6_FMASK					0x28dec</span>
<span class="cp">#define	CB_COLOR7_FMASK					0x28e28</span>

<span class="cp">#define	CB_COLOR1_FMASK_SLICE				0x28cc4</span>
<span class="cp">#define	CB_COLOR2_FMASK_SLICE				0x28d00</span>
<span class="cp">#define	CB_COLOR3_FMASK_SLICE				0x28d3c</span>
<span class="cp">#define	CB_COLOR4_FMASK_SLICE				0x28d78</span>
<span class="cp">#define	CB_COLOR5_FMASK_SLICE				0x28db4</span>
<span class="cp">#define	CB_COLOR6_FMASK_SLICE				0x28df0</span>
<span class="cp">#define	CB_COLOR7_FMASK_SLICE				0x28e2c</span>

<span class="cp">#define	CB_COLOR1_CLEAR_WORD0				0x28cc8</span>
<span class="cp">#define	CB_COLOR2_CLEAR_WORD0				0x28d04</span>
<span class="cp">#define	CB_COLOR3_CLEAR_WORD0				0x28d40</span>
<span class="cp">#define	CB_COLOR4_CLEAR_WORD0				0x28d7c</span>
<span class="cp">#define	CB_COLOR5_CLEAR_WORD0				0x28db8</span>
<span class="cp">#define	CB_COLOR6_CLEAR_WORD0				0x28df4</span>
<span class="cp">#define	CB_COLOR7_CLEAR_WORD0				0x28e30</span>

<span class="cp">#define	CB_COLOR1_CLEAR_WORD1				0x28ccc</span>
<span class="cp">#define	CB_COLOR2_CLEAR_WORD1				0x28d08</span>
<span class="cp">#define	CB_COLOR3_CLEAR_WORD1				0x28d44</span>
<span class="cp">#define	CB_COLOR4_CLEAR_WORD1				0x28d80</span>
<span class="cp">#define	CB_COLOR5_CLEAR_WORD1				0x28dbc</span>
<span class="cp">#define	CB_COLOR6_CLEAR_WORD1				0x28df8</span>
<span class="cp">#define	CB_COLOR7_CLEAR_WORD1				0x28e34</span>

<span class="cp">#define	CB_COLOR1_CLEAR_WORD2				0x28cd0</span>
<span class="cp">#define	CB_COLOR2_CLEAR_WORD2				0x28d0c</span>
<span class="cp">#define	CB_COLOR3_CLEAR_WORD2				0x28d48</span>
<span class="cp">#define	CB_COLOR4_CLEAR_WORD2				0x28d84</span>
<span class="cp">#define	CB_COLOR5_CLEAR_WORD2				0x28dc0</span>
<span class="cp">#define	CB_COLOR6_CLEAR_WORD2				0x28dfc</span>
<span class="cp">#define	CB_COLOR7_CLEAR_WORD2				0x28e38</span>

<span class="cp">#define	CB_COLOR1_CLEAR_WORD3				0x28cd4</span>
<span class="cp">#define	CB_COLOR2_CLEAR_WORD3				0x28d10</span>
<span class="cp">#define	CB_COLOR3_CLEAR_WORD3				0x28d4c</span>
<span class="cp">#define	CB_COLOR4_CLEAR_WORD3				0x28d88</span>
<span class="cp">#define	CB_COLOR5_CLEAR_WORD3				0x28dc4</span>
<span class="cp">#define	CB_COLOR6_CLEAR_WORD3				0x28e00</span>
<span class="cp">#define	CB_COLOR7_CLEAR_WORD3				0x28e3c</span>

<span class="cp">#define SQ_TEX_RESOURCE_WORD0_0                         0x30000</span>
<span class="cp">#	define TEX_DIM(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#	define SQ_TEX_DIM_1D				0</span>
<span class="cp">#	define SQ_TEX_DIM_2D				1</span>
<span class="cp">#	define SQ_TEX_DIM_3D				2</span>
<span class="cp">#	define SQ_TEX_DIM_CUBEMAP			3</span>
<span class="cp">#	define SQ_TEX_DIM_1D_ARRAY			4</span>
<span class="cp">#	define SQ_TEX_DIM_2D_ARRAY			5</span>
<span class="cp">#	define SQ_TEX_DIM_2D_MSAA			6</span>
<span class="cp">#	define SQ_TEX_DIM_2D_ARRAY_MSAA			7</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD1_0                         0x30004</span>
<span class="cp">#       define TEX_ARRAY_MODE(x)                        ((x) &lt;&lt; 28)</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD2_0                         0x30008</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD3_0                         0x3000C</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD4_0                         0x30010</span>
<span class="cp">#	define TEX_DST_SEL_X(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#	define TEX_DST_SEL_Y(x)				((x) &lt;&lt; 19)</span>
<span class="cp">#	define TEX_DST_SEL_Z(x)				((x) &lt;&lt; 22)</span>
<span class="cp">#	define TEX_DST_SEL_W(x)				((x) &lt;&lt; 25)</span>
<span class="cp">#	define SQ_SEL_X					0</span>
<span class="cp">#	define SQ_SEL_Y					1</span>
<span class="cp">#	define SQ_SEL_Z					2</span>
<span class="cp">#	define SQ_SEL_W					3</span>
<span class="cp">#	define SQ_SEL_0					4</span>
<span class="cp">#	define SQ_SEL_1					5</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD5_0                         0x30014</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD6_0                         0x30018</span>
<span class="cp">#       define TEX_TILE_SPLIT(x)                        (((x) &amp; 0x7) &lt;&lt; 29)</span>
<span class="cp">#define SQ_TEX_RESOURCE_WORD7_0                         0x3001c</span>
<span class="cp">#       define MACRO_TILE_ASPECT(x)                     (((x) &amp; 0x3) &lt;&lt; 6)</span>
<span class="cp">#       define TEX_BANK_WIDTH(x)                        (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#       define TEX_BANK_HEIGHT(x)                       (((x) &amp; 0x3) &lt;&lt; 10)</span>
<span class="cp">#       define TEX_NUM_BANKS(x)                         (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define R_030000_SQ_TEX_RESOURCE_WORD0_0             0x030000</span>
<span class="cp">#define   S_030000_DIM(x)                              (((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define   G_030000_DIM(x)                              (((x) &gt;&gt; 0) &amp; 0x7)</span>
<span class="cp">#define   C_030000_DIM                                 0xFFFFFFF8</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_1D                     0x00000000</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_2D                     0x00000001</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_3D                     0x00000002</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_CUBEMAP                0x00000003</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_1D_ARRAY               0x00000004</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_2D_ARRAY               0x00000005</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_2D_MSAA                0x00000006</span>
<span class="cp">#define     V_030000_SQ_TEX_DIM_2D_ARRAY_MSAA          0x00000007</span>
<span class="cp">#define   S_030000_NON_DISP_TILING_ORDER(x)            (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_030000_NON_DISP_TILING_ORDER(x)            (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_030000_NON_DISP_TILING_ORDER               0xFFFFFFDF</span>
<span class="cp">#define   S_030000_PITCH(x)                            (((x) &amp; 0xFFF) &lt;&lt; 6)</span>
<span class="cp">#define   G_030000_PITCH(x)                            (((x) &gt;&gt; 6) &amp; 0xFFF)</span>
<span class="cp">#define   C_030000_PITCH                               0xFFFC003F</span>
<span class="cp">#define   S_030000_TEX_WIDTH(x)                        (((x) &amp; 0x3FFF) &lt;&lt; 18)</span>
<span class="cp">#define   G_030000_TEX_WIDTH(x)                        (((x) &gt;&gt; 18) &amp; 0x3FFF)</span>
<span class="cp">#define   C_030000_TEX_WIDTH                           0x0003FFFF</span>
<span class="cp">#define R_030004_SQ_TEX_RESOURCE_WORD1_0             0x030004</span>
<span class="cp">#define   S_030004_TEX_HEIGHT(x)                       (((x) &amp; 0x3FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_030004_TEX_HEIGHT(x)                       (((x) &gt;&gt; 0) &amp; 0x3FFF)</span>
<span class="cp">#define   C_030004_TEX_HEIGHT                          0xFFFFC000</span>
<span class="cp">#define   S_030004_TEX_DEPTH(x)                        (((x) &amp; 0x1FFF) &lt;&lt; 14)</span>
<span class="cp">#define   G_030004_TEX_DEPTH(x)                        (((x) &gt;&gt; 14) &amp; 0x1FFF)</span>
<span class="cp">#define   C_030004_TEX_DEPTH                           0xF8003FFF</span>
<span class="cp">#define   S_030004_ARRAY_MODE(x)                       (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_030004_ARRAY_MODE(x)                       (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_030004_ARRAY_MODE                          0x0FFFFFFF</span>
<span class="cp">#define R_030008_SQ_TEX_RESOURCE_WORD2_0             0x030008</span>
<span class="cp">#define   S_030008_BASE_ADDRESS(x)                     (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_030008_BASE_ADDRESS(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_030008_BASE_ADDRESS                        0x00000000</span>
<span class="cp">#define R_03000C_SQ_TEX_RESOURCE_WORD3_0             0x03000C</span>
<span class="cp">#define   S_03000C_MIP_ADDRESS(x)                      (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_03000C_MIP_ADDRESS(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_03000C_MIP_ADDRESS                         0x00000000</span>
<span class="cp">#define R_030010_SQ_TEX_RESOURCE_WORD4_0             0x030010</span>
<span class="cp">#define   S_030010_FORMAT_COMP_X(x)                    (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_030010_FORMAT_COMP_X(x)                    (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_030010_FORMAT_COMP_X                       0xFFFFFFFC</span>
<span class="cp">#define     V_030010_SQ_FORMAT_COMP_UNSIGNED           0x00000000</span>
<span class="cp">#define     V_030010_SQ_FORMAT_COMP_SIGNED             0x00000001</span>
<span class="cp">#define     V_030010_SQ_FORMAT_COMP_UNSIGNED_BIASED    0x00000002</span>
<span class="cp">#define   S_030010_FORMAT_COMP_Y(x)                    (((x) &amp; 0x3) &lt;&lt; 2)</span>
<span class="cp">#define   G_030010_FORMAT_COMP_Y(x)                    (((x) &gt;&gt; 2) &amp; 0x3)</span>
<span class="cp">#define   C_030010_FORMAT_COMP_Y                       0xFFFFFFF3</span>
<span class="cp">#define   S_030010_FORMAT_COMP_Z(x)                    (((x) &amp; 0x3) &lt;&lt; 4)</span>
<span class="cp">#define   G_030010_FORMAT_COMP_Z(x)                    (((x) &gt;&gt; 4) &amp; 0x3)</span>
<span class="cp">#define   C_030010_FORMAT_COMP_Z                       0xFFFFFFCF</span>
<span class="cp">#define   S_030010_FORMAT_COMP_W(x)                    (((x) &amp; 0x3) &lt;&lt; 6)</span>
<span class="cp">#define   G_030010_FORMAT_COMP_W(x)                    (((x) &gt;&gt; 6) &amp; 0x3)</span>
<span class="cp">#define   C_030010_FORMAT_COMP_W                       0xFFFFFF3F</span>
<span class="cp">#define   S_030010_NUM_FORMAT_ALL(x)                   (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_030010_NUM_FORMAT_ALL(x)                   (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   C_030010_NUM_FORMAT_ALL                      0xFFFFFCFF</span>
<span class="cp">#define     V_030010_SQ_NUM_FORMAT_NORM                0x00000000</span>
<span class="cp">#define     V_030010_SQ_NUM_FORMAT_INT                 0x00000001</span>
<span class="cp">#define     V_030010_SQ_NUM_FORMAT_SCALED              0x00000002</span>
<span class="cp">#define   S_030010_SRF_MODE_ALL(x)                     (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_030010_SRF_MODE_ALL(x)                     (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_030010_SRF_MODE_ALL                        0xFFFFFBFF</span>
<span class="cp">#define     V_030010_SRF_MODE_ZERO_CLAMP_MINUS_ONE     0x00000000</span>
<span class="cp">#define     V_030010_SRF_MODE_NO_ZERO                  0x00000001</span>
<span class="cp">#define   S_030010_FORCE_DEGAMMA(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_030010_FORCE_DEGAMMA(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_030010_FORCE_DEGAMMA                       0xFFFFF7FF</span>
<span class="cp">#define   S_030010_ENDIAN_SWAP(x)                      (((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define   G_030010_ENDIAN_SWAP(x)                      (((x) &gt;&gt; 12) &amp; 0x3)</span>
<span class="cp">#define   C_030010_ENDIAN_SWAP                         0xFFFFCFFF</span>
<span class="cp">#define   S_030010_DST_SEL_X(x)                        (((x) &amp; 0x7) &lt;&lt; 16)</span>
<span class="cp">#define   G_030010_DST_SEL_X(x)                        (((x) &gt;&gt; 16) &amp; 0x7)</span>
<span class="cp">#define   C_030010_DST_SEL_X                           0xFFF8FFFF</span>
<span class="cp">#define     V_030010_SQ_SEL_X                          0x00000000</span>
<span class="cp">#define     V_030010_SQ_SEL_Y                          0x00000001</span>
<span class="cp">#define     V_030010_SQ_SEL_Z                          0x00000002</span>
<span class="cp">#define     V_030010_SQ_SEL_W                          0x00000003</span>
<span class="cp">#define     V_030010_SQ_SEL_0                          0x00000004</span>
<span class="cp">#define     V_030010_SQ_SEL_1                          0x00000005</span>
<span class="cp">#define   S_030010_DST_SEL_Y(x)                        (((x) &amp; 0x7) &lt;&lt; 19)</span>
<span class="cp">#define   G_030010_DST_SEL_Y(x)                        (((x) &gt;&gt; 19) &amp; 0x7)</span>
<span class="cp">#define   C_030010_DST_SEL_Y                           0xFFC7FFFF</span>
<span class="cp">#define   S_030010_DST_SEL_Z(x)                        (((x) &amp; 0x7) &lt;&lt; 22)</span>
<span class="cp">#define   G_030010_DST_SEL_Z(x)                        (((x) &gt;&gt; 22) &amp; 0x7)</span>
<span class="cp">#define   C_030010_DST_SEL_Z                           0xFE3FFFFF</span>
<span class="cp">#define   S_030010_DST_SEL_W(x)                        (((x) &amp; 0x7) &lt;&lt; 25)</span>
<span class="cp">#define   G_030010_DST_SEL_W(x)                        (((x) &gt;&gt; 25) &amp; 0x7)</span>
<span class="cp">#define   C_030010_DST_SEL_W                           0xF1FFFFFF</span>
<span class="cp">#define   S_030010_BASE_LEVEL(x)                       (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_030010_BASE_LEVEL(x)                       (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_030010_BASE_LEVEL                          0x0FFFFFFF</span>
<span class="cp">#define R_030014_SQ_TEX_RESOURCE_WORD5_0             0x030014</span>
<span class="cp">#define   S_030014_LAST_LEVEL(x)                       (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_030014_LAST_LEVEL(x)                       (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_030014_LAST_LEVEL                          0xFFFFFFF0</span>
<span class="cp">#define   S_030014_BASE_ARRAY(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 4)</span>
<span class="cp">#define   G_030014_BASE_ARRAY(x)                       (((x) &gt;&gt; 4) &amp; 0x1FFF)</span>
<span class="cp">#define   C_030014_BASE_ARRAY                          0xFFFE000F</span>
<span class="cp">#define   S_030014_LAST_ARRAY(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 17)</span>
<span class="cp">#define   G_030014_LAST_ARRAY(x)                       (((x) &gt;&gt; 17) &amp; 0x1FFF)</span>
<span class="cp">#define   C_030014_LAST_ARRAY                          0xC001FFFF</span>
<span class="cp">#define R_030018_SQ_TEX_RESOURCE_WORD6_0             0x030018</span>
<span class="cp">#define   S_030018_MAX_ANISO(x)                        (((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define   G_030018_MAX_ANISO(x)                        (((x) &gt;&gt; 0) &amp; 0x7)</span>
<span class="cp">#define   C_030018_MAX_ANISO                           0xFFFFFFF8</span>
<span class="cp">#define   S_030018_PERF_MODULATION(x)                  (((x) &amp; 0x7) &lt;&lt; 3)</span>
<span class="cp">#define   G_030018_PERF_MODULATION(x)                  (((x) &gt;&gt; 3) &amp; 0x7)</span>
<span class="cp">#define   C_030018_PERF_MODULATION                     0xFFFFFFC7</span>
<span class="cp">#define   S_030018_INTERLACED(x)                       (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_030018_INTERLACED(x)                       (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_030018_INTERLACED                          0xFFFFFFBF</span>
<span class="cp">#define   S_030018_TILE_SPLIT(x)                       (((x) &amp; 0x7) &lt;&lt; 29)</span>
<span class="cp">#define   G_030018_TILE_SPLIT(x)                       (((x) &gt;&gt; 29) &amp; 0x7)</span>
<span class="cp">#define R_03001C_SQ_TEX_RESOURCE_WORD7_0             0x03001C</span>
<span class="cp">#define   S_03001C_MACRO_TILE_ASPECT(x)                (((x) &amp; 0x3) &lt;&lt; 6)</span>
<span class="cp">#define   G_03001C_MACRO_TILE_ASPECT(x)                (((x) &gt;&gt; 6) &amp; 0x3)</span>
<span class="cp">#define   S_03001C_BANK_WIDTH(x)                       (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_03001C_BANK_WIDTH(x)                       (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   S_03001C_BANK_HEIGHT(x)                      (((x) &amp; 0x3) &lt;&lt; 10)</span>
<span class="cp">#define   G_03001C_BANK_HEIGHT(x)                      (((x) &gt;&gt; 10) &amp; 0x3)</span>
<span class="cp">#define   S_03001C_NUM_BANKS(x)                        (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_03001C_NUM_BANKS(x)                        (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   S_03001C_TYPE(x)                             (((x) &amp; 0x3) &lt;&lt; 30)</span>
<span class="cp">#define   G_03001C_TYPE(x)                             (((x) &gt;&gt; 30) &amp; 0x3)</span>
<span class="cp">#define   C_03001C_TYPE                                0x3FFFFFFF</span>
<span class="cp">#define     V_03001C_SQ_TEX_VTX_INVALID_TEXTURE        0x00000000</span>
<span class="cp">#define     V_03001C_SQ_TEX_VTX_INVALID_BUFFER         0x00000001</span>
<span class="cp">#define     V_03001C_SQ_TEX_VTX_VALID_TEXTURE          0x00000002</span>
<span class="cp">#define     V_03001C_SQ_TEX_VTX_VALID_BUFFER           0x00000003</span>
<span class="cp">#define   S_03001C_DATA_FORMAT(x)                      (((x) &amp; 0x3F) &lt;&lt; 0)</span>
<span class="cp">#define   G_03001C_DATA_FORMAT(x)                      (((x) &gt;&gt; 0) &amp; 0x3F)</span>
<span class="cp">#define   C_03001C_DATA_FORMAT                         0xFFFFFFC0</span>

<span class="cp">#define SQ_VTX_CONSTANT_WORD0_0				0x30000</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD1_0				0x30004</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD2_0				0x30008</span>
<span class="cp">#	define SQ_VTXC_BASE_ADDR_HI(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#	define SQ_VTXC_STRIDE(x)			((x) &lt;&lt; 8)</span>
<span class="cp">#	define SQ_VTXC_ENDIAN_SWAP(x)			((x) &lt;&lt; 30)</span>
<span class="cp">#	define SQ_ENDIAN_NONE				0</span>
<span class="cp">#	define SQ_ENDIAN_8IN16				1</span>
<span class="cp">#	define SQ_ENDIAN_8IN32				2</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD3_0				0x3000C</span>
<span class="cp">#	define SQ_VTCX_SEL_X(x)				((x) &lt;&lt; 3)</span>
<span class="cp">#	define SQ_VTCX_SEL_Y(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#	define SQ_VTCX_SEL_Z(x)				((x) &lt;&lt; 9)</span>
<span class="cp">#	define SQ_VTCX_SEL_W(x)				((x) &lt;&lt; 12)</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD4_0				0x30010</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD5_0                         0x30014</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD6_0                         0x30018</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD7_0                         0x3001c</span>

<span class="cp">#define TD_PS_BORDER_COLOR_INDEX                        0xA400</span>
<span class="cp">#define TD_PS_BORDER_COLOR_RED                          0xA404</span>
<span class="cp">#define TD_PS_BORDER_COLOR_GREEN                        0xA408</span>
<span class="cp">#define TD_PS_BORDER_COLOR_BLUE                         0xA40C</span>
<span class="cp">#define TD_PS_BORDER_COLOR_ALPHA                        0xA410</span>
<span class="cp">#define TD_VS_BORDER_COLOR_INDEX                        0xA414</span>
<span class="cp">#define TD_VS_BORDER_COLOR_RED                          0xA418</span>
<span class="cp">#define TD_VS_BORDER_COLOR_GREEN                        0xA41C</span>
<span class="cp">#define TD_VS_BORDER_COLOR_BLUE                         0xA420</span>
<span class="cp">#define TD_VS_BORDER_COLOR_ALPHA                        0xA424</span>
<span class="cp">#define TD_GS_BORDER_COLOR_INDEX                        0xA428</span>
<span class="cp">#define TD_GS_BORDER_COLOR_RED                          0xA42C</span>
<span class="cp">#define TD_GS_BORDER_COLOR_GREEN                        0xA430</span>
<span class="cp">#define TD_GS_BORDER_COLOR_BLUE                         0xA434</span>
<span class="cp">#define TD_GS_BORDER_COLOR_ALPHA                        0xA438</span>
<span class="cp">#define TD_HS_BORDER_COLOR_INDEX                        0xA43C</span>
<span class="cp">#define TD_HS_BORDER_COLOR_RED                          0xA440</span>
<span class="cp">#define TD_HS_BORDER_COLOR_GREEN                        0xA444</span>
<span class="cp">#define TD_HS_BORDER_COLOR_BLUE                         0xA448</span>
<span class="cp">#define TD_HS_BORDER_COLOR_ALPHA                        0xA44C</span>
<span class="cp">#define TD_LS_BORDER_COLOR_INDEX                        0xA450</span>
<span class="cp">#define TD_LS_BORDER_COLOR_RED                          0xA454</span>
<span class="cp">#define TD_LS_BORDER_COLOR_GREEN                        0xA458</span>
<span class="cp">#define TD_LS_BORDER_COLOR_BLUE                         0xA45C</span>
<span class="cp">#define TD_LS_BORDER_COLOR_ALPHA                        0xA460</span>
<span class="cp">#define TD_CS_BORDER_COLOR_INDEX                        0xA464</span>
<span class="cp">#define TD_CS_BORDER_COLOR_RED                          0xA468</span>
<span class="cp">#define TD_CS_BORDER_COLOR_GREEN                        0xA46C</span>
<span class="cp">#define TD_CS_BORDER_COLOR_BLUE                         0xA470</span>
<span class="cp">#define TD_CS_BORDER_COLOR_ALPHA                        0xA474</span>

<span class="cm">/* cayman 3D regs */</span>
<span class="cp">#define CAYMAN_VGT_OFFCHIP_LDS_BASE			0x89B4</span>
<span class="cp">#define CAYMAN_SQ_EX_ALLOC_TABLE_SLOTS			0x8E48</span>
<span class="cp">#define CAYMAN_DB_EQAA					0x28804</span>
<span class="cp">#define CAYMAN_DB_DEPTH_INFO				0x2803C</span>
<span class="cp">#define CAYMAN_PA_SC_AA_CONFIG				0x28BE0</span>
<span class="cp">#define         CAYMAN_MSAA_NUM_SAMPLES_SHIFT           0</span>
<span class="cp">#define         CAYMAN_MSAA_NUM_SAMPLES_MASK            0x7</span>
<span class="cp">#define CAYMAN_SX_SCATTER_EXPORT_BASE			0x28358</span>
<span class="cm">/* cayman packet3 addition */</span>
<span class="cp">#define	CAYMAN_PACKET3_DEALLOC_STATE			0x14</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
