============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  03:42:55 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-3206 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1055                  
             Slack:=   -3206                  

Exceptions/Constraints:
  input_delay             -900            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.1  (arrival)   wdata_in[2]           
   1055    4041   161      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    4041     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

