module module_0 (
    input logic id_1,
    output id_2,
    input logic id_3
);
endmodule
