Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Dec 17 03:23:03 2025
| Host         : Koson-i9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_demo_dvi_control_sets_placed.rpt
| Design       : display_demo_dvi
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |             Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  display_clocks_inst/o_clk_1x |                                       |                                        |                3 |              3 |         1.00 |
|  display_clocks_inst/o_clk_1x |                                       | display_clocks_inst/MMCME2_BASE_inst_0 |                5 |             12 |         2.40 |
|  display_clocks_inst/o_clk_1x |                                       | display_timings_inst/SR[0]             |                3 |             12 |         4.00 |
|  display_clocks_inst/o_clk_1x |                                       | display_timings_inst/o_sx[0]_i_1_n_0   |                4 |             16 |         4.00 |
|  display_clocks_inst/o_clk_1x | display_timings_inst/o_sy[15]_i_2_n_0 | display_clocks_inst/MMCME2_BASE_inst_0 |                4 |             16 |         4.00 |
+-------------------------------+---------------------------------------+----------------------------------------+------------------+----------------+--------------+


