#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 11 10:51:09 2023
# Process ID: 13524
# Current directory: E:/FYP/FPGA_XILINX 2/Mealy_Example_3_Way_Process/Mealy_Example_3_Way_Process.sim/sim_1/behav/xsim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15500 E:\FYP\FPGA_XILINX 2\Mealy_Example_3_Way_Process\Mealy_Example_3_Way_Process.sim\sim_1\behav\xsim\Mealy_Example_3_Way_process_Tb_behav.wdb
# Log file: E:/FYP/FPGA_XILINX 2/Mealy_Example_3_Way_Process/Mealy_Example_3_Way_Process.sim/sim_1/behav/xsim/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Mealy_Example_3_Way_Process/Mealy_Example_3_Way_Process.sim/sim_1/behav/xsim\vivado.jou
#-----------------------------------------------------------
start_gui
open_wave_database {E:\FYP\FPGA_XILINX 2\Mealy_Example_3_Way_Process\Mealy_Example_3_Way_Process.sim\sim_1\behav\xsim\Mealy_Example_3_Way_process_Tb_behav.wdb}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 835.340 ; gain = 95.621
open_wave_database: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 835.340 ; gain = 95.621
add_wave {{/Mealy_Example_3_Way_process_Tb/uut/state}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 10:52:27 2023...
