<module name="PCIe1_PHY_TX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIEPHYTX_FUNC_CONFIG_REG" acronym="PCIEPHYTX_FUNC_CONFIG_REG" offset="0xC" width="32" description="Functional Configuration registers">
    <bitfield id="MEM_INVPAIR" width="1" begin="31" end="31" resetval="0" description="Invert polarity of TXP/TXN" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="PCIEPHYTX_DRIVER_DATA_CONFIG1" acronym="PCIEPHYTX_DRIVER_DATA_CONFIG1" offset="0x10" width="32" description="Configures the Driver data pattern">
    <bitfield id="MEM_EVEN_OUT_CONFIG0" width="7" begin="31" end="25" resetval="0x0" description="Overriding the even TX data driver - to AFE" range="" rwaccess="RW"/>
    <bitfield id="MEM_ODD_OUT_CONFIG0" width="7" begin="24" end="18" resetval="0x0" description="Overriding the odd TX data driver - to AFE" range="" rwaccess="RW"/>
    <bitfield id="MEM_EVEN_OUT_CONFIG1" width="7" begin="17" end="11" resetval="0x0" description="Overriding the even TX data driver - to AFE" range="" rwaccess="RW"/>
    <bitfield id="MEM_ODD_OUT_CONFIG1" width="7" begin="10" end="4" resetval="0x0" description="Overriding the odd TX data driver - to AFE" range="" rwaccess="RW"/>
    <bitfield id="MEM_HS_RATE_ANA_OVERRIDE" width="2" begin="3" end="2" resetval="0x0" description="Override for the HS rate signal going to the AFE" range="" rwaccess="RW"/>
    <bitfield id="MEM_OVRD_HS_RATE_ANA_OVERRIDE" width="1" begin="1" end="1" resetval="0x0" description="Pin override for the hs_rate_ana_override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="PCIEPHYTX_TEST_CONFIG_REG" acronym="PCIEPHYTX_TEST_CONFIG_REG" offset="0x2C" width="32" description="Test related configuration registers">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Keep at 0" range="" rwaccess="R"/>
    <bitfield id="MEM_EN_LPBK" width="1" begin="30" end="30" resetval="0" description="Loopback enable for test" range="" rwaccess="RW"/>
    <bitfield id="MEM_ENTXPATT" width="1" begin="29" end="29" resetval="0" description="Enable Test pattern to input of the serializer instead of TD" range="" rwaccess="RW"/>
    <bitfield id="MEM_TESTPATT" width="3" begin="28" end="26" resetval="0x0" description="Select the LFSR mode to generate the required pattern 000 - 31 bit LFSR mode 011 - 23 bit LFSR mode 010 - 7 bit LFSR mode 001 - generate 1010 pattern 100 - Fixed 31 bit value from pattgen_preload_val" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="25" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PCIEPHYTX_PATTGEN_PRELOAD" acronym="PCIEPHYTX_PATTGEN_PRELOAD" offset="0x30" width="32" description="Pattern generator (31 bit) LFSR Seed or preload value">
    <bitfield id="MEM_PATTGEN_PRELOAD_VAL" width="31" begin="31" end="1" resetval="0x0000 0000" description="Preload value to the LFSR pattern generator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
  </register>
</module>
