AXI4_DEV_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/hdl/AXI4_DEV_v1_0_S00_AXI.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
AXI_REG.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/AXI_REG.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
I2CMaster.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/I2CMaster.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
cur_meas.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/cur_meas.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
deb_cnt.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/deb_cnt.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
dna.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/dna.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
hold_up.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/hold_up.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
input_debounce.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/input_debounce.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
usm.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/usm.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
wave_gen.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/src/wave_gen.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
AXI4_DEV_v1_0.v,verilog,xil_defaultlib,../../../bd/CPU/ipshared/cca8/hdl/AXI4_DEV_v1_0.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
CPU_AXI4_DEV_0_1.v,verilog,xil_defaultlib,../../../bd/CPU/ip/CPU_AXI4_DEV_0_1/sim/CPU_AXI4_DEV_0_1.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
CPU_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/CPU/ip/CPU_processing_system7_0_0_1/sim/CPU_processing_system7_0_0.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
CPU_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/sim/CPU_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
CPU.v,verilog,xil_defaultlib,../../../bd/CPU/sim/CPU.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
CPU_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/CPU/ip/CPU_auto_pc_0/sim/CPU_auto_pc_0.v,incdir="$ref_dir/../../../bd/CPU/ipshared/cca8/src"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/cca8/src"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
