# rv_id (module)

### Author : Foez Ahmed (foez.official@gmail.com)

## TOP IO
<img src="./rv_id_top.svg">

## Description

Write a markdown documentation for this systemverilog module:

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|
|RV32I|bit||1||
|RV64I|bit||1||
|RVF|bit||1||
|RVD|bit||1||
|RVQ|bit||1||

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
|inst_i|input|logic [31:0]|||
|inst_o|output|decoded_inst_t|||
