/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL9300
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL9300_REG_DEFINITION_H__
#define __RTL9300_REG_DEFINITION_H__

/*
 * Feature: Chip Information
 */
#define RTL9300_MODEL_NAME_INFO_ADDR                                                                           (0x4)
  #define RTL9300_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                (16)
  #define RTL9300_MODEL_NAME_INFO_RTL_ID_MASK                                                                  (0xFFFF << RTL9300_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                        (11)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                          (0x1F << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                        (6)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                          (0x1F << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET                                                        (4)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_MASK                                                          (0x3 << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_RTL_VID_OFFSET                                                               (0)
  #define RTL9300_MODEL_NAME_INFO_RTL_VID_MASK                                                                 (0xF << RTL9300_MODEL_NAME_INFO_RTL_VID_OFFSET)

#define RTL9300_CHIP_INFO_ADDR                                                                                 (0x8)
  #define RTL9300_CHIP_INFO_RL_VID_OFFSET                                                                      (28)
  #define RTL9300_CHIP_INFO_RL_VID_MASK                                                                        (0xF << RTL9300_CHIP_INFO_RL_VID_OFFSET)
  #define RTL9300_CHIP_INFO_MCID_OFFSET                                                                        (24)
  #define RTL9300_CHIP_INFO_MCID_MASK                                                                          (0xF << RTL9300_CHIP_INFO_MCID_OFFSET)
  #define RTL9300_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                (16)
  #define RTL9300_CHIP_INFO_CHIP_INFO_EN_MASK                                                                  (0xF << RTL9300_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL9300_CHIP_INFO_RL_ID_OFFSET                                                                       (0)
  #define RTL9300_CHIP_INFO_RL_ID_MASK                                                                         (0xFFFF << RTL9300_CHIP_INFO_RL_ID_OFFSET)

/*
 * Feature: Reset
 */
#define RTL9300_RST_GLB_CTRL_0_ADDR                                                                            (0xC)
  #define RTL9300_RST_GLB_CTRL_0_RST_OUT_TMR_OFFSET                                                            (11)
  #define RTL9300_RST_GLB_CTRL_0_RST_OUT_TMR_MASK                                                              (0xFF << RTL9300_RST_GLB_CTRL_0_RST_OUT_TMR_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_OFFSET                                                             (10)
  #define RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_MASK                                                               (0x1 << RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_EN_OFFSET                                                          (9)
  #define RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_EN_MASK                                                            (0x1 << RTL9300_RST_GLB_CTRL_0_FRC_RSTOUT_EN_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_OFFSET                                                            (8)
  #define RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_WD_RST_EN_OFFSET                                                              (7)
  #define RTL9300_RST_GLB_CTRL_0_WD_RST_EN_MASK                                                                (0x1 << RTL9300_RST_GLB_CTRL_0_WD_RST_EN_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET                                                            (6)
  #define RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_RST_OFFSET                                                                 (5)
  #define RTL9300_RST_GLB_CTRL_0_SW_RST_MASK                                                                   (0x1 << RTL9300_RST_GLB_CTRL_0_SW_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET                                                            (4)
  #define RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET                                                          (3)
  #define RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_MASK                                                            (0x1 << RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET                                                             (2)
  #define RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_MASK                                                               (0x1 << RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_Q_RST_OFFSET                                                               (1)
  #define RTL9300_RST_GLB_CTRL_0_SW_Q_RST_MASK                                                                 (0x1 << RTL9300_RST_GLB_CTRL_0_SW_Q_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET)

#define RTL9300_RST_GLB_STS_0_ADDR                                                                             (0x10)
  #define RTL9300_RST_GLB_STS_0_CHIP_RST_STA_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_STS_0_CHIP_RST_STA_MASK                                                              (0xFFFFFFFF << RTL9300_RST_GLB_STS_0_CHIP_RST_STA_OFFSET)

#define RTL9300_RST_GLB_STS_1_ADDR                                                                             (0x14)
  #define RTL9300_RST_GLB_STS_1_WDOG_RST_STA_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_STS_1_WDOG_RST_STA_MASK                                                              (0xFFFFFFFF << RTL9300_RST_GLB_STS_1_WDOG_RST_STA_OFFSET)

#define RTL9300_RST_GLB_STS_2_ADDR                                                                             (0x18)
  #define RTL9300_RST_GLB_STS_2_EN_RST_DEG_OFFSET                                                              (3)
  #define RTL9300_RST_GLB_STS_2_EN_RST_DEG_MASK                                                                (0x1 << RTL9300_RST_GLB_STS_2_EN_RST_DEG_OFFSET)
  #define RTL9300_RST_GLB_STS_2_EN_AFERST_OFFSET                                                               (2)
  #define RTL9300_RST_GLB_STS_2_EN_AFERST_MASK                                                                 (0x1 << RTL9300_RST_GLB_STS_2_EN_AFERST_OFFSET)
  #define RTL9300_RST_GLB_STS_2_P28_TXRST_OPTION_OFFSET                                                        (0)
  #define RTL9300_RST_GLB_STS_2_P28_TXRST_OPTION_MASK                                                          (0x1 << RTL9300_RST_GLB_STS_2_P28_TXRST_OPTION_OFFSET)

#define RTL9300_RST_GLB_STS_3_ADDR                                                                             (0x1C)
  #define RTL9300_RST_GLB_STS_3_MAC_STA_OFFSET                                                                 (0)
  #define RTL9300_RST_GLB_STS_3_MAC_STA_MASK                                                                   (0xFFFFFFFF << RTL9300_RST_GLB_STS_3_MAC_STA_OFFSET)

#define RTL9300_MAC_RST_DUR_ADDR                                                                               (0x20)
  #define RTL9300_MAC_RST_DUR_DV_SPEEDUP_RST_OFFSET                                                            (1)
  #define RTL9300_MAC_RST_DUR_DV_SPEEDUP_RST_MASK                                                              (0x1 << RTL9300_MAC_RST_DUR_DV_SPEEDUP_RST_OFFSET)
  #define RTL9300_MAC_RST_DUR_MAC_RST_DUR_OFFSET                                                               (0)
  #define RTL9300_MAC_RST_DUR_MAC_RST_DUR_MASK                                                                 (0x1 << RTL9300_MAC_RST_DUR_MAC_RST_DUR_OFFSET)

/*
 * Feature: PLL & Bias
 */
#define RTL9300_PLL_GLB_CTRL0_ADDR                                                                             (0xE200)
  #define RTL9300_PLL_GLB_CTRL0_PLL_DBG_OUT_OFFSET                                                             (20)
  #define RTL9300_PLL_GLB_CTRL0_PLL_DBG_OUT_MASK                                                               (0x7FF << RTL9300_PLL_GLB_CTRL0_PLL_DBG_OUT_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_CPU_CLK_SEL_OFFSET                                                             (19)
  #define RTL9300_PLL_GLB_CTRL0_CPU_CLK_SEL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_CPU_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_NOR_CLK_SEL_OFFSET                                                             (18)
  #define RTL9300_PLL_GLB_CTRL0_NOR_CLK_SEL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_NOR_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_LXB_CLK_SEL_OFFSET                                                             (17)
  #define RTL9300_PLL_GLB_CTRL0_LXB_CLK_SEL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_LXB_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_SW_PLL_READY_OFFSET                                                            (16)
  #define RTL9300_PLL_GLB_CTRL0_SW_PLL_READY_MASK                                                              (0x1 << RTL9300_PLL_GLB_CTRL0_SW_PLL_READY_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_CPU_PLL_READY_OFFSET                                                           (15)
  #define RTL9300_PLL_GLB_CTRL0_CPU_PLL_READY_MASK                                                             (0x1 << RTL9300_PLL_GLB_CTRL0_CPU_PLL_READY_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_REG_125M_PLL_READY_OFFSET                                                      (14)
  #define RTL9300_PLL_GLB_CTRL0_REG_125M_PLL_READY_MASK                                                        (0x1 << RTL9300_PLL_GLB_CTRL0_REG_125M_PLL_READY_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_ALE_PLL_OFFSET                                                          (13)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_ALE_PLL_MASK                                                            (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_ALE_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_NOR_PLL_OFFSET                                                          (12)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_NOR_PLL_MASK                                                            (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_NOR_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_LXB_PLL_OFFSET                                                          (11)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_LXB_PLL_MASK                                                            (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_LXB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_CPU_PLL_OFFSET                                                          (10)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_CPU_PLL_MASK                                                            (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_CPU_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_125M_PLL_OFFSET                                                         (9)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_125M_PLL_MASK                                                           (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_125M_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_SRAM_PLL_OFFSET                                                         (8)
  #define RTL9300_PLL_GLB_CTRL0_BYPASS_SRAM_PLL_MASK                                                           (0x1 << RTL9300_PLL_GLB_CTRL0_BYPASS_SRAM_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_DDR_PLL_OFFSET                                                              (7)
  #define RTL9300_PLL_GLB_CTRL0_EN_DDR_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL0_EN_DDR_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_NOR_PLL_OFFSET                                                              (6)
  #define RTL9300_PLL_GLB_CTRL0_EN_NOR_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL0_EN_NOR_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_NAND_PLL_OFFSET                                                             (5)
  #define RTL9300_PLL_GLB_CTRL0_EN_NAND_PLL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_EN_NAND_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_USB_PLL_OFFSET                                                              (4)
  #define RTL9300_PLL_GLB_CTRL0_EN_USB_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL0_EN_USB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_LXB_PLL_OFFSET                                                              (3)
  #define RTL9300_PLL_GLB_CTRL0_EN_LXB_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL0_EN_LXB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_CPU_PLL_OFFSET                                                              (2)
  #define RTL9300_PLL_GLB_CTRL0_EN_CPU_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL0_EN_CPU_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_125M_PLL_OFFSET                                                             (1)
  #define RTL9300_PLL_GLB_CTRL0_EN_125M_PLL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_EN_125M_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL0_EN_SRAM_PLL_OFFSET                                                             (0)
  #define RTL9300_PLL_GLB_CTRL0_EN_SRAM_PLL_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL0_EN_SRAM_PLL_OFFSET)

#define RTL9300_PLL_GLB_CTRL1_ADDR                                                                             (0xE204)
  #define RTL9300_PLL_GLB_CTRL1_DLL_PRE_DIVN_OFFSET                                                            (9)
  #define RTL9300_PLL_GLB_CTRL1_DLL_PRE_DIVN_MASK                                                              (0x3 << RTL9300_PLL_GLB_CTRL1_DLL_PRE_DIVN_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_EN_PLL_MON_OFFSET                                                          (6)
  #define RTL9300_PLL_GLB_CTRL1_REG_EN_PLL_MON_MASK                                                            (0x7 << RTL9300_PLL_GLB_CTRL1_REG_EN_PLL_MON_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_CPU_OFFSET                                                      (5)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_CPU_MASK                                                        (0x1 << RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_CPU_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_SW_OFFSET                                                       (4)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_SW_MASK                                                         (0x1 << RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_SW_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_125M_OFFSET                                                     (3)
  #define RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_125M_MASK                                                       (0x1 << RTL9300_PLL_GLB_CTRL1_REG_CMU_DLY_EN_125M_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_CPU_OFFSET                                                        (2)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_CPU_MASK                                                          (0x1 << RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_CPU_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_SW_OFFSET                                                         (1)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_SW_MASK                                                           (0x1 << RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_SW_OFFSET)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_125M_OFFSET                                                       (0)
  #define RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_125M_MASK                                                         (0x1 << RTL9300_PLL_GLB_CTRL1_REG_FLD_DSEL_125M_OFFSET)

#define RTL9300_PLL_CPU_CTRL0_ADDR                                                                             (0xE208)
  #define RTL9300_PLL_CPU_CTRL0_CMU_TEST_EN_CPU_OFFSET                                                         (27)
  #define RTL9300_PLL_CPU_CTRL0_CMU_TEST_EN_CPU_MASK                                                           (0x1 << RTL9300_PLL_CPU_CTRL0_CMU_TEST_EN_CPU_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CMU_DIVN3_CPU_OFFSET                                                           (25)
  #define RTL9300_PLL_CPU_CTRL0_CMU_DIVN3_CPU_MASK                                                             (0x3 << RTL9300_PLL_CPU_CTRL0_CMU_DIVN3_CPU_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET                                                        (12)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_MASK                                                          (0x1FFF << RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_MASK                                                          (0xFF << RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET                                                        (2)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_MASK                                                          (0x1 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET)

#define RTL9300_PLL_CPU_CTRL1_ADDR                                                                             (0xE20C)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET                                                          (31)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_MASK                                                            (0x1 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET                                                         (18)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET                                                        (6)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_OFFSET                                                       (5)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_MASK                                                         (0x1 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET                                                 (3)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_MASK                                                   (0x3 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET                                                        (0)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_MASK                                                          (0x7 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET)

#define RTL9300_PLL_CPU_MISC_CTRL_ADDR                                                                         (0xE210)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_OFFSET                                                          (30)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_MASK                                                            (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET                                                      (28)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_MASK                                                        (0x3 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET                                                    (27)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET                                                      (24)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_MASK                                                        (0x7 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET                                                (23)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET                                                       (22)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_MASK                                                         (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET                                                    (20)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_MASK                                                      (0x3 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET                                                    (16)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_MASK                                                      (0xF << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET                                                     (15)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_MASK                                                       (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET                                                     (12)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_MASK                                                       (0x7 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET                                                      (11)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET                                                   (10)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET                                                      (9)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET                                                      (8)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET                                                   (7)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_OFFSET                                                   (4)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_MASK                                                     (0x7 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_OFFSET                                                   (1)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_MASK                                                     (0x7 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_OFFSET                                                      (0)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_OFFSET)

#define RTL9300_PLL_SW_CTRL0_ADDR                                                                              (0xE214)
  #define RTL9300_PLL_SW_CTRL0_CMU_TEST_EN_SW_OFFSET                                                           (25)
  #define RTL9300_PLL_SW_CTRL0_CMU_TEST_EN_SW_MASK                                                             (0x1 << RTL9300_PLL_SW_CTRL0_CMU_TEST_EN_SW_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET                                                          (12)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_MASK                                                            (0x1FFF << RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET                                                          (4)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_MASK                                                            (0xFF << RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET                                                         (3)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_MASK                                                           (0x1 << RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET                                                          (2)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_MASK                                                            (0x1 << RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET                                                        (0)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_MASK                                                          (0x3 << RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET)

#define RTL9300_PLL_SW_CTRL1_ADDR                                                                              (0xE218)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET                                                            (25)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_MASK                                                              (0x1 << RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET                                                           (12)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_MASK                                                             (0x1FFF << RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET                                                          (0)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_MASK                                                            (0xFFF << RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET)

#define RTL9300_PLL_SW_MISC_CTRL_ADDR                                                                          (0xE21C)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET                                                     (28)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET                                               (26)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET                                                      (23)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_MASK                                                        (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET                                                        (21)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_MASK                                                          (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET                                                      (20)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET                                                        (17)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_MASK                                                          (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET                                                  (16)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET                                                         (15)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_MASK                                                           (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET                                                      (13)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_MASK                                                        (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET                                                      (9)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_MASK                                                        (0xF << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET                                                       (8)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_MASK                                                         (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET                                                       (5)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_MASK                                                         (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET                                                        (4)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET                                                     (3)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET                                                        (2)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET                                                        (1)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET                                                     (0)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET)

#define RTL9300_PLL_SW_DIV_CTRL_ADDR                                                                           (0xE220)
  #define RTL9300_PLL_SW_DIV_CTRL_SW_CMU_EN_OFFSET                                                             (17)
  #define RTL9300_PLL_SW_DIV_CTRL_SW_CMU_EN_MASK                                                               (0x1 << RTL9300_PLL_SW_DIV_CTRL_SW_CMU_EN_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_OFFSET                                                 (13)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_MASK                                                   (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_OFFSET                                            (9)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_MASK                                              (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCORE_OFFSET                                                  (5)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCORE_MASK                                                    (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCORE_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_OFFSET                                                 (1)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_MASK                                                   (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_OFFSET                                                       (0)
  #define RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_MASK                                                         (0x1 << RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_OFFSET)

#define RTL9300_PLL_125M_CTRL0_ADDR                                                                            (0xE224)
  #define RTL9300_PLL_125M_CTRL0_CMU_TEST_EN_125M_OFFSET                                                       (25)
  #define RTL9300_PLL_125M_CTRL0_CMU_TEST_EN_125M_MASK                                                         (0x1 << RTL9300_PLL_125M_CTRL0_CMU_TEST_EN_125M_OFFSET)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_FCODE_IN_OFFSET                                                  (12)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_FCODE_IN_MASK                                                    (0x1FFF << RTL9300_PLL_125M_CTRL0_REG_125M_CMU_FCODE_IN_OFFSET)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_NCODE_IN_OFFSET                                                  (4)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_NCODE_IN_MASK                                                    (0xFF << RTL9300_PLL_125M_CTRL0_REG_125M_CMU_NCODE_IN_OFFSET)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_BYPASS_PI_OFFSET                                                 (3)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_BYPASS_PI_MASK                                                   (0x1 << RTL9300_PLL_125M_CTRL0_REG_125M_CMU_BYPASS_PI_OFFSET)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_DIV4_OFFSET                                                  (2)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_DIV4_MASK                                                    (0x1 << RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_DIV4_OFFSET)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_PREDIV_OFFSET                                                (0)
  #define RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_PREDIV_MASK                                                  (0x3 << RTL9300_PLL_125M_CTRL0_REG_125M_CMU_SEL_PREDIV_OFFSET)

#define RTL9300_PLL_125M_CTRL1_ADDR                                                                            (0xE228)
  #define RTL9300_PLL_125M_CTRL1_REG_CMU_DIVN2_125M_OFFSET                                                     (26)
  #define RTL9300_PLL_125M_CTRL1_REG_CMU_DIVN2_125M_MASK                                                       (0xF << RTL9300_PLL_125M_CTRL1_REG_CMU_DIVN2_125M_OFFSET)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_EN_SSC_OFFSET                                                    (25)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_EN_SSC_MASK                                                      (0x1 << RTL9300_PLL_125M_CTRL1_REG_125M_CMU_EN_SSC_OFFSET)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_STEP_IN_OFFSET                                                   (12)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_STEP_IN_MASK                                                     (0x1FFF << RTL9300_PLL_125M_CTRL1_REG_125M_CMU_STEP_IN_OFFSET)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_TBASE_IN_OFFSET                                                  (0)
  #define RTL9300_PLL_125M_CTRL1_REG_125M_CMU_TBASE_IN_MASK                                                    (0xFFF << RTL9300_PLL_125M_CTRL1_REG_125M_CMU_TBASE_IN_OFFSET)

#define RTL9300_PLL_125M_MISC_CTRL_ADDR                                                                        (0xE22C)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV5_EN_125M_OFFSET                                               (31)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV5_EN_125M_MASK                                                 (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV5_EN_125M_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV4_EN_125M_OFFSET                                               (30)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV4_EN_125M_MASK                                                 (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_CMU_DIV4_EN_125M_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_OFFSET                                                    (29)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_MASK                                                      (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SSC_ORDER_OFFSET                                             (28)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SSC_ORDER_MASK                                               (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SSC_ORDER_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME2_RST_WIDTH_OFFSET                                       (26)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME2_RST_WIDTH_MASK                                         (0x3 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME0_CK_OFFSET                                              (23)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME0_CK_MASK                                                (0x7 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_TIME0_CK_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CLKRDY_OFFSET                                                (21)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CLKRDY_MASK                                                  (0x3 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CLKRDY_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_BIG_KVCO_OFFSET                                              (20)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_BIG_KVCO_MASK                                                (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_BIG_KVCO_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_RS_OFFSET                                                (17)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_RS_MASK                                                  (0x7 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_RS_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CENTER_IN_OFFSET                                          (16)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CENTER_IN_MASK                                            (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_WD_OFFSET                                                 (15)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_WD_MASK                                                   (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_WD_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_PI_I_SEL_OFFSET                                              (13)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_PI_I_SEL_MASK                                                (0x3 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_PI_I_SEL_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CP_I_OFFSET                                              (9)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CP_I_MASK                                                (0xF << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CP_I_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CCO_OFFSET                                               (8)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CCO_MASK                                                 (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_SEL_CCO_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_SEL_OFFSET                                               (5)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_SEL_MASK                                                 (0x7 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_SEL_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_CP_OFFSET                                                (4)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_CP_MASK                                                  (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LPF_CP_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CP_NEW_EN_OFFSET                                             (3)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CP_NEW_EN_MASK                                               (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_CP_NEW_EN_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_EN_OFFSET                                                (2)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_EN_MASK                                                  (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_LDO_EN_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_VC_DLY_OFFSET                                                (1)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_VC_DLY_MASK                                                  (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_VC_DLY_OFFSET)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CKOOBS_OFFSET                                             (0)
  #define RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CKOOBS_MASK                                               (0x1 << RTL9300_PLL_125M_MISC_CTRL_REG_125M_CMU_EN_CKOOBS_OFFSET)

#define RTL9300_PLL_BANDGAP_CTRL_ADDR                                                                          (0xE280)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_RSVD_XTAL_OFFSET                                                        (16)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_RSVD_XTAL_MASK                                                          (0xFFFF << RTL9300_PLL_BANDGAP_CTRL_REG_RSVD_XTAL_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_XTAL_DBG_OUT_OFFSET                                                         (5)
  #define RTL9300_PLL_BANDGAP_CTRL_XTAL_DBG_OUT_MASK                                                           (0x7FF << RTL9300_PLL_BANDGAP_CTRL_XTAL_DBG_OUT_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_CMU_TEST_EN_XTAL_OFFSET                                                     (4)
  #define RTL9300_PLL_BANDGAP_CTRL_CMU_TEST_EN_XTAL_MASK                                                       (0x1 << RTL9300_PLL_BANDGAP_CTRL_CMU_TEST_EN_XTAL_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_OFFSET                                                (3)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_MASK                                                  (0x1 << RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_OFFSET                                                           (2)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_MASK                                                             (0x1 << RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_OFFSET                                                               (0)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_MASK                                                                 (0x3 << RTL9300_PLL_BANDGAP_CTRL_REG_BG_OFFSET)

#define RTL9300_XTAL_CML_CTRL__ADDR                                                                            (0xE284)
  #define RTL9300_XTAL_CML_CTRL__SEL_125M_CLK_TEST_EN_OFFSET                                                   (16)
  #define RTL9300_XTAL_CML_CTRL__SEL_125M_CLK_TEST_EN_MASK                                                     (0x1 << RTL9300_XTAL_CML_CTRL__SEL_125M_CLK_TEST_EN_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__SEL_OSC_CLK_TEST_EN_OFFSET                                                    (15)
  #define RTL9300_XTAL_CML_CTRL__SEL_OSC_CLK_TEST_EN_MASK                                                      (0x1 << RTL9300_XTAL_CML_CTRL__SEL_OSC_CLK_TEST_EN_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S1_OFFSET                                                (12)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S1_MASK                                                  (0x7 << RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S1_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S0_OFFSET                                                (9)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S0_MASK                                                  (0x7 << RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_S0S0_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_GPHY_OFFSET                                                (6)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_GPHY_MASK                                                  (0x7 << RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_GPHY_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_PLL_OFFSET                                                 (3)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_PLL_MASK                                                   (0x7 << RTL9300_XTAL_CML_CTRL__REG_CKREFBUF_CML_I_PLL_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_GPHY_OFFSET                                                  (2)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_GPHY_MASK                                                    (0x1 << RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_GPHY_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_PLL_OFFSET                                                   (1)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_PLL_MASK                                                     (0x1 << RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_PLL_OFFSET)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_OFFSET                                                       (0)
  #define RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_MASK                                                         (0x1 << RTL9300_XTAL_CML_CTRL__REG_CKREF_BUF_EN_OFFSET)

#define RTL9300_PLL_CML_CTRL_ADDR                                                                              (0xE230)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_OFFSET                                                       (18)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_MASK                                                         (0x7 << RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_OFFSET)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_R_OFFSET                                                       (16)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_R_MASK                                                         (0x3 << RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_R_OFFSET)
  #define RTL9300_PLL_CML_CTRL_REG_RSVD_OFFSET                                                                 (0)
  #define RTL9300_PLL_CML_CTRL_REG_RSVD_MASK                                                                   (0xFFFF << RTL9300_PLL_CML_CTRL_REG_RSVD_OFFSET)

#define RTL9300_DMY_REG0_CHIP_PLL_ADDR                                                                         (0xE234)
  #define RTL9300_DMY_REG0_CHIP_PLL_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_CHIP_PLL_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_PLL_DUMMY_OFFSET)

/*
 * Feature: BIST & BISR
 */
#define RTL9300_MAC_BIST_MODE_ADDR                                                                             (0x3A60)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_LBRXF_OFFSET                                                         (19)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_LBRXF_MASK                                                           (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_LBRXF_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_DMY_OFFSET                                                           (18)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_DMY_MASK                                                             (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_DMY_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_OFFSET                                                         (17)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_MASK                                                           (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_OFFSET                                                         (16)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_MASK                                                           (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_OFFSET                                                    (11)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_MASK                                                      (0x1F << RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_OFFSET                                                    (6)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_MASK                                                      (0x1F << RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_OFFSET                                                    (3)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_MASK                                                      (0x7 << RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_OFFSET                                                    (0)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_MASK                                                      (0x7 << RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_DRF_BIST_MODE_ADDR                                                                         (0x3A64)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_LBRXF_OFFSET                                                 (19)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_LBRXF_MASK                                                   (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_LBRXF_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_DMY_OFFSET                                                   (18)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_DMY_MASK                                                     (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_DMY_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_OFFSET                                                 (17)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_MASK                                                   (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_OFFSET                                                 (16)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_MASK                                                   (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_OFFSET                                            (11)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_MASK                                              (0x1F << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_OFFSET                                            (6)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_MASK                                              (0x1F << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_OFFSET                                            (3)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_MASK                                              (0x7 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_OFFSET                                            (0)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_MASK                                              (0x7 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_BIST_RSTN_ADDR                                                                             (0x3A68)
  #define RTL9300_MAC_BIST_RSTN_BIST_RSTN_OFFSET                                                               (0)
  #define RTL9300_MAC_BIST_RSTN_BIST_RSTN_MASK                                                                 (0x1 << RTL9300_MAC_BIST_RSTN_BIST_RSTN_OFFSET)

#define RTL9300_MAC_DRF_TEST_RESUME_ADDR                                                                       (0x3A6C)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_LBRXF_OFFSET                                             (19)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_LBRXF_MASK                                               (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_LBRXF_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_DMY_OFFSET                                               (18)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_DMY_MASK                                                 (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_DMY_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_OFFSET                                             (17)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_MASK                                               (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_OFFSET                                             (16)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_MASK                                               (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_OFFSET                                        (11)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_MASK                                          (0x1F << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_OFFSET                                        (6)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_MASK                                          (0x1F << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_OFFSET                                        (3)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_MASK                                          (0x7 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_OFFSET                                        (0)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_MASK                                          (0x7 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_GRXF0_RESULT_ADDR(index)                                                                   (0x3A70 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_OFFSET                                                   (31)
  #define RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_MASK                                                     (0x1 << RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_MASK                                                             (0x1 << RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_OFFSET                                                       (14)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_MASK                                                         (0xFF << RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_OFFSET                                                   (0)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_MASK                                                     (0xFF << RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_OFFSET)

#define RTL9300_MAC_GTXF0_RESULT_ADDR(index)                                                                   (0x3A7C + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_OFFSET                                                   (31)
  #define RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_MASK                                                     (0x1 << RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_MASK                                                             (0x1 << RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_OFFSET                                                       (14)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_MASK                                                         (0xFF << RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_OFFSET                                                   (0)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_MASK                                                     (0xFF << RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_OFFSET)

#define RTL9300_MAC_TGRXF_RESULT_ADDR(index)                                                                   (0x3A88 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_OFFSET                                                   (31)
  #define RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_MASK                                                     (0x1 << RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_MASK                                                             (0x1 << RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_OFFSET                                                       (14)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_MASK                                                         (0x3F << RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_OFFSET                                                   (0)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_MASK                                                     (0x3F << RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_OFFSET)

#define RTL9300_MAC_TGTXF_RESULT_ADDR(index)                                                                   (0x3A9C + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_OFFSET                                                   (31)
  #define RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_MASK                                                     (0x1 << RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_MASK                                                             (0x1 << RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_OFFSET                                                       (14)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_MASK                                                         (0x3F << RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_OFFSET                                                   (0)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_MASK                                                     (0x3F << RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_OFFSET)

#define RTL9300_MAC_GRXF1_RESULT0_ADDR                                                                         (0x3AB0)
  #define RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_OFFSET                                                  (31)
  #define RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_MASK                                                    (0x1 << RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_OFFSET                                                          (30)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_MASK                                                            (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_OFFSET                                                      (29)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_MASK                                                        (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_1_0_OFFSET                                                      (14)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_1_0_MASK                                                        (0x3 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_1_0_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_1_0_OFFSET                                                  (0)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_1_0_MASK                                                    (0x3 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_1_0_OFFSET)

#define RTL9300_MAC_GTXF1_RESULT0_ADDR                                                                         (0x3AB4)
  #define RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_OFFSET                                                  (31)
  #define RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_MASK                                                    (0x1 << RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_OFFSET                                                          (30)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_MASK                                                            (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_OFFSET                                                      (29)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_MASK                                                        (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_OFFSET                                                          (14)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_MASK                                                            (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_OFFSET                                                      (0)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_MASK                                                        (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_OFFSET)

#define RTL9300_MAC_DMY_RESULT_ADDR                                                                            (0x3AB8)
  #define RTL9300_MAC_DMY_RESULT_CFG_BIST_DIS_DMY_OFFSET                                                       (31)
  #define RTL9300_MAC_DMY_RESULT_CFG_BIST_DIS_DMY_MASK                                                         (0x1 << RTL9300_MAC_DMY_RESULT_CFG_BIST_DIS_DMY_OFFSET)
  #define RTL9300_MAC_DMY_RESULT_DMY_DONE_OFFSET                                                               (30)
  #define RTL9300_MAC_DMY_RESULT_DMY_DONE_MASK                                                                 (0x1 << RTL9300_MAC_DMY_RESULT_DMY_DONE_OFFSET)
  #define RTL9300_MAC_DMY_RESULT_DMY_DRF_DONE_OFFSET                                                           (29)
  #define RTL9300_MAC_DMY_RESULT_DMY_DRF_DONE_MASK                                                             (0x1 << RTL9300_MAC_DMY_RESULT_DMY_DRF_DONE_OFFSET)
  #define RTL9300_MAC_DMY_RESULT_DMY_FAIL_OFFSET                                                               (14)
  #define RTL9300_MAC_DMY_RESULT_DMY_FAIL_MASK                                                                 (0x1 << RTL9300_MAC_DMY_RESULT_DMY_FAIL_OFFSET)
  #define RTL9300_MAC_DMY_RESULT_MAC_STK_FILTER_OFFSET                                                         (1)
  #define RTL9300_MAC_DMY_RESULT_MAC_STK_FILTER_MASK                                                           (0xF << RTL9300_MAC_DMY_RESULT_MAC_STK_FILTER_OFFSET)
  #define RTL9300_MAC_DMY_RESULT_DMY_DRF_FAIL_OFFSET                                                           (0)
  #define RTL9300_MAC_DMY_RESULT_DMY_DRF_FAIL_MASK                                                             (0x1 << RTL9300_MAC_DMY_RESULT_DMY_DRF_FAIL_OFFSET)

#define RTL9300_MAC_LBRXF_RESULT_ADDR                                                                          (0x3ABC)
  #define RTL9300_MAC_LBRXF_RESULT_CFG_BIST_DIS_LBRXF_OFFSET                                                   (31)
  #define RTL9300_MAC_LBRXF_RESULT_CFG_BIST_DIS_LBRXF_MASK                                                     (0x1 << RTL9300_MAC_LBRXF_RESULT_CFG_BIST_DIS_LBRXF_OFFSET)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DONE_MASK                                                             (0x1 << RTL9300_MAC_LBRXF_RESULT_LBRXF_DONE_OFFSET)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_DONE_OFFSET)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_FAIL_5_0_OFFSET                                                       (14)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_FAIL_5_0_MASK                                                         (0x3F << RTL9300_MAC_LBRXF_RESULT_LBRXF_FAIL_5_0_OFFSET)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_FAIL_5_0_OFFSET                                                   (0)
  #define RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_FAIL_5_0_MASK                                                     (0x3F << RTL9300_MAC_LBRXF_RESULT_LBRXF_DRF_FAIL_5_0_OFFSET)

#define RTL9300_MAC_DRF_PAUSE_ADDR                                                                             (0x3AC0)
  #define RTL9300_MAC_DRF_PAUSE_LBRXF_DRF_PAUSE_PG08_OFFSET                                                    (19)
  #define RTL9300_MAC_DRF_PAUSE_LBRXF_DRF_PAUSE_PG08_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_LBRXF_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_DMY_DRF_PAUSE_PG08_OFFSET                                                      (18)
  #define RTL9300_MAC_DRF_PAUSE_DMY_DRF_PAUSE_PG08_MASK                                                        (0x1 << RTL9300_MAC_DRF_PAUSE_DMY_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_OFFSET                                                    (17)
  #define RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_OFFSET                                                    (16)
  #define RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_OFFSET                                                 (12)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_MASK                                                   (0xF << RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_OFFSET                                                    (11)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_OFFSET                                                 (7)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_MASK                                                   (0xF << RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_OFFSET                                                    (6)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_OFFSET                                                 (3)
  #define RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_MASK                                                   (0x7 << RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_OFFSET                                                 (0)
  #define RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_MASK                                                   (0x7 << RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_OFFSET)

#define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_ADDR(index)                                                         (0x3AC4 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_OFFSET                                               (16)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_MASK                                                 (0xFF << RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_OFFSET                                               (0)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_MASK                                                 (0xFF << RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_OFFSET)

#define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_ADDR(index)                                                      (0x3AD0 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_OFFSET                                      (24)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_OFFSET                                      (16)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_OFFSET                                      (8)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_OFFSET                                      (0)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_OFFSET)

#define RTL9300_MAC_GRXF0_RMA_ADDR(index)                                                                      (0x3ADC + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_OFFSET)

#define RTL9300_MAC_GRXF0_RMB_ADDR(index)                                                                      (0x3AE8 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_OFFSET)

#define RTL9300_MAC_GTXF0_RMA_ADDR(index)                                                                      (0x3AF4 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_OFFSET)

#define RTL9300_MAC_GTXF0_RMB_ADDR(index)                                                                      (0x3B00 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_OFFSET)

#define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_ADDR(index)                                                         (0x3B0C + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_OFFSET                                               (16)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_MASK                                                 (0x3F << RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_OFFSET                                               (0)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_MASK                                                 (0x3F << RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_OFFSET)

#define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_ADDR(index)                                                      (0x3B20 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_OFFSET                                      (24)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_OFFSET                                      (16)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_OFFSET                                      (8)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_OFFSET                                      (0)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_OFFSET)

#define RTL9300_MAC_TGRXF_RMA_ADDR(index)                                                                      (0x3B34 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_OFFSET)

#define RTL9300_MAC_TGRXF_RMB_ADDR(index)                                                                      (0x3B48 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_OFFSET)

#define RTL9300_MAC_TGTXF_RMA_ADDR(index)                                                                      (0x3B5C + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_OFFSET)

#define RTL9300_MAC_TGTXF_RMB_ADDR(index)                                                                      (0x3B70 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_OFFSET)

#define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_ADDR                                                                (0x3B84)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_OFFSET                                               (16)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_MASK                                                 (0x1 << RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_OFFSET                                               (0)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_MASK                                                 (0x3 << RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_OFFSET)

#define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_ADDR                                                             (0x3B88)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_OFFSET                                          (24)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_OFFSET                                          (16)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_OFFSET                                          (8)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_MASK                                            (0x3 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_OFFSET                                          (0)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_MASK                                            (0x3 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_OFFSET)

#define RTL9300_MAC_GRXF1_RMA_ADDR                                                                             (0x3B8C)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_1_MASK                                                           (0xF << RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_1_OFFSET)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_0_MASK                                                           (0xF << RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_0_OFFSET)

#define RTL9300_MAC_GRXF1_RMB_ADDR                                                                             (0x3B90)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_1_MASK                                                           (0xF << RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_1_OFFSET)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_0_MASK                                                           (0xF << RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_0_OFFSET)

#define RTL9300_MAC_GTXF1_RMA_ADDR                                                                             (0x3B94)
  #define RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_OFFSET                                                           (0)
  #define RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_MASK                                                             (0xF << RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_OFFSET)

#define RTL9300_MAC_GTXF1_RMB_ADDR                                                                             (0x3B98)
  #define RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_OFFSET                                                           (0)
  #define RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_MASK                                                             (0xF << RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_OFFSET)

#define RTL9300_MAC_DMY_SRAM_LS_EN_ADDR                                                                        (0x3B9C)
  #define RTL9300_MAC_DMY_SRAM_LS_EN_CFG_DMY_LS_OFFSET                                                         (0)
  #define RTL9300_MAC_DMY_SRAM_LS_EN_CFG_DMY_LS_MASK                                                           (0x1 << RTL9300_MAC_DMY_SRAM_LS_EN_CFG_DMY_LS_OFFSET)

#define RTL9300_MAC_DMY_TIMING_CFG_EN_ADDR                                                                     (0x3BA0)
  #define RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEB_OFFSET                                                    (8)
  #define RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEB_MASK                                                      (0x1 << RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEB_OFFSET)
  #define RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEA_OFFSET                                                    (0)
  #define RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEA_MASK                                                      (0x1 << RTL9300_MAC_DMY_TIMING_CFG_EN_CFG_DMY_RMEA_OFFSET)

#define RTL9300_MAC_DMY_RMA_ADDR                                                                               (0x3BA4)
  #define RTL9300_MAC_DMY_RMA_CFG_DMY_RMA_OFFSET                                                               (0)
  #define RTL9300_MAC_DMY_RMA_CFG_DMY_RMA_MASK                                                                 (0xF << RTL9300_MAC_DMY_RMA_CFG_DMY_RMA_OFFSET)

#define RTL9300_MAC_DMY_RMB_ADDR                                                                               (0x3BA8)
  #define RTL9300_MAC_DMY_RMB_CFG_DMY_RMB_OFFSET                                                               (0)
  #define RTL9300_MAC_DMY_RMB_CFG_DMY_RMB_MASK                                                                 (0xF << RTL9300_MAC_DMY_RMB_CFG_DMY_RMB_OFFSET)

#define RTL9300_MAC_LBRXF_SRAM_LS_EN_ADDR                                                                      (0x3BAC)
  #define RTL9300_MAC_LBRXF_SRAM_LS_EN_CFG_LBRXF_LS_OFFSET                                                     (0)
  #define RTL9300_MAC_LBRXF_SRAM_LS_EN_CFG_LBRXF_LS_MASK                                                       (0x3F << RTL9300_MAC_LBRXF_SRAM_LS_EN_CFG_LBRXF_LS_OFFSET)

#define RTL9300_MAC_LBRXF_TIMING_CFG_EN_ADDR                                                                   (0x3BB0)
  #define RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEB_5_0_OFFSET                                            (8)
  #define RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEB_5_0_MASK                                              (0x3F << RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEB_5_0_OFFSET)
  #define RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEA_5_0_OFFSET                                            (0)
  #define RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEA_5_0_MASK                                              (0x3F << RTL9300_MAC_LBRXF_TIMING_CFG_EN_CFG_LBRXF_RMEA_5_0_OFFSET)

#define RTL9300_MAC_LBRXF_RMA_ADDR                                                                             (0x3BB4)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_5_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_5_OFFSET)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_4_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_4_OFFSET)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_3_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_3_OFFSET)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_2_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_2_OFFSET)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_1_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_1_OFFSET)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_0_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMA_CFG_LBRXF_RMA_0_OFFSET)

#define RTL9300_MAC_LBRXF_RMB_ADDR                                                                             (0x3BB8)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_5_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_5_OFFSET)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_4_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_4_OFFSET)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_3_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_3_OFFSET)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_2_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_2_OFFSET)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_1_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_1_OFFSET)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_0_MASK                                                           (0xF << RTL9300_MAC_LBRXF_RMB_CFG_LBRXF_RMB_0_OFFSET)

#define RTL9300_ALE_BIST_MODE0_ADDR                                                                            (0xAA20)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_PISO_OFFSET                                                         (31)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_PISO_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_PISO_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_TKID_OFFSET                                                         (30)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_TKID_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_TKID_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_HIT_OFFSET                                                    (29)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_HIT_MASK                                                      (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_HIT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_DROPACT_OFFSET                                                  (28)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_DROPACT_MASK                                                    (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_DROPACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X7_4_OFFSET                                                (24)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X7_4_MASK                                                  (0xF << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X7_4_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQLL_OFFSET                                                       (23)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQLL_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQLL_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQ_OFFSET                                                         (22)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQ_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_REPQ_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_OILMEM_OFFSET                                                       (21)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_OILMEM_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_OILMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_OTGMEM_OFFSET                                                       (20)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_OTGMEM_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_OTGMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_NXHMEM_OFFSET                                                       (19)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_NXHMEM_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_NXHMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MACTCAM_OFFSET                                                      (18)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MACTCAM_MASK                                                        (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_MACTCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_CAMACT_OFFSET                                                       (17)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_CAMACT_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_CAMACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3TCAM_OFFSET                                                       (16)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3TCAM_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_L3TCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_OFFSET                                                        (15)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_L3MEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_BCAM_OFFSET                                                         (14)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_BCAM_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_BCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MST_OFFSET                                                          (13)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MST_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_MST_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MCTAB_OFFSET                                                        (12)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_MCTAB_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_MCTAB_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_LUT_OFFSET                                                          (11)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_LUT_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_LUT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_HSB_OFFSET                                                          (10)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_HSB_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_HSB_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_VLAN_OFFSET                                                         (9)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_VLAN_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_VLAN_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_ACT_OFFSET                                                      (8)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_ACT_MASK                                                        (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_ACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_OFFSET                                                          (7)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_IVC_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_ACT_OFFSET                                                      (6)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_ACT_MASK                                                        (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_ACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_MET_OFFSET                                                      (5)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_MET_MASK                                                        (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_MET_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_LOG_OFFSET                                                      (4)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_LOG_MASK                                                        (0x1 << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_LOG_OFFSET)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X3_0_OFFSET                                                (0)
  #define RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X3_0_MASK                                                  (0xF << RTL9300_ALE_BIST_MODE0_BIST_MODE_ACL_TCAM_X3_0_OFFSET)

#define RTL9300_ALE_BIST_MODE1_ADDR                                                                            (0xAA24)
  #define RTL9300_ALE_BIST_MODE1_BIST_MODE_TRUNK_OFFSET                                                        (0)
  #define RTL9300_ALE_BIST_MODE1_BIST_MODE_TRUNK_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE1_BIST_MODE_TRUNK_OFFSET)

#define RTL9300_ALE_DRF_BIST_MODE0_ADDR                                                                        (0xAA28)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_PISO_OFFSET                                                 (31)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_PISO_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_PISO_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_TKID_OFFSET                                                 (30)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_TKID_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_TKID_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_HIT_OFFSET                                            (29)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_HIT_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_HIT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_DROPACT_OFFSET                                          (28)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_DROPACT_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_DROPACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X7_4_OFFSET                                        (24)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X7_4_MASK                                          (0xF << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X7_4_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQLL_OFFSET                                               (23)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQLL_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQLL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQ_OFFSET                                                 (22)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQ_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_REPQ_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OILMEM_OFFSET                                               (21)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OILMEM_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OILMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OTGMEM_OFFSET                                               (20)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OTGMEM_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_OTGMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_NXHMEM_OFFSET                                               (19)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_NXHMEM_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_NXHMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MACTCAM_OFFSET                                              (18)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MACTCAM_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MACTCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_CAMACT_OFFSET                                               (17)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_CAMACT_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_CAMACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3TCAM_OFFSET                                               (16)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3TCAM_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3TCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_OFFSET                                                (15)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_L3MEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_BCAM_OFFSET                                                 (14)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_BCAM_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_BCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MST_OFFSET                                                  (13)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MST_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MST_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MCTAB_OFFSET                                                (12)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MCTAB_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_MCTAB_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_LUT_OFFSET                                                  (11)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_LUT_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_LUT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_HSB_OFFSET                                                  (10)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_HSB_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_HSB_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_VLAN_OFFSET                                                 (9)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_VLAN_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_VLAN_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_ACT_OFFSET                                              (8)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_ACT_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_ACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_OFFSET                                                  (7)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_IVC_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_ACT_OFFSET                                              (6)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_ACT_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_ACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_MET_OFFSET                                              (5)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_MET_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_MET_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_LOG_OFFSET                                              (4)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_LOG_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_LOG_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X3_0_OFFSET                                        (0)
  #define RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X3_0_MASK                                          (0xF << RTL9300_ALE_DRF_BIST_MODE0_DRF_BIST_MODE_ACL_TCAM_X3_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_MODE1_ADDR                                                                        (0xAA2C)
  #define RTL9300_ALE_DRF_BIST_MODE1_DRF_BIST_MODE_TRUNK_OFFSET                                                (0)
  #define RTL9300_ALE_DRF_BIST_MODE1_DRF_BIST_MODE_TRUNK_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE1_DRF_BIST_MODE_TRUNK_OFFSET)

#define RTL9300_ALE_DRF_BIST_RESUME0_ADDR                                                                      (0xAA30)
  #define RTL9300_ALE_DRF_BIST_RESUME0_PISO_DRF_BIST_RESUME_OFFSET                                             (31)
  #define RTL9300_ALE_DRF_BIST_RESUME0_PISO_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_PISO_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_TKID_DRF_BIST_RESUME_OFFSET                                             (30)
  #define RTL9300_ALE_DRF_BIST_RESUME0_TKID_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_TKID_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_HIT_DRF_BIST_RESUME_OFFSET                                        (29)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_HIT_DRF_BIST_RESUME_MASK                                          (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_HIT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_DROPACT_DRF_BIST_RESUME_OFFSET                                      (28)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_DROPACT_DRF_BIST_RESUME_MASK                                        (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_ACL_DROPACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X7_4_OFFSET                                    (24)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X7_4_MASK                                      (0xF << RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X7_4_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_REPQLL_DRF_BIST_RESUME_OFFSET                                           (23)
  #define RTL9300_ALE_DRF_BIST_RESUME0_REPQLL_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_REPQLL_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_REPQ_DRF_BIST_RESUME_OFFSET                                             (22)
  #define RTL9300_ALE_DRF_BIST_RESUME0_REPQ_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_REPQ_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_OIL_DRF_BIST_RESUME_OFFSET                                              (21)
  #define RTL9300_ALE_DRF_BIST_RESUME0_OIL_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_OIL_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_OTG_DRF_BIST_RESUME_OFFSET                                              (20)
  #define RTL9300_ALE_DRF_BIST_RESUME0_OTG_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_OTG_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_NXH_DRF_BIST_RESUME_OFFSET                                              (19)
  #define RTL9300_ALE_DRF_BIST_RESUME0_NXH_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_NXH_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MACTCAM_DRF_BIST_RESUME_OFFSET                                          (18)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MACTCAM_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_MACTCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_CAMACT_DRF_BIST_RESUME_OFFSET                                           (17)
  #define RTL9300_ALE_DRF_BIST_RESUME0_CAMACT_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_CAMACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3TCAM_DRF_BIST_RESUME_OFFSET                                           (16)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3TCAM_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_L3TCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_DRF_BIST_RESUME_OFFSET                                            (15)
  #define RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_L3MEM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_BCAM_DRF_BIST_RESUME_OFFSET                                             (14)
  #define RTL9300_ALE_DRF_BIST_RESUME0_BCAM_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_BCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MST_DRF_BIST_RESUME_OFFSET                                              (13)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MST_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_MST_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MCTAB_DRF_BIST_RESUME_OFFSET                                            (12)
  #define RTL9300_ALE_DRF_BIST_RESUME0_MCTAB_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_MCTAB_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_LUT_DRF_BIST_RESUME_OFFSET                                              (11)
  #define RTL9300_ALE_DRF_BIST_RESUME0_LUT_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_LUT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_HSB_DRF_BIST_RESUME_OFFSET                                              (10)
  #define RTL9300_ALE_DRF_BIST_RESUME0_HSB_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_HSB_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_VLAN_DRF_BIST_RESUME_OFFSET                                             (9)
  #define RTL9300_ALE_DRF_BIST_RESUME0_VLAN_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_VLAN_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_IVC_ACT_DRF_BIST_RESUME_OFFSET                                          (8)
  #define RTL9300_ALE_DRF_BIST_RESUME0_IVC_ACT_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_IVC_ACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_IVC_TCAM_DRF_BIST_RESUME_OFFSET                                         (7)
  #define RTL9300_ALE_DRF_BIST_RESUME0_IVC_TCAM_DRF_BIST_RESUME_MASK                                           (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_IVC_TCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_ACT_DRF_BIST_RESUME_OFFSET                                          (6)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_ACT_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_ACL_ACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_MET_DRF_BIST_RESUME_OFFSET                                          (5)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_MET_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_ACL_MET_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_LOG_DRF_BIST_RESUME_OFFSET                                          (4)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_LOG_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME0_ACL_LOG_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X3_0_OFFSET                                    (0)
  #define RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X3_0_MASK                                      (0xF << RTL9300_ALE_DRF_BIST_RESUME0_ACL_TCAM_DRF_BIST_RESUME_X3_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_RESUME1_ADDR                                                                      (0xAA34)
  #define RTL9300_ALE_DRF_BIST_RESUME1_TRUNK_DRF_BIST_RESUME_OFFSET                                            (0)
  #define RTL9300_ALE_DRF_BIST_RESUME1_TRUNK_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME1_TRUNK_DRF_BIST_RESUME_OFFSET)

#define RTL9300_ALE_TIMING_CFG0_ADDR                                                                           (0xAA38)
  #define RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_OFFSET                                                      (28)
  #define RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_MASK                                                        (0xF << RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_OFFSET                                                       (27)
  #define RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_DROPACT_RME_X15_0_OFFSET                                             (11)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_DROPACT_RME_X15_0_MASK                                               (0xFFFF << RTL9300_ALE_TIMING_CFG0_CFG_ACL_DROPACT_RME_X15_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X10_0_OFFSET                                                 (0)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X10_0_MASK                                                   (0x7FF << RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X10_0_OFFSET)

#define RTL9300_ALE_TIMING_CFG1_ADDR                                                                           (0xAA3C)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_OFFSET                                                 (16)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_MASK                                                   (0xFFFF << RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_OFFSET                                                 (0)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_MASK                                                   (0xFFFF << RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_OFFSET)

#define RTL9300_ALE_TIMING_CFG2_ADDR                                                                           (0xAA40)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEB_OFFSET                                                        (25)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEB_MASK                                                          (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEB_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEA_OFFSET                                                        (24)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEA_MASK                                                          (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_TRUNK_RMEA_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_PISO_RME_OFFSET                                                          (23)
  #define RTL9300_ALE_TIMING_CFG2_CFG_PISO_RME_MASK                                                            (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_PISO_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TKID_RME_OFFSET                                                          (22)
  #define RTL9300_ALE_TIMING_CFG2_CFG_TKID_RME_MASK                                                            (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_TKID_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_L3MEM_HIT_RME_X1_0_OFFSET                                                (20)
  #define RTL9300_ALE_TIMING_CFG2_CFG_L3MEM_HIT_RME_X1_0_MASK                                                  (0x3 << RTL9300_ALE_TIMING_CFG2_CFG_L3MEM_HIT_RME_X1_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_OFFSET                                                     (12)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_MASK                                                       (0xFF << RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_OFFSET                                                     (4)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_MASK                                                       (0xFF << RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_OFFSET                                                           (3)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_OFFSET                                                           (2)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_OFFSET                                                           (1)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_OFFSET                                                          (0)
  #define RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_MASK                                                            (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_OFFSET)

#define RTL9300_ALE_TIMING_CFG3_ADDR                                                                           (0xAA44)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_OFFSET                                                       (31)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_OFFSET                                                       (30)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_OFFSET                                                     (24)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_MASK                                                       (0x3F << RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_OFFSET                                                           (23)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_OFFSET                                                           (21)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_MASK                                                             (0x3 << RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_OFFSET                                                           (20)
  #define RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_OFFSET                                                   (12)
  #define RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_MASK                                                     (0xFF << RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_OFFSET                                                   (0)
  #define RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_MASK                                                     (0xFFF << RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_OFFSET)

#define RTL9300_ALE_RM_0_ADDR                                                                                  (0xAA48)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_OFFSET)

#define RTL9300_ALE_RM_1_ADDR                                                                                  (0xAA4C)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_4_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_4_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_4_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_3_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_3_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_3_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_2_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_2_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_2_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_1_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_1_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_1_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_0_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_0_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_DROP_RM_0_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_OFFSET)

#define RTL9300_ALE_RM_2_ADDR                                                                                  (0xAA50)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_12_OFFSET                                                           (28)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_12_MASK                                                             (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_12_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_11_OFFSET                                                           (24)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_11_MASK                                                             (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_11_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_10_OFFSET                                                           (20)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_10_MASK                                                             (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_10_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_9_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_9_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_9_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_8_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_8_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_8_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_7_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_7_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_7_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_6_OFFSET                                                            (4)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_6_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_6_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_5_OFFSET                                                            (0)
  #define RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_5_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_DROP_RM_5_OFFSET)

#define RTL9300_ALE_RM_3_ADDR                                                                                  (0xAA54)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_3_OFFSET                                                                 (28)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_3_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_3_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_2_OFFSET                                                                 (24)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_2_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_2_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_1_OFFSET                                                                 (20)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_1_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_1_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_0_OFFSET                                                                 (16)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_0_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_0_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_15_OFFSET                                                           (8)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_15_MASK                                                             (0xF << RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_15_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_14_OFFSET                                                           (4)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_14_MASK                                                             (0xF << RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_14_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_13_OFFSET                                                           (0)
  #define RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_13_MASK                                                             (0xF << RTL9300_ALE_RM_3_CFG_ACL_DROP_RM_13_OFFSET)

#define RTL9300_ALE_RM_4_ADDR                                                                                  (0xAA58)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_OFFSET)

#define RTL9300_ALE_RM_5_ADDR                                                                                  (0xAA5C)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_OFFSET)

#define RTL9300_ALE_RM_6_ADDR                                                                                  (0xAA60)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_OFFSET)

#define RTL9300_ALE_RM_7_ADDR                                                                                  (0xAA64)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_OFFSET)

#define RTL9300_ALE_RM_8_ADDR                                                                                  (0xAA68)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_7_OFFSET                                                                (28)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_7_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_7_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_6_OFFSET                                                                (24)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_6_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_6_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_5_OFFSET                                                                (20)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_5_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_5_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_4_OFFSET                                                                (16)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_4_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_4_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_3_OFFSET                                                                (12)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_3_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_3_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_2_OFFSET                                                                (8)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_2_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_2_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_1_OFFSET                                                                (4)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_1_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_1_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_0_OFFSET                                                                (0)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_0_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_0_OFFSET)

#define RTL9300_ALE_RM_9_ADDR                                                                                  (0xAA6C)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_7_OFFSET                                                                (28)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_7_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_7_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_6_OFFSET                                                                (24)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_6_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_6_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_5_OFFSET                                                                (20)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_5_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_5_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_4_OFFSET                                                                (16)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_4_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_4_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_3_OFFSET                                                                (12)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_3_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_3_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_2_OFFSET                                                                (8)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_2_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_2_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_1_OFFSET                                                                (4)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_1_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_1_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_0_OFFSET                                                                (0)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_0_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_0_OFFSET)

#define RTL9300_ALE_RM_10_ADDR                                                                                 (0xAA70)
  #define RTL9300_ALE_RM_10_CFG_PISO_RM_OFFSET                                                                 (28)
  #define RTL9300_ALE_RM_10_CFG_PISO_RM_MASK                                                                   (0xF << RTL9300_ALE_RM_10_CFG_PISO_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_TKID_RM_OFFSET                                                                 (24)
  #define RTL9300_ALE_RM_10_CFG_TKID_RM_MASK                                                                   (0xF << RTL9300_ALE_RM_10_CFG_TKID_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_1_OFFSET                                                          (20)
  #define RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_1_MASK                                                            (0xF << RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_1_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_0_OFFSET                                                          (16)
  #define RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_0_MASK                                                            (0xF << RTL9300_ALE_RM_10_CFG_L3MEM_HIT_RM_0_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_MCTABA_RM_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_10_CFG_MCTABA_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_10_CFG_MCTABA_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_MCTABB_RM_OFFSET                                                               (8)
  #define RTL9300_ALE_RM_10_CFG_MCTABB_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_10_CFG_MCTABB_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_MST_RM_OFFSET                                                                  (4)
  #define RTL9300_ALE_RM_10_CFG_MST_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_10_CFG_MST_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_VLAN_RM_OFFSET                                                                 (0)
  #define RTL9300_ALE_RM_10_CFG_VLAN_RM_MASK                                                                   (0xF << RTL9300_ALE_RM_10_CFG_VLAN_RM_OFFSET)

#define RTL9300_ALE_RM_11_ADDR                                                                                 (0xAA74)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_OFFSET                                                              (28)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_OFFSET                                                              (24)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_OFFSET                                                              (20)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_OFFSET                                                              (16)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_OFFSET                                                              (12)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_OFFSET                                                              (8)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_OFFSET                                                              (4)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_OFFSET                                                              (0)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_OFFSET)

#define RTL9300_ALE_RM_12_ADDR                                                                                 (0xAA78)
  #define RTL9300_ALE_RM_12_CFG_OIL_RM_OFFSET                                                                  (28)
  #define RTL9300_ALE_RM_12_CFG_OIL_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_12_CFG_OIL_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_OTG_RM_OFFSET                                                                  (20)
  #define RTL9300_ALE_RM_12_CFG_OTG_RM_MASK                                                                    (0xFF << RTL9300_ALE_RM_12_CFG_OTG_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_NXH_RM_OFFSET                                                                  (16)
  #define RTL9300_ALE_RM_12_CFG_NXH_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_12_CFG_NXH_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_MASK                                                               (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_MASK                                                               (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_OFFSET                                                              (4)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_MASK                                                                (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_OFFSET                                                              (0)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_MASK                                                                (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_OFFSET)

#define RTL9300_ALE_RM_13_ADDR                                                                                 (0xAA7C)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_OFFSET                                                           (28)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_OFFSET                                                           (24)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_OFFSET                                                           (20)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_OFFSET                                                           (16)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_OFFSET                                                           (12)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_OFFSET                                                           (8)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_OFFSET                                                           (4)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_OFFSET                                                           (0)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_OFFSET)

#define RTL9300_ALE_RM_14_ADDR                                                                                 (0xAA80)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMB_OFFSET                                                              (28)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMB_MASK                                                                (0xF << RTL9300_ALE_RM_14_CFG_REPQLL_RMB_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMA_OFFSET                                                              (24)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMA_MASK                                                                (0xF << RTL9300_ALE_RM_14_CFG_REPQLL_RMA_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_5_OFFSET                                                               (20)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_5_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_5_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_4_OFFSET                                                               (16)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_4_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_4_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_3_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_3_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_3_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_2_OFFSET                                                               (8)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_2_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_2_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_1_OFFSET                                                               (4)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_1_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_1_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_0_OFFSET                                                               (0)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_0_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_0_OFFSET)

#define RTL9300_ALE_RM_15_ADDR                                                                                 (0xAA84)
  #define RTL9300_ALE_RM_15_CFG_TRUNK_RMB_OFFSET                                                               (4)
  #define RTL9300_ALE_RM_15_CFG_TRUNK_RMB_MASK                                                                 (0xF << RTL9300_ALE_RM_15_CFG_TRUNK_RMB_OFFSET)
  #define RTL9300_ALE_RM_15_CFG_TRUNK_RMA_OFFSET                                                               (0)
  #define RTL9300_ALE_RM_15_CFG_TRUNK_RMA_MASK                                                                 (0xF << RTL9300_ALE_RM_15_CFG_TRUNK_RMA_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_0_ADDR                                                                      (0xAA88)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_3_OFFSET                                             (27)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_2_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_1_OFFSET                                             (21)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_0_OFFSET                                             (18)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST1_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_5_OFFSET                                             (15)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_4_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_3_OFFSET                                             (9)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_2_OFFSET                                             (6)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_1_OFFSET                                             (3)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_0_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_BIST0_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_1_ADDR                                                                      (0xAA8C)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_1_OFFSET                                             (27)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_0_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST3_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_5_OFFSET                                             (21)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_4_OFFSET                                             (18)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_3_OFFSET                                             (15)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_2_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_1_OFFSET                                             (9)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_0_OFFSET                                             (6)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST2_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_5_OFFSET                                             (3)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_4_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_BIST1_4_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_3_ADDR                                                                      (0xAA90)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_5_OFFSET                                             (27)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_4_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_3_OFFSET                                             (21)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_2_OFFSET                                             (18)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_1_OFFSET                                             (15)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_0_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST4_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_5_OFFSET                                             (9)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_4_OFFSET                                             (6)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_3_OFFSET                                             (3)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_2_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_3_CFG_TCAM_MDS_BIST3_2_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_4_ADDR                                                                      (0xAA94)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_3_OFFSET                                             (27)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_2_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_1_OFFSET                                             (21)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_0_OFFSET                                             (18)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST6_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_5_OFFSET                                             (15)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_4_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_3_OFFSET                                             (9)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_2_OFFSET                                             (6)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_1_OFFSET                                             (3)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_0_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_4_CFG_TCAM_MDS_BIST5_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_5_ADDR                                                                      (0xAA98)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_5_OFFSET                                             (21)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_4_OFFSET                                             (18)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_3_OFFSET                                             (15)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_3_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_2_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_2_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_1_OFFSET                                             (9)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_1_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_0_OFFSET                                             (6)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_0_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST7_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_5_OFFSET                                             (3)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_5_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_4_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_4_MASK                                               (0x7 << RTL9300_ALE_CAM_TIMING_MDS_5_CFG_TCAM_MDS_BIST6_4_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_2_ADDR                                                                      (0xAA9C)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_OFFSET                                                   (16)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_OFFSET                                                  (14)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_MASK                                                    (0x3 << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_OFFSET                                                     (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_MASK                                                       (0x3 << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_OFFSET                                                 (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_MASK                                                   (0xFFF << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_0_ADDR                                                                      (0xAAA0)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_1_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_0_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST1_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_5_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_4_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_3_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_2_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_1_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_0_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_BIST0_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_1_ADDR                                                                      (0xAAA4)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_3_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_2_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_1_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_0_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST2_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_5_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_4_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_3_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_2_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_BIST1_2_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_2_ADDR                                                                      (0xAAA8)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_5_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_4_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_3_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_2_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_1_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_0_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST3_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_5_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_4_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_BIST2_4_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_3_ADDR                                                                      (0xAAAC)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_1_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_0_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST5_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_5_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_4_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_3_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_2_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_1_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_0_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_BIST4_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_6_ADDR                                                                      (0xAAB0)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_3_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_2_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_1_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_0_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST6_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_5_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_4_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_3_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_2_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_6_CFG_TCAM_RDS_BIST5_2_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_7_ADDR                                                                      (0xAAB4)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_5_OFFSET                                             (28)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_4_OFFSET                                             (24)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_4_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_3_OFFSET                                             (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_3_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_2_OFFSET                                             (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_2_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_2_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_1_OFFSET                                             (12)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_1_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_0_OFFSET                                             (8)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_0_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST7_0_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_5_OFFSET                                             (4)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_5_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_5_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_4_OFFSET                                             (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_4_MASK                                               (0xF << RTL9300_ALE_CAM_TIMING_RDS_7_CFG_TCAM_RDS_BIST6_4_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_4_ADDR                                                                      (0xAAB8)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_OFFSET                                                  (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_MASK                                                    (0xF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_OFFSET                                                     (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_MASK                                                       (0xF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_OFFSET                                                 (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_MASK                                                   (0xFFFF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_5_ADDR                                                                      (0xAABC)
  #define RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_OFFSET)

#define RTL9300_ALE_BIST_DONE0_ADDR                                                                            (0xAAC0)
  #define RTL9300_ALE_BIST_DONE0_PISO_BIST_DONE_OFFSET                                                         (31)
  #define RTL9300_ALE_BIST_DONE0_PISO_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE0_PISO_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_TKID_BIST_DONE_OFFSET                                                         (30)
  #define RTL9300_ALE_BIST_DONE0_TKID_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE0_TKID_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_L3MEM_HIT_BIST_DONE_OFFSET                                                    (29)
  #define RTL9300_ALE_BIST_DONE0_L3MEM_HIT_BIST_DONE_MASK                                                      (0x1 << RTL9300_ALE_BIST_DONE0_L3MEM_HIT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_DROPACT_BIST_DONE_OFFSET                                                  (28)
  #define RTL9300_ALE_BIST_DONE0_ACL_DROPACT_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_BIST_DONE0_ACL_DROPACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM_BIST_DONE_X7_4_OFFSET                                                (24)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM_BIST_DONE_X7_4_MASK                                                  (0xF << RTL9300_ALE_BIST_DONE0_ACL_TCAM_BIST_DONE_X7_4_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_REPQLL_BIST_DONE_OFFSET                                                       (23)
  #define RTL9300_ALE_BIST_DONE0_REPQLL_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE0_REPQLL_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_REPQ_BIST_DONE_OFFSET                                                         (22)
  #define RTL9300_ALE_BIST_DONE0_REPQ_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE0_REPQ_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_OIL_BIST_DONE_OFFSET                                                          (21)
  #define RTL9300_ALE_BIST_DONE0_OIL_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_OIL_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_OTG_BIST_DONE_OFFSET                                                          (20)
  #define RTL9300_ALE_BIST_DONE0_OTG_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_OTG_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_NXH_BIST_DONE_OFFSET                                                          (19)
  #define RTL9300_ALE_BIST_DONE0_NXH_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_NXH_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_MACTCAM_BIST_DONE_OFFSET                                                      (18)
  #define RTL9300_ALE_BIST_DONE0_MACTCAM_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE0_MACTCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_CAMACT_BIST_DONE_OFFSET                                                       (17)
  #define RTL9300_ALE_BIST_DONE0_CAMACT_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE0_CAMACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_L3TCAM_BIST_DONE_OFFSET                                                       (16)
  #define RTL9300_ALE_BIST_DONE0_L3TCAM_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE0_L3TCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_L3MEM_BIST_DONE_OFFSET                                                        (15)
  #define RTL9300_ALE_BIST_DONE0_L3MEM_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE0_L3MEM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_BCAM_BIST_DONE_OFFSET                                                         (14)
  #define RTL9300_ALE_BIST_DONE0_BCAM_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE0_BCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_MST_BIST_DONE_OFFSET                                                          (13)
  #define RTL9300_ALE_BIST_DONE0_MST_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_MST_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_MCTAB_BIST_DONE_OFFSET                                                        (12)
  #define RTL9300_ALE_BIST_DONE0_MCTAB_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE0_MCTAB_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_LUT_BIST_DONE_OFFSET                                                          (11)
  #define RTL9300_ALE_BIST_DONE0_LUT_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_LUT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_HSB_BIST_DONE_OFFSET                                                          (10)
  #define RTL9300_ALE_BIST_DONE0_HSB_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE0_HSB_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_VLAN_BIST_DONE_OFFSET                                                         (9)
  #define RTL9300_ALE_BIST_DONE0_VLAN_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE0_VLAN_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_IVC_ACT_BIST_DONE_OFFSET                                                      (8)
  #define RTL9300_ALE_BIST_DONE0_IVC_ACT_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE0_IVC_ACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_IVC_TCAM_BIST_DONE_OFFSET                                                     (7)
  #define RTL9300_ALE_BIST_DONE0_IVC_TCAM_BIST_DONE_MASK                                                       (0x1 << RTL9300_ALE_BIST_DONE0_IVC_TCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_ACT_BIST_DONE_OFFSET                                                      (6)
  #define RTL9300_ALE_BIST_DONE0_ACL_ACT_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE0_ACL_ACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_MET_BIST_DONE_OFFSET                                                      (5)
  #define RTL9300_ALE_BIST_DONE0_ACL_MET_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE0_ACL_MET_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_LOG_BIST_DONE_OFFSET                                                      (4)
  #define RTL9300_ALE_BIST_DONE0_ACL_LOG_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE0_ACL_LOG_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM3_BIST_DONE_OFFSET                                                    (3)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM3_BIST_DONE_MASK                                                      (0x1 << RTL9300_ALE_BIST_DONE0_ACL_TCAM3_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM2_BIST_DONE_OFFSET                                                    (2)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM2_BIST_DONE_MASK                                                      (0x1 << RTL9300_ALE_BIST_DONE0_ACL_TCAM2_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM1_BIST_DONE_OFFSET                                                    (1)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM1_BIST_DONE_MASK                                                      (0x1 << RTL9300_ALE_BIST_DONE0_ACL_TCAM1_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM0_BIST_DONE_OFFSET                                                    (0)
  #define RTL9300_ALE_BIST_DONE0_ACL_TCAM0_BIST_DONE_MASK                                                      (0x1 << RTL9300_ALE_BIST_DONE0_ACL_TCAM0_BIST_DONE_OFFSET)

#define RTL9300_ALE_BIST_DONE1_ADDR                                                                            (0xAAC4)
  #define RTL9300_ALE_BIST_DONE1_TRUNK_BIST_DONE_OFFSET                                                        (0)
  #define RTL9300_ALE_BIST_DONE1_TRUNK_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE1_TRUNK_BIST_DONE_OFFSET)

#define RTL9300_ALE_DRF_BIST_PAUSE0_ADDR                                                                       (0xAAC8)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_PISO_DRF_BIST_PAUSE_OFFSET                                               (31)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_PISO_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_PISO_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_TKID_DRF_BIST_PAUSE_OFFSET                                               (30)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_TKID_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_TKID_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_HIT_DRF_BIST_PAUSE_OFFSET                                          (29)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_HIT_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_HIT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_DROPACT_DRF_BIST_PAUSE_OFFSET                                        (28)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_DROPACT_DRF_BIST_PAUSE_MASK                                          (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_DROPACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM_DRF_BIST_PAUSE_X7_4_OFFSET                                      (24)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM_DRF_BIST_PAUSE_X7_4_MASK                                        (0xF << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM_DRF_BIST_PAUSE_X7_4_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_REPQLL_DRF_BIST_PAUSE_OFFSET                                             (23)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_REPQLL_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_REPQLL_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_REPQ_DRF_BIST_PAUSE_OFFSET                                               (22)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_REPQ_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_REPQ_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_OIL_DRF_BIST_PAUSE_OFFSET                                                (21)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_OIL_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_OIL_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_OTG_DRF_BIST_PAUSE_OFFSET                                                (20)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_OTG_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_OTG_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_NXH_DRF_BIST_PAUSE_OFFSET                                                (19)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_NXH_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_NXH_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MACTCAM_DRF_BIST_PAUSE_OFFSET                                            (18)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MACTCAM_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_MACTCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_CAMACT_DRF_BIST_PAUSE_OFFSET                                             (17)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_CAMACT_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_CAMACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3TCAM_DRF_BIST_PAUSE_OFFSET                                             (16)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3TCAM_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_L3TCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_DRF_BIST_PAUSE_OFFSET                                              (15)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_L3MEM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_BCAM_DRF_BIST_PAUSE_OFFSET                                               (14)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_BCAM_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_BCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MST_DRF_BIST_PAUSE_OFFSET                                                (13)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MST_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_MST_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MCTAB_DRF_BIST_PAUSE_OFFSET                                              (12)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_MCTAB_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_MCTAB_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_LUT_DRF_BIST_PAUSE_OFFSET                                                (11)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_LUT_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_LUT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_HSB_DRF_BIST_PAUSE_OFFSET                                                (10)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_HSB_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_HSB_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_VLAN_DRF_BIST_PAUSE_OFFSET                                               (9)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_VLAN_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_VLAN_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_IVC_ACT_DRF_BIST_PAUSE_OFFSET                                            (8)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_IVC_ACT_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_IVC_ACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_IVC_TCAM_DRF_BIST_PAUSE_OFFSET                                           (7)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_IVC_TCAM_DRF_BIST_PAUSE_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_IVC_TCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_ACT_DRF_BIST_PAUSE_OFFSET                                            (6)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_ACT_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_ACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_MET_DRF_BIST_PAUSE_OFFSET                                            (5)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_MET_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_MET_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_LOG_DRF_BIST_PAUSE_OFFSET                                            (4)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_LOG_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_LOG_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM3_DRF_BIST_PAUSE_OFFSET                                          (3)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM3_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM3_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM2_DRF_BIST_PAUSE_OFFSET                                          (2)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM2_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM2_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM1_DRF_BIST_PAUSE_OFFSET                                          (1)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM1_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM1_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM0_DRF_BIST_PAUSE_OFFSET                                          (0)
  #define RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM0_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_PAUSE0_ACL_TCAM0_DRF_BIST_PAUSE_OFFSET)

#define RTL9300_ALE_DRF_BIST_PAUSE1_ADDR                                                                       (0xAACC)
  #define RTL9300_ALE_DRF_BIST_PAUSE1_TRUNK_DRF_BIST_PAUSE_OFFSET                                              (0)
  #define RTL9300_ALE_DRF_BIST_PAUSE1_TRUNK_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE1_TRUNK_DRF_BIST_PAUSE_OFFSET)

#define RTL9300_ALE_BIST_FAIL0_ADDR                                                                            (0xAAD0)
  #define RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_OFFSET                                               (28)
  #define RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_MASK                                                 (0xF << RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_OFFSET                                                      (27)
  #define RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_MASK                                                        (0x1 << RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL0_ACL_DROPACT_BIST_FAIL_X_15_0_OFFSET                                           (11)
  #define RTL9300_ALE_BIST_FAIL0_ACL_DROPACT_BIST_FAIL_X_15_0_MASK                                             (0xFFFF << RTL9300_ALE_BIST_FAIL0_ACL_DROPACT_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_10_0_OFFSET                                               (0)
  #define RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_10_0_MASK                                                 (0x7FF << RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_10_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL1_ADDR                                                                            (0xAAD4)
  #define RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_OFFSET                                               (16)
  #define RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_MASK                                                 (0xFFFF << RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_OFFSET                                               (0)
  #define RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_MASK                                                 (0xFFFF << RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL2_ADDR                                                                            (0xAAD8)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_OFFSET                                              (24)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_OFFSET                                              (16)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_OFFSET                                              (8)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_OFFSET                                              (0)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL3_ADDR                                                                            (0xAADC)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM3_BIST_FAIL_X_11_8_OFFSET                                             (28)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM3_BIST_FAIL_X_11_8_MASK                                               (0xF << RTL9300_ALE_BIST_FAIL3_ACL_TCAM3_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM2_BIST_FAIL_X_11_8_OFFSET                                             (24)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM2_BIST_FAIL_X_11_8_MASK                                               (0xF << RTL9300_ALE_BIST_FAIL3_ACL_TCAM2_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM1_BIST_FAIL_X_11_8_OFFSET                                             (20)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM1_BIST_FAIL_X_11_8_MASK                                               (0xF << RTL9300_ALE_BIST_FAIL3_ACL_TCAM1_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM0_BIST_FAIL_X_11_8_OFFSET                                             (16)
  #define RTL9300_ALE_BIST_FAIL3_ACL_TCAM0_BIST_FAIL_X_11_8_MASK                                               (0xF << RTL9300_ALE_BIST_FAIL3_ACL_TCAM0_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_OFFSET                                                         (15)
  #define RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_OFFSET                                                        (14)
  #define RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_MASK                                                          (0x1 << RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_OFFSET                                                    (6)
  #define RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_MASK                                                      (0xFF << RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_OFFSET                                                    (2)
  #define RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_MASK                                                      (0xF << RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_OFFSET                                                          (1)
  #define RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_OFFSET                                                         (0)
  #define RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_OFFSET)

#define RTL9300_ALE_BIST_FAIL4_ADDR                                                                            (0xAAE0)
  #define RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_OFFSET                                                          (31)
  #define RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_OFFSET                                                          (30)
  #define RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_OFFSET                                                          (29)
  #define RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_OFFSET                                                      (28)
  #define RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_MASK                                                        (0x1 << RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_OFFSET                                                  (20)
  #define RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_MASK                                                    (0xFF << RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_OFFSET                                                  (12)
  #define RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_MASK                                                    (0xFF << RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_OFFSET                                                  (0)
  #define RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_MASK                                                    (0xFFF << RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL5_ADDR                                                                            (0xAAE4)
  #define RTL9300_ALE_BIST_FAIL5_TRUNK_BIST_FAIL_OFFSET                                                        (11)
  #define RTL9300_ALE_BIST_FAIL5_TRUNK_BIST_FAIL_MASK                                                          (0x1 << RTL9300_ALE_BIST_FAIL5_TRUNK_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_PISO_BIST_FAIL_OFFSET                                                         (10)
  #define RTL9300_ALE_BIST_FAIL5_PISO_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL5_PISO_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_TKID_BIST_FAIL_OFFSET                                                         (9)
  #define RTL9300_ALE_BIST_FAIL5_TKID_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL5_TKID_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_L3MEM_HIT_BIST_FAIL_OFFSET                                                    (7)
  #define RTL9300_ALE_BIST_FAIL5_L3MEM_HIT_BIST_FAIL_MASK                                                      (0x3 << RTL9300_ALE_BIST_FAIL5_L3MEM_HIT_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_OFFSET                                                       (6)
  #define RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_MASK                                                         (0x1 << RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_OFFSET                                                    (0)
  #define RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_MASK                                                      (0x3F << RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_DONE0_ADDR                                                                        (0xAAE8)
  #define RTL9300_ALE_DRF_BIST_DONE0_PISO_DRF_BIST_DONE_OFFSET                                                 (31)
  #define RTL9300_ALE_DRF_BIST_DONE0_PISO_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE0_PISO_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_TKID_DRF_BIST_DONE_OFFSET                                                 (30)
  #define RTL9300_ALE_DRF_BIST_DONE0_TKID_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE0_TKID_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3MEM_HIT_DRF_BIST_DONE_OFFSET                                            (29)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3MEM_HIT_DRF_BIST_DONE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_DONE0_L3MEM_HIT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_DROPACT_DRF_BIST_DONE_OFFSET                                          (28)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_DROPACT_DRF_BIST_DONE_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_DROPACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM_DRF_BIST_DONE_X7_4_OFFSET                                        (24)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM_DRF_BIST_DONE_X7_4_MASK                                          (0xF << RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM_DRF_BIST_DONE_X7_4_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_REPQLL_DRF_BIST_DONE_OFFSET                                               (23)
  #define RTL9300_ALE_DRF_BIST_DONE0_REPQLL_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE0_REPQLL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_REPQ_DRF_BIST_DONE_OFFSET                                                 (22)
  #define RTL9300_ALE_DRF_BIST_DONE0_REPQ_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE0_REPQ_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_OIL_DRF_BIST_DONE_OFFSET                                                  (21)
  #define RTL9300_ALE_DRF_BIST_DONE0_OIL_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_OIL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_OTG_DRF_BIST_DONE_OFFSET                                                  (20)
  #define RTL9300_ALE_DRF_BIST_DONE0_OTG_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_OTG_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_NXH_DRF_BIST_DONE_OFFSET                                                  (19)
  #define RTL9300_ALE_DRF_BIST_DONE0_NXH_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_NXH_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_MACTCAM_DRF_BIST_DONE_OFFSET                                              (18)
  #define RTL9300_ALE_DRF_BIST_DONE0_MACTCAM_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE0_MACTCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_CAMACT_DRF_BIST_DONE_OFFSET                                               (17)
  #define RTL9300_ALE_DRF_BIST_DONE0_CAMACT_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE0_CAMACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3TCAM_DRF_BIST_DONE_OFFSET                                               (16)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3TCAM_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE0_L3TCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3MEM_DRF_BIST_DONE_OFFSET                                                (15)
  #define RTL9300_ALE_DRF_BIST_DONE0_L3MEM_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE0_L3MEM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_BCAM_DRF_BIST_DONE_OFFSET                                                 (14)
  #define RTL9300_ALE_DRF_BIST_DONE0_BCAM_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE0_BCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_MST_DRF_BIST_DONE_OFFSET                                                  (13)
  #define RTL9300_ALE_DRF_BIST_DONE0_MST_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_MST_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_MCTAB_DRF_BIST_DONE_OFFSET                                                (12)
  #define RTL9300_ALE_DRF_BIST_DONE0_MCTAB_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE0_MCTAB_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_LUT_DRF_BIST_DONE_OFFSET                                                  (11)
  #define RTL9300_ALE_DRF_BIST_DONE0_LUT_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_LUT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_HSB_DRF_BIST_DONE_OFFSET                                                  (10)
  #define RTL9300_ALE_DRF_BIST_DONE0_HSB_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE0_HSB_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_VLAN_DRF_BIST_DONE_OFFSET                                                 (9)
  #define RTL9300_ALE_DRF_BIST_DONE0_VLAN_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE0_VLAN_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_IVC_ACT_DRF_BIST_DONE_OFFSET                                              (8)
  #define RTL9300_ALE_DRF_BIST_DONE0_IVC_ACT_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE0_IVC_ACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_IVC_TCAM_DRF_BIST_DONE_OFFSET                                             (7)
  #define RTL9300_ALE_DRF_BIST_DONE0_IVC_TCAM_DRF_BIST_DONE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_DONE0_IVC_TCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_ACT_DRF_BIST_DONE_OFFSET                                              (6)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_ACT_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_ACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_MET_DRF_BIST_DONE_OFFSET                                              (5)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_MET_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_MET_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_LOG_DRF_BIST_DONE_OFFSET                                              (4)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_LOG_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_LOG_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM3_DRF_BIST_DONE_OFFSET                                            (3)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM3_DRF_BIST_DONE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM3_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM2_DRF_BIST_DONE_OFFSET                                            (2)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM2_DRF_BIST_DONE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM2_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM1_DRF_BIST_DONE_OFFSET                                            (1)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM1_DRF_BIST_DONE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM1_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM0_DRF_BIST_DONE_OFFSET                                            (0)
  #define RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM0_DRF_BIST_DONE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_DONE0_ACL_TCAM0_DRF_BIST_DONE_OFFSET)

#define RTL9300_ALE_DRF_BIST_DONE1_ADDR                                                                        (0xAAEC)
  #define RTL9300_ALE_DRF_BIST_DONE1_TRUNK_DRF_BIST_DONE_OFFSET                                                (0)
  #define RTL9300_ALE_DRF_BIST_DONE1_TRUNK_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE1_TRUNK_DRF_BIST_DONE_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL0_ADDR                                                                        (0xAAF0)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_OFFSET                                       (28)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_MASK                                         (0xF << RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_OFFSET                                              (27)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_DROPACT_DRF_BIST_FAIL_X_15_0_OFFSET                                   (11)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_DROPACT_DRF_BIST_FAIL_X_15_0_MASK                                     (0xFFFF << RTL9300_ALE_DRF_BIST_FAIL0_ACL_DROPACT_DRF_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_10_0_OFFSET                                       (0)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_10_0_MASK                                         (0x7FF << RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_10_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL1_ADDR                                                                        (0xAAF4)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_OFFSET                                       (16)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_MASK                                         (0xFFFF << RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_OFFSET                                       (0)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_MASK                                         (0xFFFF << RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL2_ADDR                                                                        (0xAAF8)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_OFFSET                                      (24)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_OFFSET                                      (16)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_OFFSET                                      (8)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_OFFSET                                      (0)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL3_ADDR                                                                        (0xAAFC)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM3_DRF_BIST_FAIL_X_11_8_OFFSET                                     (28)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM3_DRF_BIST_FAIL_X_11_8_MASK                                       (0xF << RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM3_DRF_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM2_DRF_BIST_FAIL_X_11_8_OFFSET                                     (24)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM2_DRF_BIST_FAIL_X_11_8_MASK                                       (0xF << RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM2_DRF_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM1_DRF_BIST_FAIL_X_11_8_OFFSET                                     (20)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM1_DRF_BIST_FAIL_X_11_8_MASK                                       (0xF << RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM1_DRF_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM0_DRF_BIST_FAIL_X_11_8_OFFSET                                     (16)
  #define RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM0_DRF_BIST_FAIL_X_11_8_MASK                                       (0xF << RTL9300_ALE_DRF_BIST_FAIL3_ACL_TCAM0_DRF_BIST_FAIL_X_11_8_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_OFFSET                                                 (15)
  #define RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_OFFSET                                                (14)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_OFFSET                                            (6)
  #define RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_MASK                                              (0xFF << RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_OFFSET                                            (2)
  #define RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_MASK                                              (0xF << RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_OFFSET                                                  (1)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_OFFSET                                                 (0)
  #define RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL4_ADDR                                                                        (0xAB00)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_OFFSET                                                  (31)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_OFFSET                                                  (30)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_OFFSET                                                  (29)
  #define RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_OFFSET                                              (28)
  #define RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_OFFSET                                          (20)
  #define RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_MASK                                            (0xFF << RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_OFFSET                                          (12)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_MASK                                            (0xFF << RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_OFFSET                                          (0)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_MASK                                            (0xFFF << RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL5_ADDR                                                                        (0xAB04)
  #define RTL9300_ALE_DRF_BIST_FAIL5_TRUNK_DRF_BIST_FAIL_OFFSET                                                (11)
  #define RTL9300_ALE_DRF_BIST_FAIL5_TRUNK_DRF_BIST_FAIL_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_FAIL5_TRUNK_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_PISO_DRF_BIST_FAIL_OFFSET                                                 (10)
  #define RTL9300_ALE_DRF_BIST_FAIL5_PISO_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL5_PISO_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_TKID_DRF_BIST_FAIL_OFFSET                                                 (9)
  #define RTL9300_ALE_DRF_BIST_FAIL5_TKID_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL5_TKID_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_L3MEM_HIT_DRF_BIST_FAIL_OFFSET                                            (7)
  #define RTL9300_ALE_DRF_BIST_FAIL5_L3MEM_HIT_DRF_BIST_FAIL_MASK                                              (0x3 << RTL9300_ALE_DRF_BIST_FAIL5_L3MEM_HIT_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_OFFSET                                               (6)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_OFFSET                                            (0)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_MASK                                              (0x3F << RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_OFFSET)

#define RTL9300_ALE_BIST_LS_MODE_ADDR                                                                          (0xAB08)
  #define RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_OFFSET                                                     (0)
  #define RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_MASK                                                       (0x1 << RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_OFFSET)

#define RTL9300_CHIP_BIST_MODE_ADDR                                                                            (0xE100)
  #define RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_OFFSET                                                          (31)
  #define RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_RMKPRI_OFFSET                                                       (10)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_RMKPRI_MASK                                                         (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_RMKPRI_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2SMAC_OFFSET                                                       (9)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2SMAC_MASK                                                         (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_L2SMAC_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_OFFSET                                                        (8)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_OFFSET                                                          (7)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_OFFSET                                                          (6)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_OFFSET                                                       (5)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_OFFSET                                                        (4)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_OFFSET                                                        (3)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_OFFSET                                                          (1)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_MODE_ADDR                                                                        (0xE104)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_RMKPRI_OFFSET                                               (10)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_RMKPRI_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_RMKPRI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2SMAC_OFFSET                                               (9)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2SMAC_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2SMAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_OFFSET                                                (8)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_OFFSET                                                  (7)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_OFFSET                                                  (6)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_OFFSET                                               (5)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_OFFSET                                                (4)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_OFFSET                                                (3)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET                                                  (1)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_OFFSET)

#define RTL9300_CHIP_BIST_RSTN_ADDR                                                                            (0xE108)
  #define RTL9300_CHIP_BIST_RSTN_BIST_RSTN_OFFSET                                                              (0)
  #define RTL9300_CHIP_BIST_RSTN_BIST_RSTN_MASK                                                                (0x1 << RTL9300_CHIP_BIST_RSTN_BIST_RSTN_OFFSET)

#define RTL9300_CHIP_DRF_TEST_RESUME_ADDR                                                                      (0xE10C)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_RMKPRI_OFFSET                                           (10)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_RMKPRI_MASK                                             (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_RMKPRI_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2SMAC_OFFSET                                           (9)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2SMAC_MASK                                             (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2SMAC_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_OFFSET                                            (8)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_OFFSET                                              (7)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_OFFSET                                              (6)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_OFFSET                                           (5)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_MASK                                             (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_OFFSET                                            (4)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_OFFSET                                            (3)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_OFFSET                                              (2)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_OFFSET                                              (1)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_OFFSET                                              (0)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_OFFSET)

#define RTL9300_CHIP_BIST_DONE_ADDR                                                                            (0xE110)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_RMKPRI_OFFSET                                                       (10)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_RMKPRI_MASK                                                         (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_RMKPRI_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2SMAC_OFFSET                                                       (9)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2SMAC_MASK                                                         (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_L2SMAC_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_OFFSET                                                        (8)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_OFFSET                                                          (7)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_OFFSET                                                          (6)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_OFFSET                                                       (5)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_OFFSET                                                        (4)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_OFFSET                                                        (3)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_OFFSET                                                          (1)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_DONE_ADDR                                                                        (0xE114)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_RMKPRI_OFFSET                                               (10)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_RMKPRI_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_RMKPRI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2SMAC_OFFSET                                               (9)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2SMAC_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2SMAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_OFFSET                                                (8)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_OFFSET                                                  (7)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_OFFSET                                                  (6)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_OFFSET                                               (5)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_OFFSET                                                (4)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_OFFSET                                                (3)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_OFFSET                                                  (1)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_OFFSET)

#define RTL9300_CHIP_BIST_FAIL_ADDR                                                                            (0xE118)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_RMKPRI_OFFSET                                                       (16)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_RMKPRI_MASK                                                         (0x3 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_RMKPRI_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2SMAC_OFFSET                                                       (15)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2SMAC_MASK                                                         (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2SMAC_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_OFFSET                                                        (14)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_OFFSET                                                          (13)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_OFFSET                                                          (12)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_OFFSET                                                       (11)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_OFFSET                                                        (10)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_OFFSET                                                        (9)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_OFFSET                                                          (8)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_MASK                                                            (0x3F << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_MASK                                                            (0x3 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_FAIL_ADDR                                                                        (0xE11C)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_RMKPRI_OFFSET                                               (16)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_RMKPRI_MASK                                                 (0x3 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_RMKPRI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2SMAC_OFFSET                                               (15)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2SMAC_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2SMAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_OFFSET                                                (14)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_OFFSET                                                  (13)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_OFFSET                                                  (12)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_OFFSET                                               (11)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_OFFSET                                                (10)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_OFFSET                                                (9)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_OFFSET                                                  (8)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_MASK                                                    (0x3F << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_MASK                                                    (0x3 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_OFFSET)

#define RTL9300_CHIP_DRF_START_PAUSE_ADDR                                                                      (0xE120)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_RMKPRI_OFFSET                                           (10)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_RMKPRI_MASK                                             (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_RMKPRI_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2SMAC_OFFSET                                           (9)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2SMAC_MASK                                             (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2SMAC_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_OFFSET                                            (8)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_OFFSET                                              (7)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_OFFSET                                              (6)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_OFFSET                                           (5)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_MASK                                             (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_OFFSET                                            (4)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_OFFSET                                            (3)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_OFFSET                                              (2)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_OFFSET                                              (1)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_OFFSET                                              (0)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_OFFSET)

#define RTL9300_CHIP_ALL_RESULT_ADDR                                                                           (0xE124)
  #define RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET                                                         (11)
  #define RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_MASK                                                           (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET                                                     (10)
  #define RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET                                                         (9)
  #define RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_MASK                                                           (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET                                                     (8)
  #define RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_OFFSET                                                    (7)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_MASK                                                      (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_OFFSET                                                (6)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_OFFSET                                                    (5)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_MASK                                                      (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_OFFSET                                                (4)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_MASK                                                  (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_OFFSET                                                     (3)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_OFFSET                                                 (2)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_OFFSET                                                     (1)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_OFFSET                                                 (0)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_OFFSET)

#define RTL9300_CHIP_SRAM_LS_ADDR                                                                              (0xE128)
  #define RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_OFFSET                                                          (1)
  #define RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_MASK                                                            (0x1 << RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_OFFSET)
  #define RTL9300_CHIP_SRAM_LS_SRAM_LS_OFFSET                                                                  (0)
  #define RTL9300_CHIP_SRAM_LS_SRAM_LS_MASK                                                                    (0x1 << RTL9300_CHIP_SRAM_LS_SRAM_LS_OFFSET)

#define RTL9300_INGR_BIST_CTRL0_ADDR                                                                           (0xDC00)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_OFFSET                                                     (20)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_OFFSET                                                 (16)
  #define RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_MASK                                                   (0xF << RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_OFFSET                                                     (12)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_OFFSET                                                          (11)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_MASK                                                            (0x1 << RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_OFFSET                                                      (10)
  #define RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_MASK                                                        (0x1 << RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_OFFSET                                                          (9)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_MASK                                                            (0x1 << RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_OFFSET                                                   (8)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_MASK                                                     (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_OFFSET                                               (7)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_MASK                                                 (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_OFFSET                                                   (6)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_MASK                                                     (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_OFFSET                                                    (5)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_OFFSET                                                (4)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_MASK                                                  (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_OFFSET                                                        (2)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_MASK                                                          (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_OFFSET                                                    (1)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_OFFSET                                                        (0)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_MASK                                                          (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_OFFSET)

#define RTL9300_INGR_BIST_CTRL1_ADDR                                                                           (0xDC04)
  #define RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_OFFSET                                               (4)
  #define RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_MASK                                                 (0xF << RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_OFFSET                                             (2)
  #define RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_MASK                                               (0x1 << RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_OFFSET                                              (1)
  #define RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_MASK                                                (0x1 << RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_OFFSET                                                  (0)
  #define RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_MASK                                                    (0x1 << RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_OFFSET)

#define RTL9300_INGR_BIST_RSLT0_ADDR                                                                           (0xDC08)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_OFFSET                                                      (17)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_MASK                                                        (0x3 << RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_OFFSET                                                          (16)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_MASK                                                            (0x1 << RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_OFFSET                                                   (15)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_MASK                                                     (0x1 << RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_OFFSET                                                   (14)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_MASK                                                     (0x1 << RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_OFFSET                                                (12)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_MASK                                                  (0x3 << RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_OFFSET                                                    (11)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_OFFSET                                                    (1)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_MASK                                                      (0x3FF << RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_OFFSET                                                        (0)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_MASK                                                          (0x1 << RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_OFFSET)

#define RTL9300_INGR_BIST_RSLT1_ADDR                                                                           (0xDC0C)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_OFFSET                                                         (29)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_MASK                                                           (0x1 << RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_OFFSET                                                         (28)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_MASK                                                           (0x1 << RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_OFFSET                                                    (4)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_MASK                                                      (0xFFFFFF << RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_OFFSET                                                     (0)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_OFFSET)

#define RTL9300_INGR_BIST_RSLT2_ADDR                                                                           (0xDC10)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_OFFSET                                                  (17)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_MASK                                                    (0x3 << RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET                                                      (16)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_MASK                                                        (0x1 << RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_OFFSET                                               (15)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_MASK                                                 (0x1 << RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET                                               (14)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_OFFSET                                            (12)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_MASK                                              (0x3 << RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET                                                (11)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_OFFSET                                                (1)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_MASK                                                  (0x3FF << RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET                                                    (0)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET)

#define RTL9300_INGR_BIST_RSLT3_ADDR                                                                           (0xDC14)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_OFFSET                                                     (29)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_MASK                                                       (0x1 << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_OFFSET                                                     (28)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_MASK                                                       (0x1 << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_OFFSET                                                (4)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_MASK                                                  (0xFFFFFF << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_OFFSET                                                 (0)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_MASK                                                   (0xF << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_OFFSET)

#define RTL9300_INGR_BIST_RSLT4_ADDR                                                                           (0xDC18)
  #define RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_OFFSET                                               (4)
  #define RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_MASK                                                 (0xF << RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_OFFSET                                             (2)
  #define RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_MASK                                               (0x1 << RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_OFFSET                                              (1)
  #define RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_MASK                                                (0x1 << RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_OFFSET                                                  (0)
  #define RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_MASK                                                    (0x1 << RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_OFFSET)

#define RTL9300_INGR_SRAM_CTRL_ADDR                                                                            (0xDC1C)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_OFFSET                                                           (24)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_MASK                                                             (0x1 << RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_OFFSET                                                        (20)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_OFFSET                                                            (19)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_MASK                                                              (0x1 << RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_OFFSET                                                         (15)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_OFFSET                                                     (14)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_MASK                                                       (0x1 << RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_OFFSET                                                  (10)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_MASK                                                    (0xF << RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_OFFSET                                                      (9)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_MASK                                                        (0x1 << RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_OFFSET                                                   (5)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_MASK                                                     (0xF << RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_OFFSET                                                          (4)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_MASK                                                            (0x1 << RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_OFFSET                                                       (0)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_MASK                                                         (0xF << RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_OFFSET)

#define RTL9300_INGR_BISR_CTRL_ADDR                                                                            (0xDC20)
  #define RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET                                                      (1)
  #define RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_MASK                                                        (0x1 << RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET)
  #define RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET                                                         (0)
  #define RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_MASK                                                           (0x1 << RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET)

#define RTL9300_INGR_BISR_RSLT0_ADDR                                                                           (0xDC24)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_OFFSET                                                     (24)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_MASK                                                       (0xF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET                                                    (12)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET                                                    (0)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET)

#define RTL9300_INGR_BISR_RSLT1_ADDR                                                                           (0xDC28)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_OFFSET                                                    (12)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET                                                    (0)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET)

#define RTL9300_EGR_BIST_CTRL0_ADDR                                                                            (0x7860)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET                                                         (23)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_OFFSET                                                     (22)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_OFFSET                                                         (21)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_OFFSET                                                         (20)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_OFFSET                                                     (19)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_OFFSET                                                         (18)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_OFFSET                                                      (17)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_OFFSET                                                  (16)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_MASK                                                    (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_OFFSET                                                      (15)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_OFFSET                                                           (14)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_MASK                                                             (0x1 << RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_OFFSET                                                       (13)
  #define RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_OFFSET                                                           (12)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_MASK                                                             (0x1 << RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET                                                          (11)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_OFFSET                                                      (10)
  #define RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_OFFSET                                                          (9)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET                                                          (8)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_OFFSET                                                  (4)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_MASK                                                    (0xF << RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_OFFSET                                                      (0)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_MASK                                                        (0xF << RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_OFFSET)

#define RTL9300_EGR_BIST_CTRL1_ADDR                                                                            (0x7864)
  #define RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_OFFSET                                                       (8)
  #define RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_OFFSET                                                       (7)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_OFFSET                                                (6)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_MASK                                                  (0x1 << RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_OFFSET                                                     (5)
  #define RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_OFFSET                                                    (4)
  #define RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_MASK                                                      (0x1 << RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_OFFSET                                                (0)
  #define RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_MASK                                                  (0xF << RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT0_ADDR                                                                            (0x7868)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_OFFSET                                                         (15)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_MASK                                                           (0x3F << RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET                                                         (14)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_MASK                                                           (0x1 << RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_OFFSET                                                         (12)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_MASK                                                           (0x3 << RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_OFFSET                                                         (11)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_MASK                                                           (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_OFFSET                                                      (10)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_OFFSET                                                      (9)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_OFFSET                                                           (7)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_MASK                                                             (0x3 << RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_OFFSET                                                           (6)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_MASK                                                             (0x1 << RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_OFFSET                                                          (5)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_MASK                                                            (0x1 << RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET                                                          (4)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_MASK                                                            (0x1 << RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_OFFSET                                                      (0)
  #define RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_MASK                                                        (0xF << RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT1_ADDR                                                                            (0x786C)
  #define RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_OFFSET                                                     (0)
  #define RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_MASK                                                       (0x7FFFFFFF << RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT2_ADDR                                                                            (0x7870)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_OFFSET                                                     (15)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_MASK                                                       (0x3F << RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_OFFSET                                                     (14)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_OFFSET                                                     (12)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_MASK                                                       (0x3 << RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_OFFSET                                                     (11)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_OFFSET                                                  (10)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_OFFSET                                                  (9)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_OFFSET                                                       (7)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_MASK                                                         (0x3 << RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_OFFSET                                                       (6)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_MASK                                                         (0x1 << RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_OFFSET                                                      (5)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_OFFSET                                                      (4)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_OFFSET                                                  (0)
  #define RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_MASK                                                    (0xF << RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT3_ADDR                                                                            (0x7874)
  #define RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_OFFSET                                                 (0)
  #define RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_MASK                                                   (0x7FFFFFFF << RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT4_ADDR                                                                            (0x7878)
  #define RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_OFFSET                                                   (8)
  #define RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_MASK                                                     (0x1 << RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_OFFSET                                                   (7)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_MASK                                                     (0x1 << RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_OFFSET                                                (6)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_MASK                                                  (0x1 << RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_OFFSET                                                     (5)
  #define RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_OFFSET                                                    (4)
  #define RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_MASK                                                      (0x1 << RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_OFFSET                                                (0)
  #define RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_MASK                                                  (0xF << RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_OFFSET)

#define RTL9300_EGR_SRAM_CTRL_ADDR                                                                             (0x787C)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_OFFSET                                                           (29)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_MASK                                                             (0x1 << RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_OFFSET                                                        (25)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_OFFSET                                                           (24)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_MASK                                                             (0x1 << RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_OFFSET                                                        (20)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_OFFSET                                                        (19)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_MASK                                                          (0x1 << RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_OFFSET                                                     (15)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_MASK                                                       (0xF << RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_OFFSET                                                             (14)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_MASK                                                               (0x1 << RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_OFFSET                                                          (10)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_MASK                                                            (0xF << RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_OFFSET                                                            (9)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_MASK                                                              (0x1 << RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_OFFSET                                                         (5)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_OFFSET                                                            (4)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_MASK                                                              (0x1 << RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_OFFSET                                                         (0)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_OFFSET)

#define RTL9300_SOC_BIST_CTRL0_ADDR                                                                            (0xE12C)
  #define RTL9300_SOC_BIST_CTRL0_SOC_RME_OFFSET                                                                (5)
  #define RTL9300_SOC_BIST_CTRL0_SOC_RME_MASK                                                                  (0x1 << RTL9300_SOC_BIST_CTRL0_SOC_RME_OFFSET)
  #define RTL9300_SOC_BIST_CTRL0_SOC_RM_3_0_OFFSET                                                             (1)
  #define RTL9300_SOC_BIST_CTRL0_SOC_RM_3_0_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL0_SOC_RM_3_0_OFFSET)
  #define RTL9300_SOC_BIST_CTRL0_SOC_LS_OFFSET                                                                 (0)
  #define RTL9300_SOC_BIST_CTRL0_SOC_LS_MASK                                                                   (0x1 << RTL9300_SOC_BIST_CTRL0_SOC_LS_OFFSET)

#define RTL9300_SOC_BIST_CTRL1_ADDR                                                                            (0xE130)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_7_OFFSET                                                             (28)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_7_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_7_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_6_OFFSET                                                             (24)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_6_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_6_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_5_OFFSET                                                             (20)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_5_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_5_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_4_OFFSET                                                             (16)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_4_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_4_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_3_OFFSET                                                             (12)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_3_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_3_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_2_OFFSET                                                             (8)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_2_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_2_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_1_OFFSET                                                             (4)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_1_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_1_OFFSET)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_0_OFFSET                                                             (0)
  #define RTL9300_SOC_BIST_CTRL1_CPU1_DVS_0_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL1_CPU1_DVS_0_OFFSET)

#define RTL9300_SOC_BIST_CTRL2_ADDR                                                                            (0xE134)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_15_OFFSET                                                            (28)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_15_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_15_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_14_OFFSET                                                            (24)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_14_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_14_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_13_OFFSET                                                            (20)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_13_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_13_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_12_OFFSET                                                            (16)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_12_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_12_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_11_OFFSET                                                            (12)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_11_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_11_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_10_OFFSET                                                            (8)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_10_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_10_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_9_OFFSET                                                             (4)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_9_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_9_OFFSET)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_8_OFFSET                                                             (0)
  #define RTL9300_SOC_BIST_CTRL2_CPU1_DVS_8_MASK                                                               (0xF << RTL9300_SOC_BIST_CTRL2_CPU1_DVS_8_OFFSET)

#define RTL9300_SOC_BIST_CTRL3_ADDR                                                                            (0xE138)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_19_OFFSET                                                            (12)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_19_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL3_CPU1_DVS_19_OFFSET)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_18_OFFSET                                                            (8)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_18_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL3_CPU1_DVS_18_OFFSET)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_17_OFFSET                                                            (4)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_17_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL3_CPU1_DVS_17_OFFSET)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_16_OFFSET                                                            (0)
  #define RTL9300_SOC_BIST_CTRL3_CPU1_DVS_16_MASK                                                              (0xF << RTL9300_SOC_BIST_CTRL3_CPU1_DVS_16_OFFSET)

#define RTL9300_SOC_BIST_CTRL4_ADDR                                                                            (0xE13C)
  #define RTL9300_SOC_BIST_CTRL4_CPU1_DVS_OFFSET                                                               (12)
  #define RTL9300_SOC_BIST_CTRL4_CPU1_DVS_MASK                                                                 (0x1 << RTL9300_SOC_BIST_CTRL4_CPU1_DVS_OFFSET)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVS_OFFSET                                                       (8)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVS_MASK                                                         (0xF << RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVS_OFFSET)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVSE_OFFSET                                                      (4)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVSE_MASK                                                        (0x1 << RTL9300_SOC_BIST_CTRL4_SRAMCTRL_RAM_DVSE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_ROM_DVS_OFFSET                                                       (0)
  #define RTL9300_SOC_BIST_CTRL4_SRAMCTRL_ROM_DVS_MASK                                                         (0xF << RTL9300_SOC_BIST_CTRL4_SRAMCTRL_ROM_DVS_OFFSET)

#define RTL9300_SOC_BIST_CTRL5_ADDR                                                                            (0xE140)
  #define RTL9300_SOC_BIST_CTRL5_BIST_MODE_OFFSET                                                              (15)
  #define RTL9300_SOC_BIST_CTRL5_BIST_MODE_MASK                                                                (0x1 << RTL9300_SOC_BIST_CTRL5_BIST_MODE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_BIST_MODE_OCP_OFFSET                                                          (14)
  #define RTL9300_SOC_BIST_CTRL5_BIST_MODE_OCP_MASK                                                            (0x1 << RTL9300_SOC_BIST_CTRL5_BIST_MODE_OCP_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_OFFSET                                                          (13)
  #define RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_MASK                                                            (0x1 << RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_OCP_OFFSET                                                      (12)
  #define RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_OCP_MASK                                                        (0x1 << RTL9300_SOC_BIST_CTRL5_DRF_BIST_MODE_OCP_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_OFFSET                                                        (11)
  #define RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_MASK                                                          (0x1 << RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_OCP_OFFSET                                                    (10)
  #define RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_OCP_MASK                                                      (0x1 << RTL9300_SOC_BIST_CTRL5_DRF_TEST_RESUME_OCP_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_START_PAUSE_OFFSET                                             (9)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_START_PAUSE_MASK                                               (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_START_PAUSE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_START_PAUSE_OFFSET                                             (8)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_START_PAUSE_MASK                                               (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_START_PAUSE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_DRF_START_PAUSE_0_OFFSET                                                 (7)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_DRF_START_PAUSE_0_MASK                                                   (0x1 << RTL9300_SOC_BIST_CTRL5_SRAM_DRF_START_PAUSE_0_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_BIST0_DONE_OFFSET                                                        (6)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_BIST0_DONE_MASK                                                          (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_BIST0_DONE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_BIST1_DONE_OFFSET                                                        (5)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_BIST1_DONE_MASK                                                          (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_BIST1_DONE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_DONE_OFFSET                                                    (4)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_DONE_MASK                                                      (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST0_DONE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_DONE_OFFSET                                                    (3)
  #define RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_DONE_MASK                                                      (0x1 << RTL9300_SOC_BIST_CTRL5_CPU1_DRF_BIST1_DONE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_BIST_DONE_0_OFFSET                                                       (2)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_BIST_DONE_0_MASK                                                         (0x1 << RTL9300_SOC_BIST_CTRL5_SRAM_BIST_DONE_0_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_DRF_BIST_DONE_0_OFFSET                                                   (1)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_DRF_BIST_DONE_0_MASK                                                     (0x1 << RTL9300_SOC_BIST_CTRL5_SRAM_DRF_BIST_DONE_0_OFFSET)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_ROM_BIST_DONE_OFFSET                                                     (0)
  #define RTL9300_SOC_BIST_CTRL5_SRAM_ROM_BIST_DONE_MASK                                                       (0x1 << RTL9300_SOC_BIST_CTRL5_SRAM_ROM_BIST_DONE_OFFSET)

#define RTL9300_SOC_BIST_CTRL6_ADDR                                                                            (0xE144)
  #define RTL9300_SOC_BIST_CTRL6_FLSH_BIST_RSTN_OFFSET                                                         (4)
  #define RTL9300_SOC_BIST_CTRL6_FLSH_BIST_RSTN_MASK                                                           (0x1 << RTL9300_SOC_BIST_CTRL6_FLSH_BIST_RSTN_OFFSET)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_BIST_MODE_OFFSET                                                  (3)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_BIST_MODE_MASK                                                    (0x1 << RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_BIST_MODE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_TEST_RESUME_OFFSET                                                (2)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_TEST_RESUME_MASK                                                  (0x1 << RTL9300_SOC_BIST_CTRL6_USBHOST_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_MODE_OFFSET                                                      (1)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_MODE_MASK                                                        (0x1 << RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_MODE_OFFSET)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_RSTN_OFFSET                                                      (0)
  #define RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_RSTN_MASK                                                        (0x1 << RTL9300_SOC_BIST_CTRL6_USBHOST_BIST_RSTN_OFFSET)

#define RTL9300_SOC_BIST_RSTL0_ADDR                                                                            (0xE148)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_8_OFFSET                                                      (20)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_8_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_8_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_7_OFFSET                                                      (19)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_7_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_7_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_6_OFFSET                                                      (18)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_6_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_6_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_5_OFFSET                                                      (17)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_5_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_5_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_4_OFFSET                                                      (16)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_4_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_4_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_3_OFFSET                                                      (15)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_3_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_3_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_2_OFFSET                                                      (14)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_2_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_2_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_1_OFFSET                                                      (13)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_1_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_0_OFFSET                                                      (12)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_0_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST1_FAIL_0_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_10_OFFSET                                                     (10)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_10_MASK                                                       (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_10_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_9_OFFSET                                                      (9)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_9_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_9_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_8_OFFSET                                                      (8)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_8_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_8_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_7_OFFSET                                                      (7)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_7_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_7_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_6_OFFSET                                                      (6)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_6_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_6_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_5_OFFSET                                                      (5)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_5_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_5_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_4_OFFSET                                                      (4)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_4_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_4_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_3_OFFSET                                                      (3)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_3_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_3_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_2_OFFSET                                                      (2)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_2_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_2_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_1_OFFSET                                                      (1)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_1_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_0_OFFSET                                                      (0)
  #define RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_0_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL0_CPU1_BIST0_FAIL_0_OFFSET)

#define RTL9300_SOC_BIST_RSTL1_ADDR                                                                            (0xE14C)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_8_OFFSET                                                  (20)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_8_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_8_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_7_OFFSET                                                  (19)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_7_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_7_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_6_OFFSET                                                  (18)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_6_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_6_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_5_OFFSET                                                  (17)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_5_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_5_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_4_OFFSET                                                  (16)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_4_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_4_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_3_OFFSET                                                  (15)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_3_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_3_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_2_OFFSET                                                  (14)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_2_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_2_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_1_OFFSET                                                  (13)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_1_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_0_OFFSET                                                  (12)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_0_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST1_FAIL_0_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_10_OFFSET                                                 (10)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_10_MASK                                                   (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_10_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_9_OFFSET                                                  (9)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_9_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_9_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_8_OFFSET                                                  (8)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_8_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_8_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_7_OFFSET                                                  (7)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_7_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_7_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_6_OFFSET                                                  (6)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_6_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_6_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_5_OFFSET                                                  (5)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_5_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_5_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_4_OFFSET                                                  (4)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_4_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_4_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_3_OFFSET                                                  (3)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_3_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_3_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_2_OFFSET                                                  (2)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_2_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_2_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_1_OFFSET                                                  (1)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_1_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_0_OFFSET                                                  (0)
  #define RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_0_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL1_CPU1_DRF_BIST0_FAIL_0_OFFSET)

#define RTL9300_SOC_BIST_RSTL2_ADDR                                                                            (0xE150)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_0_OFFSET                                                     (5)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_0_MASK                                                       (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_0_OFFSET)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_1_OFFSET                                                     (4)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_1_MASK                                                       (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_BIST_FAIL_0_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_0_OFFSET                                                 (3)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_0_MASK                                                   (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_0_OFFSET)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_1_OFFSET                                                 (2)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_1_MASK                                                   (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_DRF_BIST_FAIL_0_1_OFFSET)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_0_OFFSET                                                   (1)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_0_MASK                                                     (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_0_OFFSET)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_1_OFFSET                                                   (0)
  #define RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_1_MASK                                                     (0x1 << RTL9300_SOC_BIST_RSTL2_SRAM_ROM_BIST_FAIL_1_OFFSET)

#define RTL9300_SOC_BIST_RSTL3_ADDR                                                                            (0xE154)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_FAIL_OFFSET                                                     (12)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_START_PAUSE_OFFSET                                                   (11)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_START_PAUSE_MASK                                                     (0x1 << RTL9300_SOC_BIST_RSTL3_FLSH_DRF_START_PAUSE_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_DONE_OFFSET                                                     (10)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_SOC_BIST_RSTL3_FLSH_DRF_BIST_DONE_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_BIST_FAIL_OFFSET                                                         (9)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_BIST_FAIL_MASK                                                           (0x1 << RTL9300_SOC_BIST_RSTL3_FLSH_BIST_FAIL_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_BIST_DONE_OFFSET                                                         (8)
  #define RTL9300_SOC_BIST_RSTL3_FLSH_BIST_DONE_MASK                                                           (0x1 << RTL9300_SOC_BIST_RSTL3_FLSH_BIST_DONE_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_FAIL_OFFSET                                                  (4)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_START_PAUSE_OFFSET                                                (3)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_START_PAUSE_MASK                                                  (0x1 << RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_START_PAUSE_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_DONE_OFFSET                                                  (2)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_SOC_BIST_RSTL3_USBHOST_DRF_BIST_DONE_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_FAIL_OFFSET                                                      (1)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_FAIL_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_FAIL_OFFSET)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_DONE_OFFSET                                                      (0)
  #define RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_DONE_MASK                                                        (0x1 << RTL9300_SOC_BIST_RSTL3_USBHOST_BIST_DONE_OFFSET)

#define RTL9300_SOC_BIST_MISC0_ADDR(index)                                                                     (0xE158 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_SOC_BIST_MISC0_ROM_MISR_DATAOUT_0_OFFSET                                                     (0)
  #define RTL9300_SOC_BIST_MISC0_ROM_MISR_DATAOUT_0_MASK                                                       (0xFFFFFFFF << RTL9300_SOC_BIST_MISC0_ROM_MISR_DATAOUT_0_OFFSET)

#define RTL9300_SOC_BIST_MISC1_ADDR(index)                                                                     (0xE168 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_SOC_BIST_MISC1_ROM_MBISR_DATAOUT_0_OFFSET                                                    (0)
  #define RTL9300_SOC_BIST_MISC1_ROM_MBISR_DATAOUT_0_MASK                                                      (0xFFFFFFFF << RTL9300_SOC_BIST_MISC1_ROM_MBISR_DATAOUT_0_OFFSET)

#define RTL9300_DMY_REG0_MAC_BIST_ADDR                                                                         (0x3BBC)
  #define RTL9300_DMY_REG0_MAC_BIST_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_MAC_BIST_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_MAC_BIST_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_ALE_BIST_ADDR                                                                         (0xAB0C)
  #define RTL9300_DMY_REG0_ALE_BIST_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_ALE_BIST_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_BIST_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_CHIP_BIST_ADDR                                                                        (0xE178)
  #define RTL9300_DMY_REG0_CHIP_BIST_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG0_CHIP_BIST_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_BIST_DUMMY_OFFSET)

/*
 * Feature: Interface
 */
#define RTL9300_MAC_IF_CTRL_ADDR                                                                               (0x360)
  #define RTL9300_MAC_IF_CTRL_SPI_SO_REF_OFFSET                                                                (1)
  #define RTL9300_MAC_IF_CTRL_SPI_SO_REF_MASK                                                                  (0x1 << RTL9300_MAC_IF_CTRL_SPI_SO_REF_OFFSET)
  #define RTL9300_MAC_IF_CTRL_REG_IF_SEL_OFFSET                                                                (0)
  #define RTL9300_MAC_IF_CTRL_REG_IF_SEL_MASK                                                                  (0x1 << RTL9300_MAC_IF_CTRL_REG_IF_SEL_OFFSET)

#define RTL9300_MAC_SLV_I2C_CTRL_ADDR                                                                          (0x364)
  #define RTL9300_MAC_SLV_I2C_CTRL_CFG_SDA_DLY_OFFSET                                                          (8)
  #define RTL9300_MAC_SLV_I2C_CTRL_CFG_SDA_DLY_MASK                                                            (0x3F << RTL9300_MAC_SLV_I2C_CTRL_CFG_SDA_DLY_OFFSET)
  #define RTL9300_MAC_SLV_I2C_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET                                                  (0)
  #define RTL9300_MAC_SLV_I2C_CTRL_I2C_DATA_ENDIAN_SEL_MASK                                                    (0x1 << RTL9300_MAC_SLV_I2C_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET)

#define RTL9300_MAC_SLV_TIMEOUT_ADDR                                                                           (0x368)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET                                                       (16)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_MASK                                                         (0x3FFF << RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET                                                      (15)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_MASK                                                        (0x1 << RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET                                                       (1)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_MASK                                                         (0x3FFF << RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET                                                      (0)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_MASK                                                        (0x1 << RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET)

#define RTL9300_I2C_MST1_CTRL1_ADDR                                                                            (0x36C)
  #define RTL9300_I2C_MST1_CTRL1_MEM_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST1_CTRL1_MEM_ADDR_MASK                                                                 (0xFFFFFF << RTL9300_I2C_MST1_CTRL1_MEM_ADDR_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET                                                            (4)
  #define RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_MASK                                                              (0x7 << RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_OFFSET                                                          (3)
  #define RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_MASK                                                            (0x1 << RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_RWOP_OFFSET                                                                   (2)
  #define RTL9300_I2C_MST1_CTRL1_RWOP_MASK                                                                     (0x1 << RTL9300_I2C_MST1_CTRL1_RWOP_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_I2C_FAIL_OFFSET                                                               (1)
  #define RTL9300_I2C_MST1_CTRL1_I2C_FAIL_MASK                                                                 (0x1 << RTL9300_I2C_MST1_CTRL1_I2C_FAIL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_I2C_TRIG_OFFSET                                                               (0)
  #define RTL9300_I2C_MST1_CTRL1_I2C_TRIG_MASK                                                                 (0x1 << RTL9300_I2C_MST1_CTRL1_I2C_TRIG_OFFSET)

#define RTL9300_I2C_MST1_CTRL2_ADDR                                                                            (0x370)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RESET_OFFSET                                                              (24)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RESET_MASK                                                                (0x1 << RTL9300_I2C_MST1_CTRL2_I2C_RESET_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_OFFSET                                                        (20)
  #define RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_OFFSET                                                        (16)
  #define RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_OFFSET                                                            (15)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_MASK                                                              (0x1 << RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DEV_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST1_CTRL2_DEV_ADDR_MASK                                                                 (0x7F << RTL9300_I2C_MST1_CTRL2_DEV_ADDR_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_OFFSET                                                             (4)
  #define RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_MASK                                                               (0xF << RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_OFFSET                                                         (2)
  #define RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_MASK                                                           (0x3 << RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_SCL_FREQ_OFFSET                                                               (0)
  #define RTL9300_I2C_MST1_CTRL2_SCL_FREQ_MASK                                                                 (0x3 << RTL9300_I2C_MST1_CTRL2_SCL_FREQ_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD0_ADDR                                                                       (0x374)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA3_OFFSET                                                             (24)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA3_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA3_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA2_OFFSET                                                             (16)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA2_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA2_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA1_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA1_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA1_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA0_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA0_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA0_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD1_ADDR                                                                       (0x378)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA7_OFFSET                                                             (24)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA7_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA7_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA6_OFFSET                                                             (16)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA6_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA6_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA5_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA5_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA5_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA4_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA4_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA4_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD2_ADDR                                                                       (0x37C)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA11_OFFSET                                                            (24)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA11_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA11_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA10_OFFSET                                                            (16)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA10_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA10_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA9_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA9_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA9_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA8_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA8_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA8_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD3_ADDR                                                                       (0x380)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA15_OFFSET                                                            (24)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA15_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA15_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA14_OFFSET                                                            (16)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA14_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA14_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA13_OFFSET                                                            (8)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA13_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA13_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA12_OFFSET                                                            (0)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA12_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA12_OFFSET)

#define RTL9300_I2C_MST_GLB_CTRL_ADDR                                                                          (0x384)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_2_OFFSET                                                      (28)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_2_MASK                                                        (0xF << RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_2_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_1_OFFSET                                                      (24)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_1_MASK                                                        (0xF << RTL9300_I2C_MST_GLB_CTRL_CFG_SCL_I_DLY_1_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_2_OFFSET                                                  (22)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_2_MASK                                                    (0x3 << RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_2_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_1_OFFSET                                                  (20)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_1_MASK                                                    (0x3 << RTL9300_I2C_MST_GLB_CTRL_CFG_WAIT_SCL_MODE_1_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_2_OFFSET                                                 (19)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_2_MASK                                                   (0x1 << RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_2_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET                                                 (18)
  #define RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_1_MASK                                                   (0x1 << RTL9300_I2C_MST_GLB_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST2_OFFSET                                                (17)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST2_MASK                                                  (0x1 << RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST2_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST1_OFFSET                                                (16)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST1_MASK                                                  (0x1 << RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SCL_MST1_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SDA_7_0_OFFSET                                                 (8)
  #define RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SDA_7_0_MASK                                                   (0xFF << RTL9300_I2C_MST_GLB_CTRL_I2C_OPEN_DRN_SDA_7_0_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO16_SDA7_SEL_OFFSET                                                      (7)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO16_SDA7_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO16_SDA7_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO15_SDA6_SEL_OFFSET                                                      (6)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO15_SDA6_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO15_SDA6_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO14_SDA5_SEL_OFFSET                                                      (5)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO14_SDA5_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO14_SDA5_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO13_SDA4_SEL_OFFSET                                                      (4)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO13_SDA4_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO13_SDA4_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO12_SDA3_SEL_OFFSET                                                      (3)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO12_SDA3_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO12_SDA3_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO11_SDA2_SEL_OFFSET                                                      (2)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO11_SDA2_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO11_SDA2_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO10_SDA1_SEL_OFFSET                                                      (1)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO10_SDA1_SEL_MASK                                                        (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO10_SDA1_SEL_OFFSET)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO9_SDA0_SEL_OFFSET                                                       (0)
  #define RTL9300_I2C_MST_GLB_CTRL_GPIO9_SDA0_SEL_MASK                                                         (0x1 << RTL9300_I2C_MST_GLB_CTRL_GPIO9_SDA0_SEL_OFFSET)

#define RTL9300_I2C_MST2_CTRL1_ADDR                                                                            (0x388)
  #define RTL9300_I2C_MST2_CTRL1_MEM_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST2_CTRL1_MEM_ADDR_MASK                                                                 (0xFFFFFF << RTL9300_I2C_MST2_CTRL1_MEM_ADDR_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_OFFSET                                                            (4)
  #define RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_MASK                                                              (0x7 << RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_SEL_OFFSET                                                         (3)
  #define RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_SEL_MASK                                                           (0x1 << RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_SEL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_RWOP_OFFSET                                                                   (2)
  #define RTL9300_I2C_MST2_CTRL1_RWOP_MASK                                                                     (0x1 << RTL9300_I2C_MST2_CTRL1_RWOP_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_I2C_FAIL_OFFSET                                                               (1)
  #define RTL9300_I2C_MST2_CTRL1_I2C_FAIL_MASK                                                                 (0x1 << RTL9300_I2C_MST2_CTRL1_I2C_FAIL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_I2C_TRIG_OFFSET                                                               (0)
  #define RTL9300_I2C_MST2_CTRL1_I2C_TRIG_MASK                                                                 (0x1 << RTL9300_I2C_MST2_CTRL1_I2C_TRIG_OFFSET)

#define RTL9300_I2C_MST2_CTRL2_ADDR                                                                            (0x38C)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RESET_OFFSET                                                              (24)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RESET_MASK                                                                (0x1 << RTL9300_I2C_MST2_CTRL2_I2C_RESET_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_OFFSET                                                        (20)
  #define RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_OFFSET                                                        (16)
  #define RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_OFFSET                                                            (15)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_MASK                                                              (0x1 << RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DEV_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST2_CTRL2_DEV_ADDR_MASK                                                                 (0x7F << RTL9300_I2C_MST2_CTRL2_DEV_ADDR_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_OFFSET                                                             (4)
  #define RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_MASK                                                               (0xF << RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_OFFSET                                                         (2)
  #define RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_MASK                                                           (0x3 << RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_SCL_FREQ_OFFSET                                                               (0)
  #define RTL9300_I2C_MST2_CTRL2_SCL_FREQ_MASK                                                                 (0x3 << RTL9300_I2C_MST2_CTRL2_SCL_FREQ_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD0_ADDR                                                                       (0x390)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA3_OFFSET                                                             (24)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA3_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA3_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA2_OFFSET                                                             (16)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA2_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA2_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA1_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA1_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA1_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA0_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA0_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA0_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD1_ADDR                                                                       (0x394)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA7_OFFSET                                                             (24)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA7_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA7_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA6_OFFSET                                                             (16)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA6_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA6_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA5_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA5_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA5_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA4_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA4_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA4_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD2_ADDR                                                                       (0x398)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA11_OFFSET                                                            (24)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA11_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA11_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA10_OFFSET                                                            (16)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA10_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA10_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA9_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA9_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA9_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA8_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA8_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA8_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD3_ADDR                                                                       (0x39C)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA15_OFFSET                                                            (24)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA15_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA15_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA14_OFFSET                                                            (16)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA14_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA14_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA13_OFFSET                                                            (8)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA13_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA13_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA12_OFFSET                                                            (0)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA12_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA12_OFFSET)

#define RTL9300_SPI_CTRL1_ADDR                                                                                 (0x3A0)
  #define RTL9300_SPI_CTRL1_DATA_WIDTH_OFFSET                                                                  (20)
  #define RTL9300_SPI_CTRL1_DATA_WIDTH_MASK                                                                    (0x1FF << RTL9300_SPI_CTRL1_DATA_WIDTH_OFFSET)
  #define RTL9300_SPI_CTRL1_ADDR_WIDTH_OFFSET                                                                  (17)
  #define RTL9300_SPI_CTRL1_ADDR_WIDTH_MASK                                                                    (0x7 << RTL9300_SPI_CTRL1_ADDR_WIDTH_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CLK_DIV_OFFSET                                                                 (14)
  #define RTL9300_SPI_CTRL1_SPI_CLK_DIV_MASK                                                                   (0x7 << RTL9300_SPI_CTRL1_SPI_CLK_DIV_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO_SPI_SEL_OFFSET                                                                (13)
  #define RTL9300_SPI_CTRL1_GPIO_SPI_SEL_MASK                                                                  (0x1 << RTL9300_SPI_CTRL1_GPIO_SPI_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_CSB_OUT_SEL_OFFSET                                                                 (12)
  #define RTL9300_SPI_CTRL1_CSB_OUT_SEL_MASK                                                                   (0x1 << RTL9300_SPI_CTRL1_CSB_OUT_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_OFFSET                                                              (11)
  #define RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_MASK                                                                (0x1 << RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_OFFSET                                                              (10)
  #define RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_MASK                                                                (0x1 << RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CMD_OFFSET                                                                     (2)
  #define RTL9300_SPI_CTRL1_SPI_CMD_MASK                                                                       (0xFF << RTL9300_SPI_CTRL1_SPI_CMD_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CMD_TYPE_OFFSET                                                                (1)
  #define RTL9300_SPI_CTRL1_SPI_CMD_TYPE_MASK                                                                  (0x1 << RTL9300_SPI_CTRL1_SPI_CMD_TYPE_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_TRIG_OFFSET                                                                    (0)
  #define RTL9300_SPI_CTRL1_SPI_TRIG_MASK                                                                      (0x1 << RTL9300_SPI_CTRL1_SPI_TRIG_OFFSET)

#define RTL9300_SPI_CTRL2_ADDR                                                                                 (0x3A4)
  #define RTL9300_SPI_CTRL2_SPI_RX_DLY_OFFSET                                                                  (14)
  #define RTL9300_SPI_CTRL2_SPI_RX_DLY_MASK                                                                    (0x7 << RTL9300_SPI_CTRL2_SPI_RX_DLY_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_CLK_DLY_OFFSET                                                                 (11)
  #define RTL9300_SPI_CTRL2_SPI_CLK_DLY_MASK                                                                   (0x7 << RTL9300_SPI_CTRL2_SPI_CLK_DLY_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_TX_DLY_OFFSET                                                                  (8)
  #define RTL9300_SPI_CTRL2_SPI_TX_DLY_MASK                                                                    (0x7 << RTL9300_SPI_CTRL2_SPI_TX_DLY_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_CPHA_OFFSET                                                                    (7)
  #define RTL9300_SPI_CTRL2_SPI_CPHA_MASK                                                                      (0x1 << RTL9300_SPI_CTRL2_SPI_CPHA_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_CPOL_OFFSET                                                                    (6)
  #define RTL9300_SPI_CTRL2_SPI_CPOL_MASK                                                                      (0x1 << RTL9300_SPI_CTRL2_SPI_CPOL_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_TSLCH_OFFSET                                                                   (3)
  #define RTL9300_SPI_CTRL2_SPI_TSLCH_MASK                                                                     (0x7 << RTL9300_SPI_CTRL2_SPI_TSLCH_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_TCHSH_OFFSET                                                                   (0)
  #define RTL9300_SPI_CTRL2_SPI_TCHSH_MASK                                                                     (0x7 << RTL9300_SPI_CTRL2_SPI_TCHSH_OFFSET)

#define RTL9300_SPI_ADDR_ADDR                                                                                  (0x3A8)
  #define RTL9300_SPI_ADDR_SPI_ADDR_OFFSET                                                                     (0)
  #define RTL9300_SPI_ADDR_SPI_ADDR_MASK                                                                       (0xFFFFFFFF << RTL9300_SPI_ADDR_SPI_ADDR_OFFSET)

#define RTL9300_SPI_DATA_ADDR(index)                                                                           (0x460 + (((index) << 2))) /* index: 0-127 */
  #define RTL9300_SPI_DATA_DATA_OFFSET                                                                         (0)
  #define RTL9300_SPI_DATA_DATA_MASK                                                                           (0xFFFFFFFF << RTL9300_SPI_DATA_DATA_OFFSET)

#define RTL9300_P0_INTF_CTRL_ADDR(port)                                                                        (0x24 + (((port / 5) << 2))) /* port: 0-27 */
  #define RTL9300_P0_INTF_CTRL_P0_INTF_OFFSET(port)                                                            ((port % 0x5) * 6)
  #define RTL9300_P0_INTF_CTRL_P0_INTF_MASK(port)                                                              (0x3F << RTL9300_P0_INTF_CTRL_P0_INTF_OFFSET(port))

#define RTL9300_GPIO_SEL_CTRL_ADDR                                                                             (0x200)
  #define RTL9300_GPIO_SEL_CTRL_GPIO19_LEDSYNC_SEL_OFFSET                                                      (11)
  #define RTL9300_GPIO_SEL_CTRL_GPIO19_LEDSYNC_SEL_MASK                                                        (0x1 << RTL9300_GPIO_SEL_CTRL_GPIO19_LEDSYNC_SEL_OFFSET)
  #define RTL9300_GPIO_SEL_CTRL_GPIO18_USBLED_SEL_OFFSET                                                       (10)
  #define RTL9300_GPIO_SEL_CTRL_GPIO18_USBLED_SEL_MASK                                                         (0x1 << RTL9300_GPIO_SEL_CTRL_GPIO18_USBLED_SEL_OFFSET)
  #define RTL9300_GPIO_SEL_CTRL_SLV_SPI_CS_SEL_GPIO_OFFSET                                                     (5)
  #define RTL9300_GPIO_SEL_CTRL_SLV_SPI_CS_SEL_GPIO_MASK                                                       (0x1F << RTL9300_GPIO_SEL_CTRL_SLV_SPI_CS_SEL_GPIO_OFFSET)
  #define RTL9300_GPIO_SEL_CTRL_SLV_SPI_SDO_SEL_GPIO_OFFSET                                                    (0)
  #define RTL9300_GPIO_SEL_CTRL_SLV_SPI_SDO_SEL_GPIO_MASK                                                      (0x1F << RTL9300_GPIO_SEL_CTRL_SLV_SPI_SDO_SEL_GPIO_OFFSET)

#define RTL9300_JTAG_SEL_CTRL_ADDR                                                                             (0x204)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TDO_SEL_GPIO_OFFSET                                                       (22)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TDO_SEL_GPIO_MASK                                                         (0x1F << RTL9300_JTAG_SEL_CTRL_JTAG_TDO_SEL_GPIO_OFFSET)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TDI_SEL_GPIO_OFFSET                                                       (17)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TDI_SEL_GPIO_MASK                                                         (0x1F << RTL9300_JTAG_SEL_CTRL_JTAG_TDI_SEL_GPIO_OFFSET)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TMS_SEL_GPIO_OFFSET                                                       (12)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TMS_SEL_GPIO_MASK                                                         (0x1F << RTL9300_JTAG_SEL_CTRL_JTAG_TMS_SEL_GPIO_OFFSET)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TCK_SEL_GPIO_OFFSET                                                       (7)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TCK_SEL_GPIO_MASK                                                         (0x1F << RTL9300_JTAG_SEL_CTRL_JTAG_TCK_SEL_GPIO_OFFSET)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TRST_SEL_GPIO_OFFSET                                                      (2)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_TRST_SEL_GPIO_MASK                                                        (0x1F << RTL9300_JTAG_SEL_CTRL_JTAG_TRST_SEL_GPIO_OFFSET)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_SEL_OFFSET                                                                (0)
  #define RTL9300_JTAG_SEL_CTRL_JTAG_SEL_MASK                                                                  (0x3 << RTL9300_JTAG_SEL_CTRL_JTAG_SEL_OFFSET)

#define RTL9300_DMY_REG0_REG_IF_ADDR                                                                           (0x3AC)
  #define RTL9300_DMY_REG0_REG_IF_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_REG_IF_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_REG_IF_DUMMY_OFFSET)

/*
 * Feature: LED
 */
#define RTL9300_LED_GLB_CTRL_ADDR                                                                              (0xCC00)
  #define RTL9300_LED_GLB_CTRL_CFG_MDX_DEALY_OFFSET                                                            (28)
  #define RTL9300_LED_GLB_CTRL_CFG_MDX_DEALY_MASK                                                              (0xF << RTL9300_LED_GLB_CTRL_CFG_MDX_DEALY_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_STACK_FTG_IGNORE_OFFSET                                                     (27)
  #define RTL9300_LED_GLB_CTRL_LED_STACK_FTG_IGNORE_MASK                                                       (0x1 << RTL9300_LED_GLB_CTRL_LED_STACK_FTG_IGNORE_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_STACK_OFFSET                                                                (25)
  #define RTL9300_LED_GLB_CTRL_LED_STACK_MASK                                                                  (0x3 << RTL9300_LED_GLB_CTRL_LED_STACK_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_OFFSET                                                        (24)
  #define RTL9300_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_MASK                                                          (0x1 << RTL9300_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LEDIC_RESTART_OFFSET                                                            (23)
  #define RTL9300_LED_GLB_CTRL_LEDIC_RESTART_MASK                                                              (0x1 << RTL9300_LED_GLB_CTRL_LEDIC_RESTART_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_ACTIVE_OFFSET                                                               (22)
  #define RTL9300_LED_GLB_CTRL_LED_ACTIVE_MASK                                                                 (0x1 << RTL9300_LED_GLB_CTRL_LED_ACTIVE_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET                                                        (21)
  #define RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_MASK                                                          (0x1 << RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET)
  #define RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                           (18)
  #define RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                             (0x7 << RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_CLK_SEL_OFFSET                                                              (16)
  #define RTL9300_LED_GLB_CTRL_LED_CLK_SEL_MASK                                                                (0x3 << RTL9300_LED_GLB_CTRL_LED_CLK_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                              (15)
  #define RTL9300_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                                (0x1 << RTL9300_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                             (13)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                               (0x3 << RTL9300_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_EN_OFFSET                                                               (12)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_EN_MASK                                                                 (0x1 << RTL9300_LED_GLB_CTRL_SYS_LED_EN_OFFSET)
  #define RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET                                                          (8)
  #define RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_MASK                                                            (0xF << RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET)
  #define RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET                                                          (4)
  #define RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_MASK                                                            (0xF << RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET)
  #define RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET                                                         (2)
  #define RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_MASK                                                           (0x3 << RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_MOD_OFFSET                                                                  (0)
  #define RTL9300_LED_GLB_CTRL_LED_MOD_MASK                                                                    (0x3 << RTL9300_LED_GLB_CTRL_LED_MOD_OFFSET)

#define RTL9300_LED_PORT_NUM_CTRL_ADDR(port)                                                                   (0xCC04 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_MASK(port)                                                     (0x3 << RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port))

#define RTL9300_LED_SET3_1_CTRL_ADDR                                                                           (0xCC0C)
  #define RTL9300_LED_SET3_1_CTRL_SET3_LED3_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET3_1_CTRL_SET3_LED3_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET3_1_CTRL_SET3_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET3_1_CTRL_SET3_LED2_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET3_1_CTRL_SET3_LED2_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET3_1_CTRL_SET3_LED2_SEL_OFFSET)

#define RTL9300_LED_SET3_0_CTRL_ADDR                                                                           (0xCC10)
  #define RTL9300_LED_SET3_0_CTRL_SET3_LED1_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET3_0_CTRL_SET3_LED1_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET3_0_CTRL_SET3_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET3_0_CTRL_SET3_LED0_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET3_0_CTRL_SET3_LED0_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET3_0_CTRL_SET3_LED0_SEL_OFFSET)

#define RTL9300_LED_SET2_1_CTRL_ADDR                                                                           (0xCC14)
  #define RTL9300_LED_SET2_1_CTRL_SET2_LED3_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET2_1_CTRL_SET2_LED3_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET2_1_CTRL_SET2_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET2_1_CTRL_SET2_LED2_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET2_1_CTRL_SET2_LED2_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET2_1_CTRL_SET2_LED2_SEL_OFFSET)

#define RTL9300_LED_SET2_0_CTRL_ADDR                                                                           (0xCC18)
  #define RTL9300_LED_SET2_0_CTRL_SET2_LED1_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET2_0_CTRL_SET2_LED1_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET2_0_CTRL_SET2_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET2_0_CTRL_SET2_LED0_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET2_0_CTRL_SET2_LED0_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET2_0_CTRL_SET2_LED0_SEL_OFFSET)

#define RTL9300_LED_SET1_1_CTRL_ADDR                                                                           (0xCC1C)
  #define RTL9300_LED_SET1_1_CTRL_SET1_LED3_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET1_1_CTRL_SET1_LED3_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET1_1_CTRL_SET1_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET1_1_CTRL_SET1_LED2_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET1_1_CTRL_SET1_LED2_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET1_1_CTRL_SET1_LED2_SEL_OFFSET)

#define RTL9300_LED_SET1_0_CTRL_ADDR                                                                           (0xCC20)
  #define RTL9300_LED_SET1_0_CTRL_SET1_LED1_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET1_0_CTRL_SET1_LED1_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET1_0_CTRL_SET1_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET1_0_CTRL_SET1_LED0_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET1_0_CTRL_SET1_LED0_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET1_0_CTRL_SET1_LED0_SEL_OFFSET)

#define RTL9300_LED_SET0_1_CTRL_ADDR                                                                           (0xCC24)
  #define RTL9300_LED_SET0_1_CTRL_SET0_LED3_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET0_1_CTRL_SET0_LED3_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET0_1_CTRL_SET0_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET0_1_CTRL_SET0_LED2_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET0_1_CTRL_SET0_LED2_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET0_1_CTRL_SET0_LED2_SEL_OFFSET)

#define RTL9300_LED_SET0_0_CTRL_ADDR                                                                           (0xCC28)
  #define RTL9300_LED_SET0_0_CTRL_SET0_LED1_SEL_OFFSET                                                         (16)
  #define RTL9300_LED_SET0_0_CTRL_SET0_LED1_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET0_0_CTRL_SET0_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET0_0_CTRL_SET0_LED0_SEL_OFFSET                                                         (0)
  #define RTL9300_LED_SET0_0_CTRL_SET0_LED0_SEL_MASK                                                           (0xFFFF << RTL9300_LED_SET0_0_CTRL_SET0_LED0_SEL_OFFSET)

#define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_ADDR(port)                                                          (0xCC2C + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port)                                    ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_MASK(port)                                      (0x3 << RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port))

#define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_ADDR(port)                                                           (0xCC34 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port)                                      ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_MASK(port)                                        (0x3 << RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port))

#define RTL9300_LED_PORT_COPR_MASK_CTRL_ADDR(port)                                                             (0xCC3C + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port)                                          (port % 0x1C)
  #define RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_MASK(port)                                            (0x1 << RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port))

#define RTL9300_LED_PORT_FIB_MASK_CTRL_ADDR(port)                                                              (0xCC40 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port)                                            (port % 0x1C)
  #define RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_MASK(port)                                              (0x1 << RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port))

#define RTL9300_LED_PORT_COMBO_MASK_CTRL_ADDR(port)                                                            (0xCC44 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port)                                        (port % 0x1C)
  #define RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_MASK(port)                                          (0x1 << RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port))

#define RTL9300_SW_LED_LOAD_ADDR                                                                               (0xCC48)
  #define RTL9300_SW_LED_LOAD_SW_LED_LOAD_OFFSET                                                               (0)
  #define RTL9300_SW_LED_LOAD_SW_LED_LOAD_MASK                                                                 (0x1 << RTL9300_SW_LED_LOAD_SW_LED_LOAD_OFFSET)

#define RTL9300_LED_PORT_SW_EN_CTRL_ADDR(port)                                                                 (0xCC4C + (((port >> 3) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port)                                              ((port & 0x7) << 2)
  #define RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_MASK(port)                                                (0xF << RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port))

#define RTL9300_LED_PORT_SW_CTRL_ADDR(port)                                                                    (0xCC5C + (((port) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET                                                     (21)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET                                                     (18)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET                                                     (15)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET                                                     (12)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET                                                    (9)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET                                                    (6)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET                                                    (3)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET                                                    (0)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET)

#define RTL9300_LED_INDRT_ACCESS_CTRL_ADDR                                                                     (0xCCCC)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_DATA_OFFSET                                                            (12)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_DATA_MASK                                                              (0xFFFF << RTL9300_LED_INDRT_ACCESS_CTRL_DATA_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_REG_OFFSET                                                             (7)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_REG_MASK                                                               (0x1F << RTL9300_LED_INDRT_ACCESS_CTRL_REG_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET                                                         (2)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_MASK                                                           (0x1F << RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET                                                            (1)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_MASK                                                              (0x1 << RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_CMD_OFFSET                                                             (0)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_CMD_MASK                                                               (0x1 << RTL9300_LED_INDRT_ACCESS_CTRL_CMD_OFFSET)

#define RTL9300_LED_LOAD_LV1_10G_ADDR                                                                          (0xCCD0)
  #define RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV2_10G_ADDR                                                                          (0xCCD4)
  #define RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV3_10G_ADDR                                                                          (0xCCD8)
  #define RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV1_5G_ADDR                                                                           (0xCCDC)
  #define RTL9300_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV1_5G_LV1_THR_5G_MASK                                                              (0xFFFFFF << RTL9300_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET)

#define RTL9300_LED_LOAD_LV2_5G_ADDR                                                                           (0xCCE0)
  #define RTL9300_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV2_5G_LV2_THR_5G_MASK                                                              (0xFFFFFF << RTL9300_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET)

#define RTL9300_LED_LOAD_LV3_5G_ADDR                                                                           (0xCCE4)
  #define RTL9300_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV3_5G_LV3_THR_5G_MASK                                                              (0xFFFFFF << RTL9300_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET)

#define RTL9300_LED_LOAD_LV1_2P5G_ADDR                                                                         (0xCCE8)
  #define RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV2_2P5G_ADDR                                                                         (0xCCEC)
  #define RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV3_2P5G_ADDR                                                                         (0xCCF0)
  #define RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV1_1G_ADDR                                                                           (0xCCF4)
  #define RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV2_1G_ADDR                                                                           (0xCCF8)
  #define RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV3_1G_ADDR                                                                           (0xCCFC)
  #define RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV1_500M_ADDR                                                                         (0xCD00)
  #define RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV2_500M_ADDR                                                                         (0xCD04)
  #define RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV3_500M_ADDR                                                                         (0xCD08)
  #define RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV1_100M_ADDR                                                                         (0xCD0C)
  #define RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV2_100M_ADDR                                                                         (0xCD10)
  #define RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV3_100M_ADDR                                                                         (0xCD14)
  #define RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV1_10M_ADDR                                                                          (0xCD18)
  #define RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET)

#define RTL9300_LED_LOAD_LV2_10M_ADDR                                                                          (0xCD1C)
  #define RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET)

#define RTL9300_LED_LOAD_LV3_10M_ADDR                                                                          (0xCD20)
  #define RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET)

#define RTL9300_LED_P_LOAD_CTRL_ADDR                                                                           (0xCD24)
  #define RTL9300_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_OFFSET                                                        (29)
  #define RTL9300_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_MASK                                                          (0x1 << RTL9300_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_OFFSET)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET                                                       (24)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_MASK                                                         (0x1F << RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET                                                           (0)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_MASK                                                             (0xFFFFFF << RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET)

#define RTL9300_EXT_GPIO_GLB_CTRL_ADDR                                                                         (0xC600)
  #define RTL9300_EXT_GPIO_GLB_CTRL_DV_SPEEDUP_GPIO_OFFSET                                                     (21)
  #define RTL9300_EXT_GPIO_GLB_CTRL_DV_SPEEDUP_GPIO_MASK                                                       (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_DV_SPEEDUP_GPIO_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_OFFSET                                                 (15)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_MASK                                                   (0x3F << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_OFFSET                                                 (9)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_MASK                                                   (0x3F << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET                                                         (8)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_MASK                                                           (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET                                                (6)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_MASK                                                  (0x3 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET                                                 (4)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_MASK                                                   (0x3 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_OFFSET                                           (3)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_MASK                                             (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_OFFSET                                           (2)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_MASK                                             (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_OFFSET                                                    (1)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_MASK                                                      (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_OFFSET                                                    (0)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_MASK                                                      (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_OFFSET)

#define RTL9300_EXT_GPIO_TRIG_ADDR                                                                             (0xC604)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_OFFSET                                                      (1)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_MASK                                                        (0x1 << RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_OFFSET)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_OFFSET                                                      (0)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_MASK                                                        (0x1 << RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_1_ADDR                                                                       (0xC608)
  #define RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET                                                 (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_MASK                                                   (0xFFFFFFFF << RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_2_ADDR                                                                       (0xC60C)
  #define RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET                                                (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_MASK                                                  (0xFFFFFFFF << RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_3_ADDR                                                                       (0xC610)
  #define RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET                                                (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_MASK                                                  (0x3FF << RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_1_ADDR                                                                      (0xC614)
  #define RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_OFFSET                                               (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_MASK                                                 (0xFFFFFFFF << RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_2_ADDR                                                                      (0xC618)
  #define RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_OFFSET                                              (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_MASK                                                (0xFFFFFFFF << RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_3_ADDR                                                                      (0xC61C)
  #define RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_OFFSET                                              (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_MASK                                                (0x3FF << RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_OFFSET)

#define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_ADDR                                                                (0xC620)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET                                             (28)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_MASK                                               (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET                                                  (12)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_MASK                                                    (0xFFFF << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET                                                   (7)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_MASK                                                     (0x1F << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET                                               (2)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_MASK                                                 (0x1F << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET                                                  (1)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_MASK                                                    (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET                                                   (0)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_MASK                                                     (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET)

#define RTL9300_DMY_REG0_GLB_CTRL_ADDR                                                                         (0xC624)
  #define RTL9300_DMY_REG0_GLB_CTRL_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_GLB_CTRL_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_GLB_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_LED_ADDR                                                                              (0xCD28)
  #define RTL9300_DMY_REG0_LED_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_LED_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_LED_DUMMY_OFFSET)

/*
 * Feature: Interrupt
 */
#define RTL9300_IMR_GLB_ADDR                                                                                   (0xC628)
  #define RTL9300_IMR_GLB_IMR_EXT_CPU_OFFSET                                                                   (0)
  #define RTL9300_IMR_GLB_IMR_EXT_CPU_MASK                                                                     (0x1 << RTL9300_IMR_GLB_IMR_EXT_CPU_OFFSET)

#define RTL9300_IMR_PORT_LINK_STS_CHG_ADDR                                                                     (0xC62C)
  #define RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_OFFSET                                      (0)
  #define RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_MASK                                        (0x1FFFFFFF << RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_OFFSET)

#define RTL9300_IMR_RSVD_ADDR                                                                                  (0xC630)
  #define RTL9300_IMR_RSVD_IMR_RSVD_OFFSET                                                                     (0)
  #define RTL9300_IMR_RSVD_IMR_RSVD_MASK                                                                       (0xFFFFFFF << RTL9300_IMR_RSVD_IMR_RSVD_OFFSET)

#define RTL9300_IMR_SERDES_LINK_FAULT_P_ADDR                                                                   (0xC634)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P27_OFFSET                                     (27)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P27_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P27_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P26_OFFSET                                     (26)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P26_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P26_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P25_OFFSET                                     (25)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P25_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P25_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P24_OFFSET                                     (24)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P24_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P24_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P23_OFFSET                                     (23)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P23_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P23_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P22_OFFSET                                     (22)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P22_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P22_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P21_OFFSET                                     (21)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P21_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P21_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P20_OFFSET                                     (20)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P20_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P20_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P19_OFFSET                                     (19)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P19_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P19_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P18_OFFSET                                     (18)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P18_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P18_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P17_OFFSET                                     (17)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P17_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P17_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P16_OFFSET                                     (16)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P16_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P16_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P15_OFFSET                                     (15)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P15_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P15_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P14_OFFSET                                     (14)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P14_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P14_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P13_OFFSET                                     (13)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P13_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P13_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P12_OFFSET                                     (12)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P12_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P12_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P11_OFFSET                                     (11)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P11_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P11_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P10_OFFSET                                     (10)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P10_MASK                                       (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P10_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P9_OFFSET                                      (9)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P9_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P9_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P8_OFFSET                                      (8)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P8_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P8_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P7_OFFSET                                      (7)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P7_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P7_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P6_OFFSET                                      (6)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P6_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P6_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P5_OFFSET                                      (5)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P5_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P5_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P4_OFFSET                                      (4)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P4_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P4_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P3_OFFSET                                      (3)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P3_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P3_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P2_OFFSET                                      (2)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P2_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P2_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P1_OFFSET                                      (1)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P1_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P1_OFFSET)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P0_OFFSET                                      (0)
  #define RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P0_MASK                                        (0x1 << RTL9300_IMR_SERDES_LINK_FAULT_P_IMR_SERDES_LINK_FAULT_P0_OFFSET)

#define RTL9300_IMR_SERDES_RX_SYM_ERR_ADDR                                                                     (0xC638)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR11_OFFSET                                         (11)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR11_MASK                                           (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR11_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR10_OFFSET                                         (10)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR10_MASK                                           (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR10_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR9_OFFSET                                          (9)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR9_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR9_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR8_OFFSET                                          (8)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR8_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR8_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR7_OFFSET                                          (7)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR7_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR7_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR6_OFFSET                                          (6)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR6_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR6_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR5_OFFSET                                          (5)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR5_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR5_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR4_OFFSET                                          (4)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR4_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR4_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR3_OFFSET                                          (3)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR3_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR3_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR2_OFFSET                                          (2)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR2_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR2_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR1_OFFSET                                          (1)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR1_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR1_OFFSET)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR0_OFFSET                                          (0)
  #define RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR0_MASK                                            (0x1 << RTL9300_IMR_SERDES_RX_SYM_ERR_IMR_SERDES_RX_SYM_ERR0_OFFSET)

#define RTL9300_IMR_OAM_DYGASP_ADDR                                                                            (0xC63C)
  #define RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_OFFSET                                                         (0)
  #define RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_MASK                                                           (0x1 << RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_OFFSET)

#define RTL9300_IMR_EXT_GPIO0_ADDR                                                                             (0xC640)
  #define RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_OFFSET                                                       (0)
  #define RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_MASK                                                         (0xFFFFFFFF << RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_OFFSET)

#define RTL9300_IMR_EXT_GPIO1_ADDR                                                                             (0xC644)
  #define RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_OFFSET                                                      (0)
  #define RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_MASK                                                        (0x1F << RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_OFFSET)

#define RTL9300_IMR_TM_RLFD_ADDR                                                                               (0xC648)
  #define RTL9300_IMR_TM_RLFD_IMR_RLFD_PORT_27_0_OFFSET                                                        (4)
  #define RTL9300_IMR_TM_RLFD_IMR_RLFD_PORT_27_0_MASK                                                          (0xFFFFFFF << RTL9300_IMR_TM_RLFD_IMR_RLFD_PORT_27_0_OFFSET)
  #define RTL9300_IMR_TM_RLFD_IMR_TM_LOW_OFFSET                                                                (1)
  #define RTL9300_IMR_TM_RLFD_IMR_TM_LOW_MASK                                                                  (0x1 << RTL9300_IMR_TM_RLFD_IMR_TM_LOW_OFFSET)
  #define RTL9300_IMR_TM_RLFD_IMR_TM_HIGH_OFFSET                                                               (0)
  #define RTL9300_IMR_TM_RLFD_IMR_TM_HIGH_MASK                                                                 (0x1 << RTL9300_IMR_TM_RLFD_IMR_TM_HIGH_OFFSET)

#define RTL9300_IMR_AUTO_REC_ADDR                                                                              (0xC64C)
  #define RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_OFFSET                                                             (6)
  #define RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_MASK                                                               (0x1 << RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_OFFSET)
  #define RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_OFFSET                                                    (0)
  #define RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_MASK                                                      (0x1F << RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_OFFSET)

#define RTL9300_IMR_SDS_UPD_PHYSTS0_ADDR                                                                       (0xC650)
  #define RTL9300_IMR_SDS_UPD_PHYSTS0_IMR_SDS_UPD_PHYSTS27_0_OFFSET                                            (0)
  #define RTL9300_IMR_SDS_UPD_PHYSTS0_IMR_SDS_UPD_PHYSTS27_0_MASK                                              (0xFFFFFFF << RTL9300_IMR_SDS_UPD_PHYSTS0_IMR_SDS_UPD_PHYSTS27_0_OFFSET)

#define RTL9300_IMR_ROUT_LPBUF_ADDR                                                                            (0xC654)
  #define RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_L2_NTFY_BUF_OFFSET                                                   (1)
  #define RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_L2_NTFY_BUF_MASK                                                     (0x1 << RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_L2_NTFY_BUF_OFFSET)
  #define RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_PBUF_OFFSET                                                          (0)
  #define RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_PBUF_MASK                                                            (0x1 << RTL9300_IMR_ROUT_LPBUF_IMR_ROUT_PBUF_OFFSET)

#define RTL9300_ISR_GLB_ADDR                                                                                   (0xC658)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_RX_SYM_ERR_OFFSET                                                        (21)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_RX_SYM_ERR_MASK                                                          (0x1 << RTL9300_ISR_GLB_ISR_GLB_SDS_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_ROUT_L2_NTFY_BUF_OFFSET                                                      (20)
  #define RTL9300_ISR_GLB_ISR_GLB_ROUT_L2_NTFY_BUF_MASK                                                        (0x1 << RTL9300_ISR_GLB_ISR_GLB_ROUT_L2_NTFY_BUF_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_ROUT_PBUF_OFFSET                                                             (19)
  #define RTL9300_ISR_GLB_ISR_GLB_ROUT_PBUF_MASK                                                               (0x1 << RTL9300_ISR_GLB_ISR_GLB_ROUT_PBUF_OFFSET)
  #define RTL9300_ISR_GLB_ISR_RLFD_GLB_OFFSET                                                                  (18)
  #define RTL9300_ISR_GLB_ISR_RLFD_GLB_MASK                                                                    (0x1 << RTL9300_ISR_GLB_ISR_RLFD_GLB_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_OFFSET                                                        (17)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_MASK                                                          (0x1 << RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_OFFSET                                                              (16)
  #define RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_OFFSET                                                             (14)
  #define RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_MASK                                                               (0x1 << RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_OFFSET                                                         (13)
  #define RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_MASK                                                           (0x1 << RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_OFFSET                                                              (12)
  #define RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_OFFSET                                                            (10)
  #define RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_MASK                                                              (0x1 << RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES_LINK_FAULT_P_OFFSET                                                   (2)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES_LINK_FAULT_P_MASK                                                     (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES_LINK_FAULT_P_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_OFFSET                                                              (0)
  #define RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_OFFSET)

#define RTL9300_ISR_SW_INT_MODE_ADDR                                                                           (0xC65C)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET                                                 (2)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_MASK                                                   (0x7 << RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET                                                           (0)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_MASK                                                             (0x3 << RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET)

#define RTL9300_ISR_PORT_LINK_STS_CHG_ADDR                                                                     (0xC660)
  #define RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_OFFSET                                      (0)
  #define RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_MASK                                        (0x1FFFFFFF << RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_OFFSET)

#define RTL9300_ISR_RSVD_ADDR                                                                                  (0xC664)
  #define RTL9300_ISR_RSVD_ISR_RSVD_OFFSET                                                                     (0)
  #define RTL9300_ISR_RSVD_ISR_RSVD_MASK                                                                       (0xFFFFFFF << RTL9300_ISR_RSVD_ISR_RSVD_OFFSET)

#define RTL9300_ISR_SERDES_LINK_FAULT_P_ADDR                                                                   (0xC668)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P27_OFFSET                                   (27)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P27_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P27_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P26_OFFSET                                   (26)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P26_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P26_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P25_OFFSET                                   (25)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P25_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P25_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P24_OFFSET                                   (24)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P24_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P24_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P23_OFFSET                                   (23)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P23_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P23_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P22_OFFSET                                   (22)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P22_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P22_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P21_OFFSET                                   (21)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P21_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P21_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P20_OFFSET                                   (20)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P20_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P20_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P19_OFFSET                                   (19)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P19_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P19_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P18_OFFSET                                   (18)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P18_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P18_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P17_OFFSET                                   (17)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P17_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P17_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P16_OFFSET                                   (16)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P16_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P16_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P15_OFFSET                                   (15)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P15_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P15_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P14_OFFSET                                   (14)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P14_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P14_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P13_OFFSET                                   (13)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P13_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P13_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P12_OFFSET                                   (12)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P12_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P12_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P11_OFFSET                                   (11)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P11_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P11_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P10_OFFSET                                   (10)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P10_MASK                                     (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P10_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P9_OFFSET                                    (9)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P9_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P9_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P8_OFFSET                                    (8)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P8_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P8_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P7_OFFSET                                    (7)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P7_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P7_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P6_OFFSET                                    (6)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P6_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P6_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P5_OFFSET                                    (5)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P5_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P5_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P4_OFFSET                                    (4)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P4_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P4_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P3_OFFSET                                    (3)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P3_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P3_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P2_OFFSET                                    (2)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P2_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P2_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P1_OFFSET                                    (1)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P1_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P1_OFFSET)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P0_OFFSET                                    (0)
  #define RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P0_MASK                                      (0x1 << RTL9300_ISR_SERDES_LINK_FAULT_P_ISR_SERDES89_LINK_FAULT_P0_OFFSET)

#define RTL9300_ISR_SERDES_RX_SYM_ERR_ADDR                                                                     (0xC66C)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES11_RX_SYM_ERR_OFFSET                                         (11)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES11_RX_SYM_ERR_MASK                                           (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES11_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES10_RX_SYM_ERR_OFFSET                                         (10)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES10_RX_SYM_ERR_MASK                                           (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES10_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES9_RX_SYM_ERR_OFFSET                                          (9)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES9_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES9_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES8_RX_SYM_ERR_OFFSET                                          (8)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES8_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES8_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES7_RX_SYM_ERR_OFFSET                                          (7)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES7_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES7_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES6_RX_SYM_ERR_OFFSET                                          (6)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES6_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES6_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES5_RX_SYM_ERR_OFFSET                                          (5)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES5_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES5_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES4_RX_SYM_ERR_OFFSET                                          (4)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES4_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES4_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES3_RX_SYM_ERR_OFFSET                                          (3)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES3_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES3_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES2_RX_SYM_ERR_OFFSET                                          (2)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES2_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES2_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES1_RX_SYM_ERR_OFFSET                                          (1)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES1_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES1_RX_SYM_ERR_OFFSET)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES0_RX_SYM_ERR_OFFSET                                          (0)
  #define RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES0_RX_SYM_ERR_MASK                                            (0x1 << RTL9300_ISR_SERDES_RX_SYM_ERR_ISR_SERDES0_RX_SYM_ERR_OFFSET)

#define RTL9300_ISR_OAM_DYGASP_ADDR                                                                            (0xC670)
  #define RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_OFFSET                                                         (0)
  #define RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_MASK                                                           (0x1 << RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_OFFSET)

#define RTL9300_ISR_EXT_GPIO0_ADDR                                                                             (0xC674)
  #define RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_OFFSET                                                        (0)
  #define RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_MASK                                                          (0xFFFFFFFF << RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_OFFSET)

#define RTL9300_ISR_EXT_GPIO1_ADDR                                                                             (0xC678)
  #define RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_OFFSET                                                       (0)
  #define RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_MASK                                                         (0x1F << RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE0_ADDR                                                                        (0xC67C)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_OFFSET                                                (30)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_OFFSET                                                (28)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_OFFSET                                                (26)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_OFFSET                                                (24)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_OFFSET                                                (22)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_OFFSET                                                (20)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_OFFSET                                                 (18)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_OFFSET                                                 (16)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_OFFSET                                                 (14)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_OFFSET                                                 (12)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_OFFSET                                                 (10)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_OFFSET                                                 (8)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_OFFSET                                                 (6)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_OFFSET                                                 (4)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_OFFSET                                                 (2)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_OFFSET                                                 (0)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE1_ADDR                                                                        (0xC680)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_OFFSET                                                (30)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_OFFSET                                                (28)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_OFFSET                                                (26)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_OFFSET                                                (24)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_OFFSET                                                (22)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_OFFSET                                                (20)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_OFFSET                                                (18)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_OFFSET                                                (16)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_OFFSET                                                (14)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_OFFSET                                                (12)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_OFFSET                                                (10)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_OFFSET                                                (8)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_OFFSET                                                (6)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_OFFSET                                                (4)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_OFFSET                                                (2)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_OFFSET                                                (0)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE2_ADDR                                                                        (0xC684)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_OFFSET                                                (8)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_OFFSET                                                (6)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_OFFSET                                                (4)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_OFFSET                                                (2)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_OFFSET                                                (0)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_OFFSET)

#define RTL9300_ISR_TM_RLFD_ADDR                                                                               (0xC688)
  #define RTL9300_ISR_TM_RLFD_ISR_RLFD_PORT_27_0_OFFSET                                                        (4)
  #define RTL9300_ISR_TM_RLFD_ISR_RLFD_PORT_27_0_MASK                                                          (0xFFFFFFF << RTL9300_ISR_TM_RLFD_ISR_RLFD_PORT_27_0_OFFSET)
  #define RTL9300_ISR_TM_RLFD_ISR_TM_LOW_OFFSET                                                                (1)
  #define RTL9300_ISR_TM_RLFD_ISR_TM_LOW_MASK                                                                  (0x1 << RTL9300_ISR_TM_RLFD_ISR_TM_LOW_OFFSET)
  #define RTL9300_ISR_TM_RLFD_ISR_TM_HIGH_OFFSET                                                               (0)
  #define RTL9300_ISR_TM_RLFD_ISR_TM_HIGH_MASK                                                                 (0x1 << RTL9300_ISR_TM_RLFD_ISR_TM_HIGH_OFFSET)

#define RTL9300_ISR_AUTO_REC_ADDR                                                                              (0xC68C)
  #define RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_OFFSET                                                             (6)
  #define RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_MASK                                                               (0x1 << RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_OFFSET)
  #define RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_OFFSET                                                        (0)
  #define RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_MASK                                                          (0x1F << RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_OFFSET)

#define RTL9300_ISR_SDS_UPD_PHYSTS_ADDR                                                                        (0xC690)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS27_0_OFFSET                                             (0)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS27_0_MASK                                               (0xFFFFFFF << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS27_0_OFFSET)

#define RTL9300_ISR_ROUT_LPBUF_ADDR                                                                            (0xC694)
  #define RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_L2_NTFY_BUF_OFFSET                                                   (1)
  #define RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_L2_NTFY_BUF_MASK                                                     (0x1 << RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_L2_NTFY_BUF_OFFSET)
  #define RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_PBUF_OFFSET                                                          (0)
  #define RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_PBUF_MASK                                                            (0x1 << RTL9300_ISR_ROUT_LPBUF_ISR_ROUT_PBUF_OFFSET)

/*
 * Feature: HW Misc.
 */
#define RTL9300_EFUSE_ACCESS_EN_ADDR                                                                           (0xC698)
  #define RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET                                                       (0)
  #define RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_MASK                                                         (0xFFFFFFFF << RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET)

#define RTL9300_EFUSE_ACCESS_CTRL_ADDR                                                                         (0xC69C)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET                                                     (11)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_MASK                                                       (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET                                                   (10)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_MASK                                                     (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET                                                           (9)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_MASK                                                             (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET                                                          (1)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_MASK                                                            (0xFF << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET                                                          (0)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_MASK                                                            (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET)

#define RTL9300_EFUSE_WDATA_CTRL_ADDR                                                                          (0xC6A0)
  #define RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET                                                          (0)
  #define RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_MASK                                                            (0xFFFF << RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET)

#define RTL9300_EFUSE_RDATA_CTRL_ADDR                                                                          (0xC6A4)
  #define RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET                                                          (0)
  #define RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_MASK                                                            (0xFFFF << RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET)

#define RTL9300_CALIB_CTRL_1_ADDR                                                                              (0xC6A8)
  #define RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_OFFSET                                                        (9)
  #define RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_MASK                                                          (0x1 << RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_OFFSET                                                           (8)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_OFFSET                                                             (7)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_OFFSET                                                           (6)
  #define RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_OFFSET                                                             (5)
  #define RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_OFFSET                                                            (4)
  #define RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_MASK                                                              (0x1 << RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_OFFSET                                                           (3)
  #define RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_OFFSET                                                           (2)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_OFFSET                                                             (1)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_OFFSET                                                            (0)
  #define RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_MASK                                                              (0x1 << RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_OFFSET)

#define RTL9300_CALIB_CTRL_2_ADDR                                                                              (0xC6AC)
  #define RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_OFFSET                                                           (25)
  #define RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_MASK                                                             (0x3 << RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_OFFSET)
  #define RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_OFFSET                                                          (22)
  #define RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_MASK                                                            (0x7 << RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP1_MASK_OFFSET                                                              (14)
  #define RTL9300_CALIB_CTRL_2_GROUP1_MASK_MASK                                                                (0xFF << RTL9300_CALIB_CTRL_2_GROUP1_MASK_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP0_MASK_OFFSET                                                              (6)
  #define RTL9300_CALIB_CTRL_2_GROUP0_MASK_MASK                                                                (0xFF << RTL9300_CALIB_CTRL_2_GROUP0_MASK_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_OFFSET                                                        (3)
  #define RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_MASK                                                          (0x7 << RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_OFFSET                                                        (0)
  #define RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_MASK                                                          (0x7 << RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_OFFSET)

#define RTL9300_CALIB_CTRL_3_ADDR                                                                              (0xC6B0)
  #define RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_OFFSET                                                        (16)
  #define RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_MASK                                                          (0xFFFF << RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_OFFSET)
  #define RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_OFFSET                                                          (0)
  #define RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_MASK                                                            (0xFFFF << RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_OFFSET)

#define RTL9300_CALIB_CTRL_4_ADDR                                                                              (0xC6B4)
  #define RTL9300_CALIB_CTRL_4_CFG_TAPBIN_OFS_OFFSET                                                           (10)
  #define RTL9300_CALIB_CTRL_4_CFG_TAPBIN_OFS_MASK                                                             (0xF << RTL9300_CALIB_CTRL_4_CFG_TAPBIN_OFS_OFFSET)
  #define RTL9300_CALIB_CTRL_4_CFG_AMPK_ALL_CH_EN_OFFSET                                                       (9)
  #define RTL9300_CALIB_CTRL_4_CFG_AMPK_ALL_CH_EN_MASK                                                         (0x1 << RTL9300_CALIB_CTRL_4_CFG_AMPK_ALL_CH_EN_OFFSET)
  #define RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_OFFSET                                                           (8)
  #define RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_OFFSET                                                             (4)
  #define RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_MASK                                                               (0xF << RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_OFFSET)
  #define RTL9300_CALIB_CTRL_4_R_SRAM_BIT_OFFSET                                                               (0)
  #define RTL9300_CALIB_CTRL_4_R_SRAM_BIT_MASK                                                                 (0xF << RTL9300_CALIB_CTRL_4_R_SRAM_BIT_OFFSET)

#define RTL9300_SPD_SENSOR0_CTRL_ADDR                                                                          (0x3C)
  #define RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR0_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR0_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR0_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR0_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR1_CTRL_ADDR                                                                          (0x40)
  #define RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR1_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR1_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR1_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR1_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR2_CTRL_ADDR                                                                          (0x44)
  #define RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR2_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR2_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR2_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR2_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR3_CTRL_ADDR                                                                          (0x48)
  #define RTL9300_SPD_SENSOR3_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR3_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR3_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR3_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR3_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR3_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR3_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR3_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR3_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR3_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR3_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR3_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR3_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR3_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR3_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR0_RESULT_ADDR                                                                        (0x4C)
  #define RTL9300_SPD_SENSOR0_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR0_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR0_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR1_RESULT_ADDR                                                                        (0x50)
  #define RTL9300_SPD_SENSOR1_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR1_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR1_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR2_RESULT_ADDR                                                                        (0x54)
  #define RTL9300_SPD_SENSOR2_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR2_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR2_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR3_RESULT_ADDR                                                                        (0x58)
  #define RTL9300_SPD_SENSOR3_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR3_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR3_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR3_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR3_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR3_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR3_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR3_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR3_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_DEBUG_ADDR                                                                                 (0x5C)
  #define RTL9300_SPD_DEBUG_SPD_SEL_OFFSET                                                                     (16)
  #define RTL9300_SPD_DEBUG_SPD_SEL_MASK                                                                       (0x3 << RTL9300_SPD_DEBUG_SPD_SEL_OFFSET)
  #define RTL9300_SPD_DEBUG_DBGO_OFFSET                                                                        (0)
  #define RTL9300_SPD_DEBUG_DBGO_MASK                                                                          (0xFFFF << RTL9300_SPD_DEBUG_DBGO_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_0_ADDR                                                                      (0x60)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_OFFSET                                                     (31)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_MASK                                                       (0x1 << RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_OFFSET                                                       (24)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_MASK                                                         (0x7F << RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_OFFSET                                                    (23)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_MASK                                                      (0x1 << RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_OFFSET                                                      (16)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_MASK                                                        (0x7F << RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_OFFSET                                                        (0)
  #define RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_MASK                                                          (0xFFFF << RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_1_ADDR                                                                      (0x64)
  #define RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_OFFSET                                                       (16)
  #define RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_MASK                                                         (0xFFFF << RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_OFFSET                                                      (0)
  #define RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_MASK                                                        (0xFFFF << RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_2_ADDR                                                                      (0x68)
  #define RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_OFFSET                                                  (17)
  #define RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_MASK                                                    (0x1 << RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_OFFSET                                                        (16)
  #define RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_MASK                                                          (0x1 << RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_OFFSET                                                          (12)
  #define RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_MASK                                                            (0x7 << RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_OFFSET                                                          (9)
  #define RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_MASK                                                            (0x7 << RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_OFFSET                                                         (7)
  #define RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_MASK                                                           (0x3 << RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_OFFSET                                                          (6)
  #define RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_MASK                                                            (0x1 << RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_OFFSET                                                  (5)
  #define RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_MASK                                                    (0x1 << RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_OFFSET                                                   (0)
  #define RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_MASK                                                     (0x1F << RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_OFFSET)

#define RTL9300_THERMAL_METER_RESULT_0_ADDR                                                                    (0x6C)
  #define RTL9300_THERMAL_METER_RESULT_0_THERMAL_DUMMY_OFFSET                                                  (26)
  #define RTL9300_THERMAL_METER_RESULT_0_THERMAL_DUMMY_MASK                                                    (0x1 << RTL9300_THERMAL_METER_RESULT_0_THERMAL_DUMMY_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_OFFSET                                                   (25)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_MASK                                                     (0x1 << RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_OFFSET                                                     (24)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_MASK                                                       (0x1 << RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OFFSET                                                       (16)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_OFFSET                                                 (8)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_MASK                                                   (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_OFFSET                                                  (0)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_MASK                                                    (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_OFFSET)

#define RTL9300_THERMAL_METER_RESULT_1_ADDR                                                                    (0x70)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_OFFSET                                                       (8)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_OFFSET                                                       (0)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL0_ADDR                                                                  (0x208)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL0_GPION_IO_DRV_OFFSET                                                 (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL0_GPION_IO_DRV_MASK                                                   (0xFFFFFF << RTL9300_IO_DRIVING_ABILITY_CTRL0_GPION_IO_DRV_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL1_ADDR                                                                  (0x20C)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL1_GPION_IO_SLEW_OFFSET                                                (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL1_GPION_IO_SLEW_MASK                                                  (0xFFFFFF << RTL9300_IO_DRIVING_ABILITY_CTRL1_GPION_IO_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL2_ADDR                                                                  (0x180)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SMT_OFFSET                                                (17)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_DRV_OFFSET                                                (16)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SLEW_OFFSET                                               (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SMT_OFFSET                                                (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_DRV_OFFSET                                                (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SLEW_OFFSET                                               (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M2_MDX_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SMT_OFFSET                                                (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_DRV_OFFSET                                                (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SLEW_OFFSET                                               (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SMT_OFFSET                                                (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_DRV_OFFSET                                                (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SLEW_OFFSET                                               (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M1_MDX_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SMT_OFFSET                                                (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_DRV_OFFSET                                                (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SLEW_OFFSET                                               (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SMT_OFFSET                                                (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_DRV_OFFSET                                                (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SLEW_OFFSET                                               (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_M0_MDX_IO_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL3_ADDR                                                                  (0x210)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_DRV_OFFSET                                                (19)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_SLEW_OFFSET                                               (18)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_DRV_OFFSET                                                (17)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_SLEW_OFFSET                                               (16)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_M3_MDX_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_DRV_OFFSET                                              (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_SLEW_OFFSET                                             (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_RST_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_DRV_OFFSET                                              (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_SLEW_OFFSET                                             (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS1_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_DRV_OFFSET                                              (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_SLEW_OFFSET                                             (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CS0_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_DRV_OFFSET                                              (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_SLEW_OFFSET                                             (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO3_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_DRV_OFFSET                                              (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_SLEW_OFFSET                                             (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO2_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_DRV_OFFSET                                              (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_SLEW_OFFSET                                             (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO1_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_DRV_OFFSET                                              (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_SLEW_OFFSET                                             (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_IO0_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_DRV_OFFSET                                               (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_DRV_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_SLEW_OFFSET                                              (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_SLEW_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_SPI_MST_CK_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL4_ADDR                                                                  (0x214)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_DRV_OFFSET                                                   (19)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_SLEW_OFFSET                                                  (18)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_DRV_OFFSET                                                   (17)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_SLEW_OFFSET                                                  (16)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_LED_DA_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_DRV_OFFSET                                              (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_SLEW_OFFSET                                             (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_CSN_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_DRV_OFFSET                                              (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_SLEW_OFFSET                                             (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_SLV_SPI_SDO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_DRV_OFFSET                                                  (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_DRV_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_SLEW_OFFSET                                                 (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_SLEW_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SDA_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_DRV_OFFSET                                                  (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_DRV_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_SLEW_OFFSET                                                 (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_SLEW_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_I2C_SCK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_DRV_OFFSET                                                (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_SLEW_OFFSET                                               (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RTS_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_DRV_OFFSET                                                (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_SLEW_OFFSET                                               (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_CTS_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_DRV_OFFSET                                                (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_SLEW_OFFSET                                               (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_TXD_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_DRV_OFFSET                                                (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_SLEW_OFFSET                                               (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL4_UART0_RXD_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL5_ADDR                                                                  (0x218)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_DRV_OFFSET                                               (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_DRV_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_SLEW_OFFSET                                              (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_SLEW_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TRSTN_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_DRV_OFFSET                                                 (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_SLEW_OFFSET                                                (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TCK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_DRV_OFFSET                                                 (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_SLEW_OFFSET                                                (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TMS_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_DRV_OFFSET                                                 (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_SLEW_OFFSET                                                (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDI_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_DRV_OFFSET                                                 (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_SLEW_OFFSET                                                (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_JTAG_TDO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_DRV_OFFSET                                                   (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_SLEW_OFFSET                                                  (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_RSTOUT_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_DRV_OFFSET                                                   (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_SLEW_OFFSET                                                  (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_INT_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_DRV_OFFSET                                                 (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_SLEW_OFFSET                                                (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL5_RESET_IO_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL6_ADDR                                                                  (0x21C)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL6_GPION_IO_SMT_OFFSET                                                 (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL6_GPION_IO_SMT_MASK                                                   (0xFFFFFF << RTL9300_IO_DRIVING_ABILITY_CTRL6_GPION_IO_SMT_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL7_ADDR                                                                  (0x220)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_CK_SMT_OFFSET                                                (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_CK_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_CK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_IO_SMT_OFFSET                                                (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_IO_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_M3_MDX_IO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_RST_SMT_OFFSET                                              (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_RST_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_RST_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS1_SMT_OFFSET                                              (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS1_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS1_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS0_SMT_OFFSET                                              (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS0_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CS0_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO3_SMT_OFFSET                                              (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO3_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO3_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO2_SMT_OFFSET                                              (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO2_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO2_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO1_SMT_OFFSET                                              (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO1_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO1_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO0_SMT_OFFSET                                              (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO0_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_IO0_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CK_SMT_OFFSET                                               (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CK_SMT_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL7_SPI_MST_CK_SMT_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL8_ADDR                                                                  (0x224)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_CK_SMT_OFFSET                                                   (17)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_CK_SMT_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_CK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_DA_SMT_OFFSET                                                   (16)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_DA_SMT_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_LED_DA_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_CSN_SMT_OFFSET                                              (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_CSN_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_CSN_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_SDO_SMT_OFFSET                                              (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_SDO_SMT_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_SLV_SPI_SDO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SDA_SMT_OFFSET                                                  (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SDA_SMT_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SDA_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SCK_SMT_OFFSET                                                  (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SCK_SMT_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_I2C_SCK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RTS_SMT_OFFSET                                                (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RTS_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RTS_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_CTS_SMT_OFFSET                                                (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_CTS_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_CTS_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RXD_SMT_OFFSET                                                (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RXD_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_RXD_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_TXD_SMT_OFFSET                                                (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_TXD_SMT_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_UART0_TXD_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TRSTN_SMT_OFFSET                                               (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TRSTN_SMT_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TRSTN_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TCK_SMT_OFFSET                                                 (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TCK_SMT_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TCK_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TMS_SMT_OFFSET                                                 (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TMS_SMT_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TMS_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDI_SMT_OFFSET                                                 (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDI_SMT_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDI_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDO_SMT_OFFSET                                                 (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDO_SMT_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_JTAG_TDO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_RSTOUT_SMT_OFFSET                                                   (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_RSTOUT_SMT_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_RSTOUT_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_INT_IO_SMT_OFFSET                                                   (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_INT_IO_SMT_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_INT_IO_SMT_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_RESET_IO_SMT_OFFSET                                                 (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL8_RESET_IO_SMT_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL8_RESET_IO_SMT_OFFSET)

#define RTL9300_FT_SCAN_MODE_ADDR                                                                              (0x74)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_SUBMODE_OFFSET                                                          (1)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_SUBMODE_MASK                                                            (0xF << RTL9300_FT_SCAN_MODE_FT_SCAN_SUBMODE_OFFSET)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_OFFSET                                                             (0)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_MASK                                                               (0x1 << RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_OFFSET)

#define RTL9300_SOC_DEBUG_ADDR                                                                                 (0x100)
  #define RTL9300_SOC_DEBUG_CPU_TESTMODE_OFFSET                                                                (6)
  #define RTL9300_SOC_DEBUG_CPU_TESTMODE_MASK                                                                  (0x1 << RTL9300_SOC_DEBUG_CPU_TESTMODE_OFFSET)
  #define RTL9300_SOC_DEBUG_SEL_EJTAG_LBIST_OFFSET                                                             (5)
  #define RTL9300_SOC_DEBUG_SEL_EJTAG_LBIST_MASK                                                               (0x1 << RTL9300_SOC_DEBUG_SEL_EJTAG_LBIST_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_EXTCLK_MODE_OFFSET                                                             (4)
  #define RTL9300_SOC_DEBUG_SOC_EXTCLK_MODE_MASK                                                               (0x1 << RTL9300_SOC_DEBUG_SOC_EXTCLK_MODE_OFFSET)
  #define RTL9300_SOC_DEBUG_OCL_PON200URST_N_OFFSET                                                            (3)
  #define RTL9300_SOC_DEBUG_OCL_PON200URST_N_MASK                                                              (0x1 << RTL9300_SOC_DEBUG_OCL_PON200URST_N_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_OFFSET                                                             (2)
  #define RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_MASK                                                               (0x1 << RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_BYP_200US_OFFSET                                                               (1)
  #define RTL9300_SOC_DEBUG_SOC_BYP_200US_MASK                                                                 (0x1 << RTL9300_SOC_DEBUG_SOC_BYP_200US_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_SPDUP_OFFSET                                                                   (0)
  #define RTL9300_SOC_DEBUG_SOC_SPDUP_MASK                                                                     (0x1 << RTL9300_SOC_DEBUG_SOC_SPDUP_OFFSET)

#define RTL9300_BOND_DBG_ADDR                                                                                  (0x228)
  #define RTL9300_BOND_DBG_BO_24_0_OFFSET                                                                      (0)
  #define RTL9300_BOND_DBG_BO_24_0_MASK                                                                        (0x1FFFFFF << RTL9300_BOND_DBG_BO_24_0_OFFSET)

#define RTL9300_STRP_DBG_ADDR                                                                                  (0x22C)
  #define RTL9300_STRP_DBG_STRP_31_0_OFFSET                                                                    (0)
  #define RTL9300_STRP_DBG_STRP_31_0_MASK                                                                      (0xFFFFFFFF << RTL9300_STRP_DBG_STRP_31_0_OFFSET)

#define RTL9300_DBG_MODE_ADDR                                                                                  (0xC6B8)
  #define RTL9300_DBG_MODE_DBG_SHIFT_OFFSET                                                                    (1)
  #define RTL9300_DBG_MODE_DBG_SHIFT_MASK                                                                      (0x7 << RTL9300_DBG_MODE_DBG_SHIFT_OFFSET)
  #define RTL9300_DBG_MODE_DBG_EN_OFFSET                                                                       (0)
  #define RTL9300_DBG_MODE_DBG_EN_MASK                                                                         (0x1 << RTL9300_DBG_MODE_DBG_EN_OFFSET)

#define RTL9300_DBG_SEL0_ADDR                                                                                  (0xC6BC)
  #define RTL9300_DBG_SEL0_DBG_BLK_SEL0_OFFSET                                                                 (2)
  #define RTL9300_DBG_SEL0_DBG_BLK_SEL0_MASK                                                                   (0xFF << RTL9300_DBG_SEL0_DBG_BLK_SEL0_OFFSET)
  #define RTL9300_DBG_SEL0_DBG_BIT_SEL0_OFFSET                                                                 (0)
  #define RTL9300_DBG_SEL0_DBG_BIT_SEL0_MASK                                                                   (0x3 << RTL9300_DBG_SEL0_DBG_BIT_SEL0_OFFSET)

#define RTL9300_DBG_SEL1_ADDR                                                                                  (0xC6C0)
  #define RTL9300_DBG_SEL1_DBG_BLK_SEL1_OFFSET                                                                 (2)
  #define RTL9300_DBG_SEL1_DBG_BLK_SEL1_MASK                                                                   (0xFF << RTL9300_DBG_SEL1_DBG_BLK_SEL1_OFFSET)
  #define RTL9300_DBG_SEL1_DBG_BIT_SEL1_OFFSET                                                                 (0)
  #define RTL9300_DBG_SEL1_DBG_BIT_SEL1_MASK                                                                   (0x3 << RTL9300_DBG_SEL1_DBG_BIT_SEL1_OFFSET)

#define RTL9300_DBG_SEL2_ADDR                                                                                  (0xC6C4)
  #define RTL9300_DBG_SEL2_DBG_BLK_SEL2_OFFSET                                                                 (2)
  #define RTL9300_DBG_SEL2_DBG_BLK_SEL2_MASK                                                                   (0xFF << RTL9300_DBG_SEL2_DBG_BLK_SEL2_OFFSET)
  #define RTL9300_DBG_SEL2_DBG_BIT_SEL2_OFFSET                                                                 (0)
  #define RTL9300_DBG_SEL2_DBG_BIT_SEL2_MASK                                                                   (0x3 << RTL9300_DBG_SEL2_DBG_BIT_SEL2_OFFSET)

#define RTL9300_DBG_SEL3_ADDR                                                                                  (0xC6C8)
  #define RTL9300_DBG_SEL3_DBG_BLK_SEL3_OFFSET                                                                 (2)
  #define RTL9300_DBG_SEL3_DBG_BLK_SEL3_MASK                                                                   (0xFF << RTL9300_DBG_SEL3_DBG_BLK_SEL3_OFFSET)
  #define RTL9300_DBG_SEL3_DBG_BIT_SEL3_OFFSET                                                                 (0)
  #define RTL9300_DBG_SEL3_DBG_BIT_SEL3_MASK                                                                   (0x3 << RTL9300_DBG_SEL3_DBG_BIT_SEL3_OFFSET)

#define RTL9300_DBG_SIG_SEL0_ADDR                                                                              (0xC6CC)
  #define RTL9300_DBG_SIG_SEL0_DBG_SIG_SEL0_OFFSET                                                             (0)
  #define RTL9300_DBG_SIG_SEL0_DBG_SIG_SEL0_MASK                                                               (0xFFFFFFFF << RTL9300_DBG_SIG_SEL0_DBG_SIG_SEL0_OFFSET)

#define RTL9300_DBG_SIG_SEL1_ADDR                                                                              (0xC6D0)
  #define RTL9300_DBG_SIG_SEL1_DBG_SIG_SEL1_OFFSET                                                             (0)
  #define RTL9300_DBG_SIG_SEL1_DBG_SIG_SEL1_MASK                                                               (0xFFFFFFFF << RTL9300_DBG_SIG_SEL1_DBG_SIG_SEL1_OFFSET)

#define RTL9300_DBG_SIG_SEL2_ADDR                                                                              (0xC6D4)
  #define RTL9300_DBG_SIG_SEL2_DBG_SIG_SEL2_OFFSET                                                             (0)
  #define RTL9300_DBG_SIG_SEL2_DBG_SIG_SEL2_MASK                                                               (0xFFFFFFFF << RTL9300_DBG_SIG_SEL2_DBG_SIG_SEL2_OFFSET)

#define RTL9300_DBG_SIG_SEL3_ADDR                                                                              (0xC6D8)
  #define RTL9300_DBG_SIG_SEL3_DBG_SIG_SEL3_OFFSET                                                             (0)
  #define RTL9300_DBG_SIG_SEL3_DBG_SIG_SEL3_MASK                                                               (0xFFFFFFFF << RTL9300_DBG_SIG_SEL3_DBG_SIG_SEL3_OFFSET)

#define RTL9300_DBG_VAL_ADDR                                                                                   (0xC6DC)
  #define RTL9300_DBG_VAL_DBG_OUT_OFFSET                                                                       (0)
  #define RTL9300_DBG_VAL_DBG_OUT_MASK                                                                         (0xFFFFFFFF << RTL9300_DBG_VAL_DBG_OUT_OFFSET)

#define RTL9300_DMY_REG0_CHIP_MISC_ADDR                                                                        (0x78)
  #define RTL9300_DMY_REG0_CHIP_MISC_DUMMY_OFFSET                                                              (5)
  #define RTL9300_DMY_REG0_CHIP_MISC_DUMMY_MASK                                                                (0x7FFFFFF << RTL9300_DMY_REG0_CHIP_MISC_DUMMY_OFFSET)
  #define RTL9300_DMY_REG0_CHIP_MISC_CFG_VOL_PRB_SEL_OFFSET                                                    (2)
  #define RTL9300_DMY_REG0_CHIP_MISC_CFG_VOL_PRB_SEL_MASK                                                      (0x7 << RTL9300_DMY_REG0_CHIP_MISC_CFG_VOL_PRB_SEL_OFFSET)
  #define RTL9300_DMY_REG0_CHIP_MISC_DSS_SEL_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_CHIP_MISC_DSS_SEL_MASK                                                              (0x3 << RTL9300_DMY_REG0_CHIP_MISC_DSS_SEL_OFFSET)

#define RTL9300_DMY_REG0_CHIP_MISC_R_ADDR                                                                      (0x230)
  #define RTL9300_DMY_REG0_CHIP_MISC_R_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_CHIP_MISC_R_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_MISC_R_DUMMY_OFFSET)

/*
 * Feature: NIC & DMA
 */
#define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0xDF00 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0xDF80 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0xE000 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0xE008 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_ADDR                                                                 (0xE010)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_DONE_MSK_ADDR                                                                   (0xE014)
  #define RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_TX_DONE_MSK_ADDR                                                                   (0xE018)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_MASK                                                     (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_MASK                                                         (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_ADDR                                                                 (0xE01C)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_DONE_STS_ADDR                                                                   (0xE020)
  #define RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_TX_DONE_STS_ADDR                                                                   (0xE024)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_MASK                                                     (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_MASK                                                         (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET)

#define RTL9300_DMA_IF_CTRL_ADDR                                                                               (0xE028)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET                                                           (16)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_MASK                                                             (0x3FFF << RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET                                                            (6)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_MASK                                                              (0x1 << RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_EN_OFFSET                                                                     (5)
  #define RTL9300_DMA_IF_CTRL_TX_EN_MASK                                                                       (0x1 << RTL9300_DMA_IF_CTRL_TX_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_RX_EN_OFFSET                                                                     (4)
  #define RTL9300_DMA_IF_CTRL_RX_EN_MASK                                                                       (0x1 << RTL9300_DMA_IF_CTRL_RX_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET                                                             (3)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_MASK                                                               (0x1 << RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET                                                              (2)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_MASK                                                                (0x1 << RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET                                                              (1)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_MASK                                                                (0x1 << RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET                                                               (0)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_MASK                                                                 (0x1 << RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET)

#define RTL9300_DMA_IF_PKT_CTRL_ADDR                                                                           (0xCE00)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET                                                          (4)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET                                                           (3)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_MASK                                                             (0x1 << RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET                                                          (2)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET                                                           (1)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_MASK                                                             (0x1 << RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET                                                          (0)
  #define RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET)

#define RTL9300_DMA_IF_RX_RING_SIZE_ADDR(index)                                                                (0x7C60 + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9300_DMA_IF_RX_RING_SIZE_SIZE_MASK(index)                                                         (0x3FF << RTL9300_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index))

#define RTL9300_DMA_IF_RX_RING_CNTR_ADDR(index)                                                                (0x7C8C + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9300_DMA_IF_RX_RING_CNTR_CNTR_MASK(index)                                                         (0x3FF << RTL9300_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index))

#define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_ADDR                                                                  (0xE02C)
  #define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET                                                          (0)
  #define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_MASK                                                            (0xFFFFFFFF << RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET)

#define RTL9300_NIC_DBG_SEL_0_ADDR                                                                             (0xE030)
  #define RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_OFFSET                                                         (0)
  #define RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_MASK                                                           (0x3F << RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_OFFSET)

#define RTL9300_NIC_DBG_SEL_1_ADDR                                                                             (0xE034)
  #define RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_OFFSET                                                         (0)
  #define RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_MASK                                                           (0xFFFFFFFF << RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_OFFSET)

#define RTL9300_NIC_BIST_CTRL_0_ADDR                                                                           (0xE038)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DONE_OFFSET                                                             (5)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DONE_MASK                                                               (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_DONE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_OFFSET                                                             (4)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_MASK                                                               (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_OFFSET                                                         (3)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_MASK                                                           (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_OFFSET                                                         (2)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_MASK                                                           (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_OFFSET                                                        (1)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_MASK                                                          (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_OFFSET                                                          (0)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_MASK                                                            (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_OFFSET)

#define RTL9300_NIC_BIST_CTRL_1_ADDR                                                                           (0xE03C)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_OFFSET                                                            (9)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_MASK                                                              (0x1 << RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_OFFSET                                                             (5)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_MASK                                                               (0xF << RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_OFFSET                                                            (4)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_MASK                                                              (0x1 << RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_OFFSET                                                             (0)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_MASK                                                               (0xF << RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_OFFSET)

#define RTL9300_DMY_REG0_NIC_ADDR                                                                              (0xE040)
  #define RTL9300_DMY_REG0_NIC_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_NIC_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_NIC_DUMMY_OFFSET)

/*
 * Feature: Application Trap
 */
#define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_ADDR                                                                (0xA220)
  #define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_OFFSET                                                (0)
  #define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_MASK                                                  (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_OFFSET)

#define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_ADDR                                                                (0xA224)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_OFFSET                                              (96)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_OFFSET                                              (64)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_OFFSET                                              (32)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_OFFSET                                              (0)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_OFFSET)

#define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_ADDR                                                                (0xA234)
  #define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_OFFSET                                                  (0)
  #define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_MASK                                                    (0xFFFF << RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_OFFSET)

#define RTL9300_SPCL_TRAP_CTRL_ADDR                                                                            (0xA238)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_TRAP_TARGET_OFFSET                                                     (7)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_TRAP_TARGET_MASK                                                       (0x1 << RTL9300_SPCL_TRAP_CTRL_CAPWAP_TRAP_TARGET_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_CPU_SEL_OFFSET                                                                (6)
  #define RTL9300_SPCL_TRAP_CTRL_CPU_SEL_MASK                                                                  (0x1 << RTL9300_SPCL_TRAP_CTRL_CPU_SEL_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_IP_CMP_OFFSET                                                                 (5)
  #define RTL9300_SPCL_TRAP_CTRL_IP_CMP_MASK                                                                   (0x1 << RTL9300_SPCL_TRAP_CTRL_IP_CMP_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_OFFSET                                                                 (4)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_MASK                                                                   (0x1 << RTL9300_SPCL_TRAP_CTRL_CAPWAP_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_OFFSET                                                     (2)
  #define RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_MASK                                                       (0x3 << RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET                                                         (0)
  #define RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_MASK                                                           (0x3 << RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET)

#define RTL9300_SPCL_TRAP_PORT_CTRL_ADDR(port)                                                                 (0xA1A0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_OFFSET(port)                                                    ((port & 0xF) << 1)
  #define RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_MASK(port)                                                      (0x3 << RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_OFFSET(port))

/*
 * Feature: Table Access
 */
#define RTL9300_TBL_ACCESS_L2_CTRL_ADDR                                                                        (0xB320)
  #define RTL9300_TBL_ACCESS_L2_CTRL_EXEC_OFFSET                                                               (19)
  #define RTL9300_TBL_ACCESS_L2_CTRL_EXEC_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_L2_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_CMD_OFFSET                                                                (18)
  #define RTL9300_TBL_ACCESS_L2_CTRL_CMD_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_L2_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_TBL_OFFSET                                                                (16)
  #define RTL9300_TBL_ACCESS_L2_CTRL_TBL_MASK                                                                  (0x3 << RTL9300_TBL_ACCESS_L2_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_ADDR_OFFSET                                                               (0)
  #define RTL9300_TBL_ACCESS_L2_CTRL_ADDR_MASK                                                                 (0x3FFF << RTL9300_TBL_ACCESS_L2_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_ADDR                                                                (0xB324)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_EXEC_OFFSET                                                       (20)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_EXEC_MASK                                                         (0x1 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_SRAM_IF_OFFSET                                                    (19)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_SRAM_IF_MASK                                                      (0x1 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_SRAM_IF_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_METHOD_OFFSET                                                     (16)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_METHOD_MASK                                                       (0x7 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_METHOD_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_START_ADDR_OFFSET                                                 (0)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_START_ADDR_MASK                                                   (0x3FFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL0_START_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_ADDR                                                                (0xB328)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_VID_OFFSET                                                        (48)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_VID_MASK                                                          (0xFFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_VID_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_H_OFFSET                                                      (32)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_H_MASK                                                        (0xFFFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_H_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_L_OFFSET                                                      (0)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_L_MASK                                                        (0xFFFFFFFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL1_MAC_L_OFFSET)

#define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_ADDR                                                                (0xB330)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_OFFSET                                                        (17)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_MASK                                                          (0x1 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_FULL_OFFSET                                                       (16)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_FULL_MASK                                                         (0x1 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_FULL_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_ADDR_OFFSET                                                   (0)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_ADDR_MASK                                                     (0x3FFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL2_HIT_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_L2_DATA_ADDR(index)                                                                 (0xB334 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_TBL_ACCESS_L2_DATA_DATA_OFFSET                                                               (0)
  #define RTL9300_TBL_ACCESS_L2_DATA_DATA_MASK                                                                 (0xFFFFFFFF << RTL9300_TBL_ACCESS_L2_DATA_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_0_ADDR                                                                         (0xB340)
  #define RTL9300_TBL_ACCESS_CTRL_0_EXEC_OFFSET                                                                (17)
  #define RTL9300_TBL_ACCESS_CTRL_0_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_0_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_CMD_OFFSET                                                                 (16)
  #define RTL9300_TBL_ACCESS_CTRL_0_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_0_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_TBL_OFFSET                                                                 (12)
  #define RTL9300_TBL_ACCESS_CTRL_0_TBL_MASK                                                                   (0xF << RTL9300_TBL_ACCESS_CTRL_0_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_0_ADDR_MASK                                                                  (0xFFF << RTL9300_TBL_ACCESS_CTRL_0_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_0_ADDR(index)                                                                  (0xB344 + (((index) << 2))) /* index: 0-18 */
  #define RTL9300_TBL_ACCESS_DATA_0_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_0_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_0_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_1_ADDR                                                                         (0xB3A0)
  #define RTL9300_TBL_ACCESS_CTRL_1_EXEC_OFFSET                                                                (17)
  #define RTL9300_TBL_ACCESS_CTRL_1_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_1_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_CMD_OFFSET                                                                 (16)
  #define RTL9300_TBL_ACCESS_CTRL_1_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_1_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_TBL_OFFSET                                                                 (13)
  #define RTL9300_TBL_ACCESS_CTRL_1_TBL_MASK                                                                   (0x7 << RTL9300_TBL_ACCESS_CTRL_1_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_1_ADDR_MASK                                                                  (0x1FFF << RTL9300_TBL_ACCESS_CTRL_1_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_1_ADDR(index)                                                                  (0xB3A4 + (((index) << 2))) /* index: 0-19 */
  #define RTL9300_TBL_ACCESS_DATA_1_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_1_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_1_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_2_ADDR                                                                         (0xCE04)
  #define RTL9300_TBL_ACCESS_CTRL_2_EXEC_OFFSET                                                                (15)
  #define RTL9300_TBL_ACCESS_CTRL_2_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_2_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_CMD_OFFSET                                                                 (14)
  #define RTL9300_TBL_ACCESS_CTRL_2_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_2_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_TBL_OFFSET                                                                 (12)
  #define RTL9300_TBL_ACCESS_CTRL_2_TBL_MASK                                                                   (0x3 << RTL9300_TBL_ACCESS_CTRL_2_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_2_ADDR_MASK                                                                  (0xFFF << RTL9300_TBL_ACCESS_CTRL_2_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_2_ADDR(index)                                                                  (0xCE08 + (((index) << 2))) /* index: 0-5 */
  #define RTL9300_TBL_ACCESS_DATA_2_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_2_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_2_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR                                                                       (0xD600)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_OFFSET                                                              (8)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_MASK                                                                (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_CMD_OFFSET                                                               (7)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_CMD_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_TBL_OFFSET                                                               (6)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_TBL_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_MASK                                                                (0x3F << RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_HSB_DATA_ADDR(index)                                                                (0xD604 + (((index) << 2))) /* index: 0-29 */
  #define RTL9300_TBL_ACCESS_HSB_DATA_DATA_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSB_DATA_DATA_MASK                                                                (0xFFFFFFFF << RTL9300_TBL_ACCESS_HSB_DATA_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR                                                                       (0x7880)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET                                                              (10)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_MASK                                                                (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_CMD_OFFSET                                                               (9)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_CMD_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_TBL_OFFSET                                                               (8)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_TBL_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_MASK                                                                (0xFF << RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_HSA_DATA_ADDR(index)                                                                (0x7884 + (((index) << 2))) /* index: 0-21 */
  #define RTL9300_TBL_ACCESS_HSA_DATA_DATA_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSA_DATA_DATA_MASK                                                                (0xFFFFFFFF << RTL9300_TBL_ACCESS_HSA_DATA_DATA_OFFSET)

#define RTL9300_DMY_REG0_ALE_TAB_ADDR                                                                          (0xB390)
  #define RTL9300_DMY_REG0_ALE_TAB_DUMMY_OFFSET                                                                (0)
  #define RTL9300_DMY_REG0_ALE_TAB_DUMMY_MASK                                                                  (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_TAB_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_RT_TAB_ADDR                                                                           (0xB3F4)
  #define RTL9300_DMY_REG0_RT_TAB_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_RT_TAB_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_RT_TAB_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_PKT_ENCAP_ADDR                                                                        (0xCE20)
  #define RTL9300_DMY_REG0_PKT_ENCAP_SMAC_31_0_OFFSET                                                          (0)
  #define RTL9300_DMY_REG0_PKT_ENCAP_SMAC_31_0_MASK                                                            (0xFFFFFFFF << RTL9300_DMY_REG0_PKT_ENCAP_SMAC_31_0_OFFSET)

/*
 * Feature: MAC Control
 */
#define RTL9300_MAC_GLB_CTRL_ADDR                                                                              (0xC6E0)
  #define RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET                                                      (13)
  #define RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_MASK                                                        (0x1 << RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET                                                             (12)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET                                                             (11)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET                                                       (10)
  #define RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_MASK                                                         (0x1 << RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET                                                             (9)
  #define RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                        (8)
  #define RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                          (0x1 << RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                         (7)
  #define RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                           (0x1 << RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                              (6)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                                (0x1 << RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                                (4)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                  (0x3 << RTL9300_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                          (3)
  #define RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                            (0x1 << RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                          (2)
  #define RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                            (0x1 << RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                            (0)
  #define RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                              (0x3 << RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)

#define RTL9300_MAC_PORT_CTRL_ADDR(port)                                                                       (0x3260 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET                                                           (3)
  #define RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_MASK                                                             (0x3 << RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET)
  #define RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                           (1)
  #define RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                             (0x3 << RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL9300_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                               (0)
  #define RTL9300_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                 (0x1 << RTL9300_MAC_PORT_CTRL_BKPRES_EN_OFFSET)

#define RTL9300_HALF_CHG_CTRL_ADDR(port)                                                                       (0x3264 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET                                                      (13)
  #define RTL9300_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_MASK                                                        (0x1 << RTL9300_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET                                                          (12)
  #define RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_MASK                                                            (0x1 << RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET                                                             (7)
  #define RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_MASK                                                               (0x1F << RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_FULL_DET_EN_OFFSET                                                             (6)
  #define RTL9300_HALF_CHG_CTRL_FULL_DET_EN_MASK                                                               (0x1 << RTL9300_HALF_CHG_CTRL_FULL_DET_EN_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET                                                             (5)
  #define RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_MASK                                                               (0x1 << RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET                                                             (0)
  #define RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_MASK                                                               (0x1F << RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_ADDR                                                                (0xC6E4)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET                                               (8)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_MASK                                                 (0x3 << RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET                                               (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_MASK                                                 (0xFF << RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_ADDR                                                                  (0xC6E8)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET                                            (2)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_MASK                                              (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET                                                 (1)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_MASK                                                   (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET                                                     (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_MASK                                                       (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_ADDR                                                              (0xC6EC)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET                                          (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_MASK                                            (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET                                        (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_MASK                                          (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_ADDR                                                           (0xC6F0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_OFFSET                                    (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_MASK                                      (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_OFFSET                                  (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_MASK                                    (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_ADDR                                                              (0xC6F4)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET                                          (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_MASK                                            (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET                                        (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_MASK                                          (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_ADDR                                                        (0xC6F8)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET                              (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_MASK                                (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET                            (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_MASK                              (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET)

#define RTL9300_SMI_GLB_CTRL_ADDR                                                                              (0xCA00)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLB_RST_OFFSET                                                              (28)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLB_RST_MASK                                                                (0x1 << RTL9300_SMI_GLB_CTRL_SMI_GLB_RST_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_POLLING_PARK_SEL_OFFSET                                                    (27)
  #define RTL9300_SMI_GLB_CTRL_SMI3_POLLING_PARK_SEL_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI3_POLLING_PARK_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_POLLING_PARK_SEL_OFFSET                                                    (26)
  #define RTL9300_SMI_GLB_CTRL_SMI2_POLLING_PARK_SEL_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI2_POLLING_PARK_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_POLLING_PARK_SEL_OFFSET                                                    (25)
  #define RTL9300_SMI_GLB_CTRL_SMI1_POLLING_PARK_SEL_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI1_POLLING_PARK_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_POLLING_PARK_SEL_OFFSET                                                    (24)
  #define RTL9300_SMI_GLB_CTRL_SMI0_POLLING_PARK_SEL_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI0_POLLING_PARK_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_POLL_SEL_OFFSET                                                            (23)
  #define RTL9300_SMI_GLB_CTRL_SMI3_POLL_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI3_POLL_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_POLL_SEL_OFFSET                                                            (22)
  #define RTL9300_SMI_GLB_CTRL_SMI2_POLL_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI2_POLL_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_POLL_SEL_OFFSET                                                            (21)
  #define RTL9300_SMI_GLB_CTRL_SMI1_POLL_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI1_POLL_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_POLL_SEL_OFFSET                                                            (20)
  #define RTL9300_SMI_GLB_CTRL_SMI0_POLL_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI0_POLL_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_INTF_SEL_OFFSET                                                            (19)
  #define RTL9300_SMI_GLB_CTRL_SMI3_INTF_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI3_INTF_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_INTF_SEL_OFFSET                                                            (18)
  #define RTL9300_SMI_GLB_CTRL_SMI2_INTF_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI2_INTF_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_INTF_SEL_OFFSET                                                            (17)
  #define RTL9300_SMI_GLB_CTRL_SMI1_INTF_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI1_INTF_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_INTF_SEL_OFFSET                                                            (16)
  #define RTL9300_SMI_GLB_CTRL_SMI0_INTF_SEL_MASK                                                              (0x1 << RTL9300_SMI_GLB_CTRL_SMI0_INTF_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_FREQ_SEL_OFFSET                                                            (14)
  #define RTL9300_SMI_GLB_CTRL_SMI3_FREQ_SEL_MASK                                                              (0x3 << RTL9300_SMI_GLB_CTRL_SMI3_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_FREQ_SEL_OFFSET                                                            (12)
  #define RTL9300_SMI_GLB_CTRL_SMI2_FREQ_SEL_MASK                                                              (0x3 << RTL9300_SMI_GLB_CTRL_SMI2_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_FREQ_SEL_OFFSET                                                            (10)
  #define RTL9300_SMI_GLB_CTRL_SMI1_FREQ_SEL_MASK                                                              (0x3 << RTL9300_SMI_GLB_CTRL_SMI1_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_FREQ_SEL_OFFSET                                                            (8)
  #define RTL9300_SMI_GLB_CTRL_SMI0_FREQ_SEL_MASK                                                              (0x3 << RTL9300_SMI_GLB_CTRL_SMI0_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_PREAMBLE_SEL_OFFSET                                                        (7)
  #define RTL9300_SMI_GLB_CTRL_SMI3_PREAMBLE_SEL_MASK                                                          (0x1 << RTL9300_SMI_GLB_CTRL_SMI3_PREAMBLE_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_OFFSET                                                        (6)
  #define RTL9300_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_MASK                                                          (0x1 << RTL9300_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_OFFSET                                                        (5)
  #define RTL9300_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_MASK                                                          (0x1 << RTL9300_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_OFFSET                                                        (4)
  #define RTL9300_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_MASK                                                          (0x1 << RTL9300_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI3_BROADCAST_SET_EN_OFFSET                                                    (3)
  #define RTL9300_SMI_GLB_CTRL_SMI3_BROADCAST_SET_EN_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI3_BROADCAST_SET_EN_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_OFFSET                                                    (2)
  #define RTL9300_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_OFFSET                                                    (1)
  #define RTL9300_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_OFFSET                                                    (0)
  #define RTL9300_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_OFFSET)

#define RTL9300_SMI_MAC_TYPE_CTRL_ADDR                                                                         (0xCA04)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P27_TYPE_OFFSET                                                        (21)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P27_TYPE_MASK                                                          (0x7 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P27_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P26_TYPE_OFFSET                                                        (18)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P26_TYPE_MASK                                                          (0x7 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P26_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P25_TYPE_OFFSET                                                        (15)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P25_TYPE_MASK                                                          (0x7 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P25_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P24_TYPE_OFFSET                                                        (12)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P24_TYPE_MASK                                                          (0x7 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P24_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P23_P20_TYPE_OFFSET                                                    (10)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P23_P20_TYPE_MASK                                                      (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P23_P20_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P19_P16_TYPE_OFFSET                                                    (8)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P19_P16_TYPE_MASK                                                      (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P19_P16_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P15_P12_TYPE_OFFSET                                                    (6)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P15_P12_TYPE_MASK                                                      (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P15_P12_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P11_P8_TYPE_OFFSET                                                     (4)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P11_P8_TYPE_MASK                                                       (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P11_P8_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P7_P4_TYPE_OFFSET                                                      (2)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P7_P4_TYPE_MASK                                                        (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P7_P4_TYPE_OFFSET)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P3_P0_TYPE_OFFSET                                                      (0)
  #define RTL9300_SMI_MAC_TYPE_CTRL_MAC_P3_P0_TYPE_MASK                                                        (0x3 << RTL9300_SMI_MAC_TYPE_CTRL_MAC_P3_P0_TYPE_OFFSET)

#define RTL9300_SMI_PORT0_15_POLLING_SEL_ADDR                                                                  (0xCA08)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT15_POLLING_SEL_OFFSET                                       (30)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT15_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT15_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT14_POLLING_SEL_OFFSET                                       (28)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT14_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT14_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT13_POLLING_SEL_OFFSET                                       (26)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT13_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT13_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT12_POLLING_SEL_OFFSET                                       (24)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT12_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT12_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT11_POLLING_SEL_OFFSET                                       (22)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT11_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT11_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT10_POLLING_SEL_OFFSET                                       (20)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT10_POLLING_SEL_MASK                                         (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT10_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT9_POLLING_SEL_OFFSET                                        (18)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT9_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT9_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT8_POLLING_SEL_OFFSET                                        (16)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT8_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT8_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT7_POLLING_SEL_OFFSET                                        (14)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT7_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT7_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT6_POLLING_SEL_OFFSET                                        (12)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT6_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT6_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT5_POLLING_SEL_OFFSET                                        (10)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT5_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT5_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT4_POLLING_SEL_OFFSET                                        (8)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT4_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT4_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT3_POLLING_SEL_OFFSET                                        (6)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT3_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT3_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT2_POLLING_SEL_OFFSET                                        (4)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT2_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT2_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT1_POLLING_SEL_OFFSET                                        (2)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT1_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT1_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT0_POLLING_SEL_OFFSET                                        (0)
  #define RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT0_POLLING_SEL_MASK                                          (0x3 << RTL9300_SMI_PORT0_15_POLLING_SEL_SMI_PORT0_POLLING_SEL_OFFSET)

#define RTL9300_SMI_PORT16_27_POLLING_SEL_ADDR                                                                 (0xCA0C)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT27_POLLING_SEL_OFFSET                                      (22)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT27_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT27_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT26_POLLING_SEL_OFFSET                                      (20)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT26_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT26_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT25_POLLING_SEL_OFFSET                                      (18)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT25_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT25_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT24_POLLING_SEL_OFFSET                                      (16)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT24_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT24_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT23_POLLING_SEL_OFFSET                                      (14)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT23_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT23_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT22_POLLING_SEL_OFFSET                                      (12)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT22_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT22_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT21_POLLING_SEL_OFFSET                                      (10)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT21_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT21_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT20_POLLING_SEL_OFFSET                                      (8)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT20_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT20_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT19_POLLING_SEL_OFFSET                                      (6)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT19_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT19_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT18_POLLING_SEL_OFFSET                                      (4)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT18_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT18_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT17_POLLING_SEL_OFFSET                                      (2)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT17_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT17_POLLING_SEL_OFFSET)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT16_POLLING_SEL_OFFSET                                      (0)
  #define RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT16_POLLING_SEL_MASK                                        (0x3 << RTL9300_SMI_PORT16_27_POLLING_SEL_SMI_PORT16_POLLING_SEL_OFFSET)

#define RTL9300_SMI_PRVTE_POLLING_CTRL_ADDR                                                                    (0xCA10)
  #define RTL9300_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING27_0_OFFSET                                          (0)
  #define RTL9300_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING27_0_MASK                                            (0xFFFFFFF << RTL9300_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING27_0_OFFSET)

#define RTL9300_MDIO_FREE_CNT_CTRL_ADDR                                                                        (0xCA14)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET                                                  (1)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_MASK                                                    (0xFFF << RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET                                                   (0)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_MASK                                                     (0x1 << RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_SEL_0_ADDR                                                                  (0xCA18)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_OFFSET                                       (16)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_MASK                                         (0x1F << RTL9300_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_OFFSET                                       (0)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_MASK                                         (0xFFFF << RTL9300_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_OFFSET)

#define RTL9300_MAC_FORCE_MODE_CTRL_ADDR(port)                                                                 (0xCA1C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_OFFSET                                                    (17)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_MASK                                                      (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET                                                         (16)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_MASK                                                           (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_OFFSET                                                        (15)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_MASK                                                          (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_5G_OFFSET                                                         (14)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_5G_MASK                                                           (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_5G_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_OFFSET                                                       (13)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_OFFSET                                                      (12)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_MASK                                                        (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_OFFSET                                                       (11)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_OFFSET                                                       (10)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET                                                   (9)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_MASK                                                     (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET                                                       (8)
  #define RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET                                                       (7)
  #define RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET                                                           (3)
  #define RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_MASK                                                             (0xF << RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET                                                           (2)
  #define RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_MASK                                                             (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET                                                     (1)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_MASK                                                       (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET                                                      (0)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_MASK                                                        (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET)

#define RTL9300_SMI_POLL_CTRL_ADDR                                                                             (0xCA90)
  #define RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET                                                      (0)
  #define RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_MASK                                                        (0xFFFFFFF << RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET)

#define RTL9300_SMI_REG_CHK1_CTRL0_ADDR                                                                        (0xCA94)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_MODE_OFFSET                                                          (21)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_MODE_MASK                                                            (0x3 << RTL9300_SMI_REG_CHK1_CTRL0_CHK1_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_PAGE_OFFSET                                                          (5)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_PAGE_MASK                                                            (0xFFFF << RTL9300_SMI_REG_CHK1_CTRL0_CHK1_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_REG_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK1_CTRL0_CHK1_REG_MASK                                                             (0x1F << RTL9300_SMI_REG_CHK1_CTRL0_CHK1_REG_OFFSET)

#define RTL9300_SMI_REG_CHK1_CTRL1_ADDR                                                                        (0xCA98)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_OFFSET                                                      (21)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_MASK                                                        (0x3 << RTL9300_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_OFFSET                                                     (5)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_MASK                                                       (0xFFFF << RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_MASK                                                     (0x1F << RTL9300_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_OFFSET)

#define RTL9300_SMI_REG_CHK1_PMSK_ADDR                                                                         (0xCA9C)
  #define RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK1_DATA_ADDR                                                                         (0xCAA0)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK1_DATA_10G_ADDR                                                                     (0xCAA4)
  #define RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_OFFSET                                                   (16)
  #define RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_OFFSET)

#define RTL9300_SMI_REG_CHK1_RESULT_ADDR                                                                       (0xCAA8)
  #define RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK2_CTRL0_ADDR                                                                        (0xCAAC)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_MODE_OFFSET                                                          (21)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_MODE_MASK                                                            (0x3 << RTL9300_SMI_REG_CHK2_CTRL0_CHK2_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_PAGE_OFFSET                                                          (5)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_PAGE_MASK                                                            (0xFFFF << RTL9300_SMI_REG_CHK2_CTRL0_CHK2_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_REG_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK2_CTRL0_CHK2_REG_MASK                                                             (0x1F << RTL9300_SMI_REG_CHK2_CTRL0_CHK2_REG_OFFSET)

#define RTL9300_SMI_REG_CHK2_CTRL1_ADDR                                                                        (0xCAB0)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_OFFSET                                                      (21)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_MASK                                                        (0x3 << RTL9300_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_OFFSET                                                     (5)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_MASK                                                       (0xFFFF << RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_MASK                                                     (0x1F << RTL9300_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_OFFSET)

#define RTL9300_SMI_REG_CHK2_PMSK_ADDR                                                                         (0xCAB4)
  #define RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK2_DATA_ADDR                                                                         (0xCAB8)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK2_DATA_10G_ADDR                                                                     (0xCABC)
  #define RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_OFFSET                                                   (16)
  #define RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_OFFSET)

#define RTL9300_SMI_REG_CHK2_RESULT_ADDR                                                                       (0xCAC0)
  #define RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK3_CTRL0_ADDR                                                                        (0xCAC4)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_MODE_OFFSET                                                          (21)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_MODE_MASK                                                            (0x3 << RTL9300_SMI_REG_CHK3_CTRL0_CHK3_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_PAGE_OFFSET                                                          (5)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_PAGE_MASK                                                            (0xFFFF << RTL9300_SMI_REG_CHK3_CTRL0_CHK3_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_REG_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK3_CTRL0_CHK3_REG_MASK                                                             (0x1F << RTL9300_SMI_REG_CHK3_CTRL0_CHK3_REG_OFFSET)

#define RTL9300_SMI_REG_CHK3_CTRL1_ADDR                                                                        (0xCAC8)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_OFFSET                                                      (21)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_MASK                                                        (0x3 << RTL9300_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_OFFSET                                                     (5)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_MASK                                                       (0xFFFF << RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_MASK                                                     (0x1F << RTL9300_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_OFFSET)

#define RTL9300_SMI_REG_CHK3_PMSK_ADDR                                                                         (0xCACC)
  #define RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK3_DATA_ADDR                                                                         (0xCAD0)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK3_DATA_10G_ADDR                                                                     (0xCAD4)
  #define RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_OFFSET                                                   (16)
  #define RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_OFFSET)

#define RTL9300_SMI_REG_CHK3_RESULT_ADDR                                                                       (0xCAD8)
  #define RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK4_CTRL0_ADDR                                                                        (0xCADC)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_MODE_OFFSET                                                          (21)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_MODE_MASK                                                            (0x3 << RTL9300_SMI_REG_CHK4_CTRL0_CHK4_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_PAGE_OFFSET                                                          (5)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_PAGE_MASK                                                            (0xFFFF << RTL9300_SMI_REG_CHK4_CTRL0_CHK4_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_REG_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK4_CTRL0_CHK4_REG_MASK                                                             (0x1F << RTL9300_SMI_REG_CHK4_CTRL0_CHK4_REG_OFFSET)

#define RTL9300_SMI_REG_CHK4_CTRL1_ADDR                                                                        (0xCAE0)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_OFFSET                                                      (21)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_MASK                                                        (0x3 << RTL9300_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_OFFSET                                                     (5)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_MASK                                                       (0xFFFF << RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_MASK                                                     (0x1F << RTL9300_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_OFFSET)

#define RTL9300_SMI_REG_CHK4_PMSK_ADDR                                                                         (0xCAE4)
  #define RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK4_DATA_ADDR                                                                         (0xCAE8)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK4_DATA_10G_ADDR                                                                     (0xCAEC)
  #define RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_OFFSET                                                   (16)
  #define RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_OFFSET)

#define RTL9300_SMI_REG_CHK4_RESULT_ADDR                                                                       (0xCAF0)
  #define RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK5_CTRL0_ADDR                                                                        (0xCAF4)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_MODE_OFFSET                                                          (21)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_MODE_MASK                                                            (0x3 << RTL9300_SMI_REG_CHK5_CTRL0_CHK5_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_PAGE_OFFSET                                                          (5)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_PAGE_MASK                                                            (0xFFFF << RTL9300_SMI_REG_CHK5_CTRL0_CHK5_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_REG_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK5_CTRL0_CHK5_REG_MASK                                                             (0x1F << RTL9300_SMI_REG_CHK5_CTRL0_CHK5_REG_OFFSET)

#define RTL9300_SMI_REG_CHK5_CTRL1_ADDR                                                                        (0xCAF8)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_OFFSET                                                      (21)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_MASK                                                        (0x3 << RTL9300_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_OFFSET                                                     (5)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_MASK                                                       (0xFFFF << RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_MASK                                                     (0x1F << RTL9300_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_OFFSET)

#define RTL9300_SMI_REG_CHK5_PMSK_ADDR                                                                         (0xCAFC)
  #define RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK5_DATA_ADDR                                                                         (0xCB00)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK5_DATA_10G_ADDR                                                                     (0xCB04)
  #define RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_OFFSET                                                   (16)
  #define RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_OFFSET)
  #define RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_OFFSET                                                   (0)
  #define RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_MASK                                                     (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_OFFSET)

#define RTL9300_SMI_REG_CHK5_RESULT_ADDR                                                                       (0xCB08)
  #define RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET)

#define RTL9300_LINK_DELAY_CTRL_ADDR                                                                           (0xCB0C)
  #define RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_EN_OFFSET                                                        (24)
  #define RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_EN_MASK                                                          (0x1 << RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_EN_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_OFFSET                                                           (16)
  #define RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_MASK                                                             (0xFF << RTL9300_LINK_DELAY_CTRL_LINK_DN_TMR_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_BYPASS_ABLTY_LOCK_OFFSET                                                     (15)
  #define RTL9300_LINK_DELAY_CTRL_BYPASS_ABLTY_LOCK_MASK                                                       (0x1 << RTL9300_LINK_DELAY_CTRL_BYPASS_ABLTY_LOCK_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_TX_IDLE_TMR_OFFSET                                                           (7)
  #define RTL9300_LINK_DELAY_CTRL_TX_IDLE_TMR_MASK                                                             (0xFF << RTL9300_LINK_DELAY_CTRL_TX_IDLE_TMR_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET                                                   (5)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_MASK                                                     (0x3 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET                                          (3)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_MASK                                            (0x3 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET                                                      (0)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_MASK                                                        (0x7 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET)

#define RTL9300_MAC_LINK_STS_ADDR                                                                              (0xCB10)
  #define RTL9300_MAC_LINK_STS_LINK_STS_28_0_OFFSET                                                            (0)
  #define RTL9300_MAC_LINK_STS_LINK_STS_28_0_MASK                                                              (0x1FFFFFFF << RTL9300_MAC_LINK_STS_LINK_STS_28_0_OFFSET)

#define RTL9300_MAC_LINK_MEDIA_STS_ADDR                                                                        (0xCB14)
  #define RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_OFFSET                                                     (0)
  #define RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_MASK                                                       (0x1FFFFFFF << RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_OFFSET)

#define RTL9300_MAC_LINK_SPD_STS_ADDR(port)                                                                    (0xCB18 + (((port >> 3) << 2))) /* port: 0-28 */
  #define RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_OFFSET(port)                                                   ((port & 0x7) << 2)
  #define RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_MASK(port)                                                     (0xF << RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_OFFSET(port))

#define RTL9300_MAC_LINK_DUP_STS_ADDR                                                                          (0xCB28)
  #define RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_OFFSET                                                         (0)
  #define RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_MASK                                                           (0x1FFFFFFF << RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_OFFSET)

#define RTL9300_MAC_TX_PAUSE_STS_ADDR                                                                          (0xCB2C)
  #define RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_OFFSET                                                    (0)
  #define RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_OFFSET)

#define RTL9300_MAC_RX_PAUSE_STS_ADDR                                                                          (0xCB30)
  #define RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_OFFSET                                                    (0)
  #define RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_OFFSET)

#define RTL9300_MAC_EEE_ABLTY_ADDR                                                                             (0xCB34)
  #define RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_OFFSET                                                          (0)
  #define RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_MASK                                                            (0x1FFFFFFF << RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_OFFSET)

#define RTL9300_MAC_MSTR_SLV_STS_ADDR                                                                          (0xCB38)
  #define RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET)

#define RTL9300_MAC_MSTR_SLV_FAULT_STS_ADDR                                                                    (0xCB3C)
  #define RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET                                        (0)
  #define RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_MASK                                          (0x1FFFFFFF << RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_STS_ADDR                                                                              (0xCB40)
  #define RTL9300_PHY_LINK_STS_LINK_STS_27_0_OFFSET                                                            (0)
  #define RTL9300_PHY_LINK_STS_LINK_STS_27_0_MASK                                                              (0xFFFFFFF << RTL9300_PHY_LINK_STS_LINK_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_MEDIA_STS_ADDR                                                                        (0xCB44)
  #define RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET                                                     (0)
  #define RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_MASK                                                       (0xFFFFFFF << RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_SPD_STS_ADDR(port)                                                                    (0xCB48 + (((port >> 3) << 2))) /* port: 0-27 */
  #define RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port)                                                   ((port & 0x7) << 2)
  #define RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_MASK(port)                                                     (0xF << RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port))

#define RTL9300_PHY_LINK_DUP_STS_ADDR                                                                          (0xCB58)
  #define RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_OFFSET                                                         (0)
  #define RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_MASK                                                           (0xFFFFFFF << RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_OFFSET)

#define RTL9300_PHY_TX_PAUSE_STS_ADDR                                                                          (0xCB5C)
  #define RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET)

#define RTL9300_PHY_RX_PAUSE_STS_ADDR                                                                          (0xCB60)
  #define RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET)

#define RTL9300_PHY_EEE_ABLTY_ADDR                                                                             (0xCB64)
  #define RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET                                                          (0)
  #define RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_MASK                                                            (0xFFFFFFF << RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET)

#define RTL9300_PHY_MSTR_SLV_STS_ADDR                                                                          (0xCB68)
  #define RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET)

#define RTL9300_PHY_MSTR_SLV_FAULT_STS_ADDR                                                                    (0xCB6C)
  #define RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET                                        (0)
  #define RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_MASK                                          (0xFFFFFFF << RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_0_ADDR                                                                     (0xCB70)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_OFFSET                                                     (28)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_MASK                                                       (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET                                                        (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_MASK                                                          (0xFFFFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_1_ADDR                                                                     (0xCB74)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_FAIL_OFFSET                                                            (25)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_FAIL_MASK                                                              (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_FAIL_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET                                                    (20)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_MASK                                                      (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET                                                   (15)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_MASK                                                     (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_OFFSET                                                  (3)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_MASK                                                    (0xFFF << RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET                                                            (2)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_MASK                                                              (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET                                                            (1)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_MASK                                                              (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET                                                             (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_MASK                                                               (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_2_ADDR                                                                     (0xCB78)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET                                                     (16)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_MASK                                                       (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET                                                       (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_MASK                                                         (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_3_ADDR                                                                     (0xCB7C)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET                                                   (16)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_MASK                                                     (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET                                                    (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_MASK                                                      (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET)

#define RTL9300_SMI_PORT0_5_ADDR_CTRL_ADDR                                                                     (0xCB80)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET                                                      (25)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET                                                      (20)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET                                                      (15)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET                                                      (10)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET                                                      (5)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET                                                      (0)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET)

#define RTL9300_SMI_PORT6_11_ADDR_CTRL_ADDR                                                                    (0xCB84)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET                                                    (25)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_MASK                                                      (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET                                                    (20)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_MASK                                                      (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET                                                     (15)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET                                                     (10)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET                                                     (5)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET                                                     (0)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET)

#define RTL9300_SMI_PORT12_17_ADDR_CTRL_ADDR                                                                   (0xCB88)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET                                                   (25)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET                                                   (20)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET)

#define RTL9300_SMI_PORT18_23_ADDR_CTRL_ADDR                                                                   (0xCB8C)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET                                                   (25)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET                                                   (20)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET)

#define RTL9300_SMI_PORT24_27_ADDR_CTRL_ADDR                                                                   (0xCB90)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET)

#define RTL9300_SDS_MODE_ADJ_CTRL_ADDR                                                                         (0xCB94)
  #define RTL9300_SDS_MODE_ADJ_CTRL_SDS_ADJ_RST_OFFSET                                                         (24)
  #define RTL9300_SDS_MODE_ADJ_CTRL_SDS_ADJ_RST_MASK                                                           (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_SDS_ADJ_RST_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_SEL_OFFSET                                                    (22)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_SEL_OFFSET                                                    (20)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_SEL_OFFSET                                                    (18)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_SEL_OFFSET                                                    (16)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_SEL_OFFSET                                                    (14)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_SEL_OFFSET                                                    (12)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_SEL_MASK                                                      (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_SEL_OFFSET                                                     (10)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_SEL_MASK                                                       (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_SEL_OFFSET                                                     (8)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_SEL_MASK                                                       (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_OFFSET                                                    (7)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_OFFSET                                                    (6)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_OFFSET                                                    (5)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_OFFSET                                                    (4)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_ADJ_OFFSET                                                    (3)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P20_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_ADJ_OFFSET                                                    (2)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P16_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_ADJ_OFFSET                                                     (1)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_ADJ_MASK                                                       (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P8_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_ADJ_OFFSET                                                     (0)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_ADJ_MASK                                                       (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P0_SDS_MODE_ADJ_OFFSET)

#define RTL9300_SMI_CTRL_ADDR                                                                                  (0xCB98)
  #define RTL9300_SMI_CTRL_SMI3_MDC_EN_OFFSET                                                                  (23)
  #define RTL9300_SMI_CTRL_SMI3_MDC_EN_MASK                                                                    (0x1 << RTL9300_SMI_CTRL_SMI3_MDC_EN_OFFSET)
  #define RTL9300_SMI_CTRL_SMI2_MDC_EN_OFFSET                                                                  (22)
  #define RTL9300_SMI_CTRL_SMI2_MDC_EN_MASK                                                                    (0x1 << RTL9300_SMI_CTRL_SMI2_MDC_EN_OFFSET)
  #define RTL9300_SMI_CTRL_SMI1_MDC_EN_OFFSET                                                                  (21)
  #define RTL9300_SMI_CTRL_SMI1_MDC_EN_MASK                                                                    (0x1 << RTL9300_SMI_CTRL_SMI1_MDC_EN_OFFSET)
  #define RTL9300_SMI_CTRL_SMI0_MDC_EN_OFFSET                                                                  (20)
  #define RTL9300_SMI_CTRL_SMI0_MDC_EN_MASK                                                                    (0x1 << RTL9300_SMI_CTRL_SMI0_MDC_EN_OFFSET)
  #define RTL9300_SMI_CTRL_SDS_MDX_DLY_CFG_OFFSET                                                              (16)
  #define RTL9300_SMI_CTRL_SDS_MDX_DLY_CFG_MASK                                                                (0xF << RTL9300_SMI_CTRL_SDS_MDX_DLY_CFG_OFFSET)
  #define RTL9300_SMI_CTRL_SMI3_DLY_CFG_OFFSET                                                                 (12)
  #define RTL9300_SMI_CTRL_SMI3_DLY_CFG_MASK                                                                   (0xF << RTL9300_SMI_CTRL_SMI3_DLY_CFG_OFFSET)
  #define RTL9300_SMI_CTRL_SMI2_DLY_CFG_OFFSET                                                                 (8)
  #define RTL9300_SMI_CTRL_SMI2_DLY_CFG_MASK                                                                   (0xF << RTL9300_SMI_CTRL_SMI2_DLY_CFG_OFFSET)
  #define RTL9300_SMI_CTRL_SMI1_DLY_CFG_OFFSET                                                                 (4)
  #define RTL9300_SMI_CTRL_SMI1_DLY_CFG_MASK                                                                   (0xF << RTL9300_SMI_CTRL_SMI1_DLY_CFG_OFFSET)
  #define RTL9300_SMI_CTRL_SMI0_DLY_CFG_OFFSET                                                                 (0)
  #define RTL9300_SMI_CTRL_SMI0_DLY_CFG_MASK                                                                   (0xF << RTL9300_SMI_CTRL_SMI0_DLY_CFG_OFFSET)

#define RTL9300_MAC_EFUSE_CTRL_ADDR                                                                            (0xC6FC)
  #define RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_OFFSET                                                      (17)
  #define RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_MASK                                                        (0x1 << RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_12_23_OFFSET                                                    (5)
  #define RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_12_23_MASK                                                      (0xFFF << RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_12_23_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_EN_DRAM_OFFSET                                                                (4)
  #define RTL9300_MAC_EFUSE_CTRL_EN_DRAM_MASK                                                                  (0x1 << RTL9300_MAC_EFUSE_CTRL_EN_DRAM_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_OFFSET                                                          (0)
  #define RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_MASK                                                            (0xF << RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_OFFSET)

#define RTL9300_BONDING_REDEFINE_REG_ADDR                                                                      (0x7C)
  #define RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_12_23_OFFSET                                              (5)
  #define RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_12_23_MASK                                                (0xFFF << RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_12_23_OFFSET)
  #define RTL9300_BONDING_REDEFINE_REG_EN_DRAM_OFFSET                                                          (4)
  #define RTL9300_BONDING_REDEFINE_REG_EN_DRAM_MASK                                                            (0x1 << RTL9300_BONDING_REDEFINE_REG_EN_DRAM_OFFSET)
  #define RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_OFFSET                                                    (0)
  #define RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_MASK                                                      (0xF << RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_OFFSET)

#define RTL9300_MAC_L2_GLOBAL_CTRL0_ADDR                                                                       (0xC700)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_PREAMBLE_SFD_10G_SEL_OFFSET                                              (31)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_PREAMBLE_SFD_10G_SEL_MASK                                                (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_PREAMBLE_SFD_10G_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_4N_BYTE_COMPS_EN_OFFSET                                          (30)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_4N_BYTE_COMPS_EN_MASK                                            (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_4N_BYTE_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET                                                      (29)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_MASK                                                        (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET                                             (28)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_MASK                                               (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET                                                (27)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_MASK                                                  (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET                                                    (25)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_MASK                                                      (0x3 << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET                                                     (23)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_MASK                                                       (0x3 << RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_OFFSET                                          (22)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_MASK                                            (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_OFFSET                                               (21)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_MASK                                                 (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_OFFSET                                                 (20)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_MASK                                                   (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_OFFSET                                                      (19)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_MASK                                                        (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_OFFSET                                                  (18)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_MASK                                                    (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_OFFSET                                                       (17)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_MASK                                                         (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET                                                    (16)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_MASK                                                      (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET                                                    (15)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_MASK                                                      (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET                                             (5)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_MASK                                               (0x1F << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET                                            (0)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_MASK                                              (0x1F << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET)

#define RTL9300_MAC_L2_GLOBAL_CTRL1_ADDR                                                                       (0xC704)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_TG_LINKFAULT_TX_EN_7_0_OFFSET                                            (7)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_TG_LINKFAULT_TX_EN_7_0_MASK                                              (0xFF << RTL9300_MAC_L2_GLOBAL_CTRL1_TG_LINKFAULT_TX_EN_7_0_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET                                                   (0)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_MASK                                                     (0x7F << RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET)

#define RTL9300_MAC_L2_PORT_CTRL_ADDR(port)                                                                    (0x3268 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                  (5)
  #define RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_MASK                                                    (0x1 << RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET                                                        (4)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_MASK                                                          (0x1 << RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                     (3)
  #define RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                       (0x1 << RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET                                                           (2)
  #define RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_MASK                                                             (0x1 << RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_TX_EN_OFFSET                                                                (1)
  #define RTL9300_MAC_L2_PORT_CTRL_TX_EN_MASK                                                                  (0x1 << RTL9300_MAC_L2_PORT_CTRL_TX_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_EN_OFFSET                                                                (0)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_EN_MASK                                                                  (0x1 << RTL9300_MAC_L2_PORT_CTRL_RX_EN_OFFSET)

#define RTL9300_MAC_L2_PADDING_SEL_ADDR                                                                        (0xC708)
  #define RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET                                                        (0)
  #define RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_MASK                                                          (0xFF << RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET)

#define RTL9300_MAC_L2_CPU_PORT_CTRL_ADDR                                                                      (0xC70C)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_INTF_P28_SEL_OFFSET                                                     (1)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_INTF_P28_SEL_MASK                                                       (0x1 << RTL9300_MAC_L2_CPU_PORT_CTRL_INTF_P28_SEL_OFFSET)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_OFFSET                                                         (0)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_MASK                                                           (0x1 << RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_OFFSET)

#define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_ADDR                                                                    (0xC710)
  #define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET                                                     (0)
  #define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_MASK                                                       (0xFFFF << RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET)

#define RTL9300_MAC_L2_ADDR_CTRL_ADDR                                                                          (0xC714)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                    (32)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                      (0xFFFF << RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                     (0)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                       (0xFFFFFFFF << RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_ADDR(port)                                                            (0x326C + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                              (28)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                                (0x1 << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                         (14)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                           (0x3FFF << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET                                   (0)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_MASK                                     (0x3FFF << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET)

#define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_ADDR                                                                   (0xA3A0)
  #define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET                                           (0)
  #define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_MASK                                             (0x3FFF << RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET)

#define RTL9300_MAC_SSC_CTRL_0_ADDR                                                                            (0x280)
  #define RTL9300_MAC_SSC_CTRL_0_PH_RSTB_125M_REG_OFFSET                                                       (0)
  #define RTL9300_MAC_SSC_CTRL_0_PH_RSTB_125M_REG_MASK                                                         (0x1 << RTL9300_MAC_SSC_CTRL_0_PH_RSTB_125M_REG_OFFSET)

#define RTL9300_MAC_SSC_CTRL_1_ADDR                                                                            (0x284)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_CNT_125M_OFFSET                                                         (24)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_CNT_125M_MASK                                                           (0x7F << RTL9300_MAC_SSC_CTRL_1_PHSFT_CNT_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_B_125M_OFFSET                                                           (23)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_B_125M_MASK                                                             (0x1 << RTL9300_MAC_SSC_CTRL_1_PHSFT_B_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_A_125M_OFFSET                                                           (22)
  #define RTL9300_MAC_SSC_CTRL_1_PHSFT_A_125M_MASK                                                             (0x1 << RTL9300_MAC_SSC_CTRL_1_PHSFT_A_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_DLL_MODE_125M_OFFSET                                                          (20)
  #define RTL9300_MAC_SSC_CTRL_1_DLL_MODE_125M_MASK                                                            (0x3 << RTL9300_MAC_SSC_CTRL_1_DLL_MODE_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PN_POLY_DEG_125M_OFFSET                                                       (16)
  #define RTL9300_MAC_SSC_CTRL_1_PN_POLY_DEG_125M_MASK                                                         (0xF << RTL9300_MAC_SSC_CTRL_1_PN_POLY_DEG_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_SEL_125M_OFFSET                                                     (8)
  #define RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_SEL_125M_MASK                                                       (0xFF << RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_SEL_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_MODE_125M_OFFSET                                                          (7)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_MODE_125M_MASK                                                            (0x1 << RTL9300_MAC_SSC_CTRL_1_SSC_MODE_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_EN_125M_OFFSET                                                            (6)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_EN_125M_MASK                                                              (0x1 << RTL9300_MAC_SSC_CTRL_1_SSC_EN_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_EN_125M_OFFSET                                                      (5)
  #define RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_EN_125M_MASK                                                        (0x1 << RTL9300_MAC_SSC_CTRL_1_PHASE_LIM_EN_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_TYPE_125M_OFFSET                                                          (4)
  #define RTL9300_MAC_SSC_CTRL_1_SSC_TYPE_125M_MASK                                                            (0x1 << RTL9300_MAC_SSC_CTRL_1_SSC_TYPE_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_1_PH_GCODE_125M_OFFSET                                                          (0)
  #define RTL9300_MAC_SSC_CTRL_1_PH_GCODE_125M_MASK                                                            (0xF << RTL9300_MAC_SSC_CTRL_1_PH_GCODE_125M_OFFSET)

#define RTL9300_MAC_SSC_CTRL_2_ADDR                                                                            (0x288)
  #define RTL9300_MAC_SSC_CTRL_2_PN_POLY_SEL_125M_OFFSET                                                       (16)
  #define RTL9300_MAC_SSC_CTRL_2_PN_POLY_SEL_125M_MASK                                                         (0xFFFF << RTL9300_MAC_SSC_CTRL_2_PN_POLY_SEL_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_2_RDM_SEED_125M_OFFSET                                                          (0)
  #define RTL9300_MAC_SSC_CTRL_2_RDM_SEED_125M_MASK                                                            (0xFFFF << RTL9300_MAC_SSC_CTRL_2_RDM_SEED_125M_OFFSET)

#define RTL9300_MAC_SSC_CTRL_3_ADDR                                                                            (0x28C)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_UPLDN0_125M_OFFSET                                                        (31)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_UPLDN0_125M_MASK                                                          (0x1 << RTL9300_MAC_SSC_CTRL_3_SSC_UPLDN0_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_TESTMODE_125M_OFFSET                                                      (29)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_TESTMODE_125M_MASK                                                        (0x3 << RTL9300_MAC_SSC_CTRL_3_SSC_TESTMODE_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_OFFSET_125M_OFFSET                                                        (21)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_OFFSET_125M_MASK                                                          (0xFF << RTL9300_MAC_SSC_CTRL_3_SSC_OFFSET_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_STEP_125M_OFFSET                                                          (15)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_STEP_125M_MASK                                                            (0x3F << RTL9300_MAC_SSC_CTRL_3_SSC_STEP_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_PERIOD_125M_OFFSET                                                        (8)
  #define RTL9300_MAC_SSC_CTRL_3_SSC_PERIOD_125M_MASK                                                          (0x7F << RTL9300_MAC_SSC_CTRL_3_SSC_PERIOD_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_PH_OFS_125M_OFFSET                                                            (3)
  #define RTL9300_MAC_SSC_CTRL_3_PH_OFS_125M_MASK                                                              (0x1F << RTL9300_MAC_SSC_CTRL_3_PH_OFS_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_PH_OFS_TOG_125M_OFFSET                                                        (2)
  #define RTL9300_MAC_SSC_CTRL_3_PH_OFS_TOG_125M_MASK                                                          (0x1 << RTL9300_MAC_SSC_CTRL_3_PH_OFS_TOG_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_PHSFT_PRD_125M_OFFSET                                                         (1)
  #define RTL9300_MAC_SSC_CTRL_3_PHSFT_PRD_125M_MASK                                                           (0x1 << RTL9300_MAC_SSC_CTRL_3_PHSFT_PRD_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_3_PHSFT_UPDN_125M_OFFSET                                                        (0)
  #define RTL9300_MAC_SSC_CTRL_3_PHSFT_UPDN_125M_MASK                                                          (0x1 << RTL9300_MAC_SSC_CTRL_3_PHSFT_UPDN_125M_OFFSET)

#define RTL9300_MAC_SSC_CTRL_4_ADDR                                                                            (0x290)
  #define RTL9300_MAC_SSC_CTRL_4_SSC_PH_CFG_125M_OFFSET                                                        (26)
  #define RTL9300_MAC_SSC_CTRL_4_SSC_PH_CFG_125M_MASK                                                          (0x3 << RTL9300_MAC_SSC_CTRL_4_SSC_PH_CFG_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_GRY0_125M_OFFSET                                                          (22)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_GRY0_125M_MASK                                                            (0xF << RTL9300_MAC_SSC_CTRL_4_OFS_GRY0_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_BUSY_125M_OFFSET                                                          (21)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_BUSY_125M_MASK                                                            (0x1 << RTL9300_MAC_SSC_CTRL_4_OFS_BUSY_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_TOTAL_R_125M_OFFSET                                                       (16)
  #define RTL9300_MAC_SSC_CTRL_4_OFS_TOTAL_R_125M_MASK                                                         (0x1F << RTL9300_MAC_SSC_CTRL_4_OFS_TOTAL_R_125M_OFFSET)
  #define RTL9300_MAC_SSC_CTRL_4_DBG_OUT_125M_OFFSET                                                           (0)
  #define RTL9300_MAC_SSC_CTRL_4_DBG_OUT_125M_MASK                                                             (0xFFFF << RTL9300_MAC_SSC_CTRL_4_DBG_OUT_125M_OFFSET)

#define RTL9300_EXT_SMI_ACCESS_CTRL_ADDR                                                                       (0xCB9C)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_DATA_OFFSET                                                              (16)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_DATA_MASK                                                                (0xFFFF << RTL9300_EXT_SMI_ACCESS_CTRL_DATA_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_MDC_FREQ_OFFSET                                                          (14)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_MDC_FREQ_MASK                                                            (0x3 << RTL9300_EXT_SMI_ACCESS_CTRL_MDC_FREQ_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_REG_OFFSET                                                               (9)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_REG_MASK                                                                 (0x1F << RTL9300_EXT_SMI_ACCESS_CTRL_REG_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_PHYADDR_OFFSET                                                           (4)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_PHYADDR_MASK                                                             (0x1F << RTL9300_EXT_SMI_ACCESS_CTRL_PHYADDR_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_MDX_GPIO_SEL_OFFSET                                                      (3)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_MDX_GPIO_SEL_MASK                                                        (0x1 << RTL9300_EXT_SMI_ACCESS_CTRL_MDX_GPIO_SEL_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_RWOP_OFFSET                                                              (2)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_RWOP_MASK                                                                (0x1 << RTL9300_EXT_SMI_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_RCMD_FAIL_OFFSET                                                         (1)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_RCMD_FAIL_MASK                                                           (0x1 << RTL9300_EXT_SMI_ACCESS_CTRL_RCMD_FAIL_OFFSET)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_CMD_OFFSET                                                               (0)
  #define RTL9300_EXT_SMI_ACCESS_CTRL_CMD_MASK                                                                 (0x1 << RTL9300_EXT_SMI_ACCESS_CTRL_CMD_OFFSET)

#define RTL9300_DMY_REG0_PER_PORT_MAC_ADDR(port)                                                               (0x3270 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_DMY_REG0_PER_PORT_MAC_DUMMY_OFFSET                                                           (0)
  #define RTL9300_DMY_REG0_PER_PORT_MAC_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9300_DMY_REG0_PER_PORT_MAC_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_ALE_GLB_ADDR                                                                          (0xA3A4)
  #define RTL9300_DMY_REG0_ALE_GLB_DUMMY_OFFSET                                                                (0)
  #define RTL9300_DMY_REG0_ALE_GLB_DUMMY_MASK                                                                  (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_GLB_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_GLB_CTRL_ADDR                                                                         (0xC71C)
  #define RTL9300_DMY_REG1_GLB_CTRL_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG1_GLB_CTRL_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG1_GLB_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_SMI_CTRL_ADDR                                                                         (0xCBA0)
  #define RTL9300_DMY_REG0_SMI_CTRL_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_SMI_CTRL_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_SMI_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_CHIP_AFE_ADDR                                                                         (0xE288)
  #define RTL9300_DMY_REG0_CHIP_AFE_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_CHIP_AFE_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_AFE_DUMMY_OFFSET)

#define RTL9300_RLFD_CTRL_ADDR                                                                                 (0xCBA4)
  #define RTL9300_RLFD_CTRL_RLFD_SEL_OFFSET                                                                    (29)
  #define RTL9300_RLFD_CTRL_RLFD_SEL_MASK                                                                      (0x1 << RTL9300_RLFD_CTRL_RLFD_SEL_OFFSET)
  #define RTL9300_RLFD_CTRL_RLFD_EN_OFFSET                                                                     (28)
  #define RTL9300_RLFD_CTRL_RLFD_EN_MASK                                                                       (0x1 << RTL9300_RLFD_CTRL_RLFD_EN_OFFSET)
  #define RTL9300_RLFD_CTRL_RLFD_STS_OFFSET                                                                    (0)
  #define RTL9300_RLFD_CTRL_RLFD_STS_MASK                                                                      (0xFFFFFFF << RTL9300_RLFD_CTRL_RLFD_STS_OFFSET)

#define RTL9300_RLFD_10G_ADDR_ADDR                                                                             (0xCBA8)
  #define RTL9300_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_OFFSET                                                    (20)
  #define RTL9300_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_MASK                                                      (0x1F << RTL9300_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_OFFSET)
  #define RTL9300_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_OFFSET                                                    (4)
  #define RTL9300_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_MASK                                                      (0xFFFF << RTL9300_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_OFFSET)
  #define RTL9300_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_OFFSET                                                    (0)
  #define RTL9300_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_MASK                                                      (0xF << RTL9300_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_OFFSET)

#define RTL9300_UNI_DIR_CTRL_ADDR                                                                              (0xCBAC)
  #define RTL9300_UNI_DIR_CTRL_UNIDIR_WIN_DLY_OFFSET                                                           (30)
  #define RTL9300_UNI_DIR_CTRL_UNIDIR_WIN_DLY_MASK                                                             (0x3 << RTL9300_UNI_DIR_CTRL_UNIDIR_WIN_DLY_OFFSET)
  #define RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET                                                 (29)
  #define RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_MASK                                                   (0x1 << RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET)
  #define RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_EN_OFFSET                                                            (0)
  #define RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_EN_MASK                                                              (0x1FFFFFFF << RTL9300_UNI_DIR_CTRL_FIB_UNIDIR_EN_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_SEL_1_ADDR                                                                  (0xCBB0)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_OFFSET                                       (16)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_MASK                                         (0x1F << RTL9300_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_OFFSET                                       (0)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_MASK                                         (0xFFFF << RTL9300_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_ADDR                                                               (0xCBB4)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_OFFSET                                      (21)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_MASK                                        (0xF << RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_OFFSET                                      (16)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_MASK                                        (0x1F << RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_OFFSET                                      (0)
  #define RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_MASK                                        (0xFFFF << RTL9300_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_ADDR                                                               (0xCBB8)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_OFFSET                                      (21)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_MASK                                        (0xF << RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_OFFSET                                      (16)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_MASK                                        (0x1F << RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_OFFSET                                      (0)
  #define RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_MASK                                        (0xFFFF << RTL9300_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_ADDR                                                              (0xCBBC)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_OFFSET                                    (21)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_MASK                                      (0xF << RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_OFFSET                                    (16)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_MASK                                      (0x1F << RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_OFFSET                                    (0)
  #define RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_MASK                                      (0xFFFF << RTL9300_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_OFFSET)

/*
 * Feature: PHY & Serdes
 */
#define RTL9300_FIB0_INTF_CTRL_ADDR(port)                                                                      (0x184 + (((port >> 2) << 2))) /* port: 0-3 */
  #define RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_OFFSET(port)                                               ((port & 0x3) << 3)
  #define RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_MASK(port)                                                 (0xFF << RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_OFFSET(port))

#define RTL9300_FIB4_INTF_CTRL_ADDR(port)                                                                      (0x294 + (((port) - 4 >> 2) << 2)) /* port: 4-9 */
  #define RTL9300_FIB4_INTF_CTRL_S4_FRC_REG4_FIB100_OFFSET(port)                                               (((port) - 4& 0x3) << 3)
  #define RTL9300_FIB4_INTF_CTRL_S4_FRC_REG4_FIB100_MASK(port)                                                 (0xFF << RTL9300_FIB4_INTF_CTRL_S4_FRC_REG4_FIB100_OFFSET(port))

#define RTL9300_FIB10_INTF_CTRL_ADDR(port)                                                                     (0x188 + (((port) - 10 >> 1) << 2)) /* port: 10-11 */
  #define RTL9300_FIB10_INTF_CTRL_S10_FRC_REG4_FIB100_OFFSET(port)                                             (((port) - 10& 0x1) << 3)
  #define RTL9300_FIB10_INTF_CTRL_S10_FRC_REG4_FIB100_MASK(port)                                               (0xFF << RTL9300_FIB10_INTF_CTRL_S10_FRC_REG4_FIB100_OFFSET(port))

#define RTL9300_SDS_CFG_REG0_ADDR                                                                              (0x18C)
  #define RTL9300_SDS_CFG_REG0_SDS3_0_PHY_MODE_OFFSET                                                          (4)
  #define RTL9300_SDS_CFG_REG0_SDS3_0_PHY_MODE_MASK                                                            (0xF << RTL9300_SDS_CFG_REG0_SDS3_0_PHY_MODE_OFFSET)
  #define RTL9300_SDS_CFG_REG0_SDS3_FRC_LD_OFFSET                                                              (3)
  #define RTL9300_SDS_CFG_REG0_SDS3_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG0_SDS3_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG0_SDS2_FRC_LD_OFFSET                                                              (2)
  #define RTL9300_SDS_CFG_REG0_SDS2_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG0_SDS2_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG0_SDS1_FRC_LD_OFFSET                                                              (1)
  #define RTL9300_SDS_CFG_REG0_SDS1_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG0_SDS1_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG0_SDS0_FRC_LD_OFFSET                                                              (0)
  #define RTL9300_SDS_CFG_REG0_SDS0_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG0_SDS0_FRC_LD_OFFSET)

#define RTL9300_SDS_CFG_REG1_ADDR                                                                              (0x29C)
  #define RTL9300_SDS_CFG_REG1_SDS9_4_PHY_MODE_OFFSET                                                          (6)
  #define RTL9300_SDS_CFG_REG1_SDS9_4_PHY_MODE_MASK                                                            (0x3F << RTL9300_SDS_CFG_REG1_SDS9_4_PHY_MODE_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS9_FRC_LD_OFFSET                                                              (5)
  #define RTL9300_SDS_CFG_REG1_SDS9_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS9_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS8_FRC_LD_OFFSET                                                              (4)
  #define RTL9300_SDS_CFG_REG1_SDS8_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS8_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS7_FRC_LD_OFFSET                                                              (3)
  #define RTL9300_SDS_CFG_REG1_SDS7_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS7_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS6_FRC_LD_OFFSET                                                              (2)
  #define RTL9300_SDS_CFG_REG1_SDS6_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS6_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS5_FRC_LD_OFFSET                                                              (1)
  #define RTL9300_SDS_CFG_REG1_SDS5_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS5_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG1_SDS4_FRC_LD_OFFSET                                                              (0)
  #define RTL9300_SDS_CFG_REG1_SDS4_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG1_SDS4_FRC_LD_OFFSET)

#define RTL9300_SDS_CFG_REG2_ADDR                                                                              (0x190)
  #define RTL9300_SDS_CFG_REG2_SDS11_FRC_LD_OFFSET                                                             (1)
  #define RTL9300_SDS_CFG_REG2_SDS11_FRC_LD_MASK                                                               (0x1 << RTL9300_SDS_CFG_REG2_SDS11_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG2_SDS10_FRC_LD_OFFSET                                                             (0)
  #define RTL9300_SDS_CFG_REG2_SDS10_FRC_LD_MASK                                                               (0x1 << RTL9300_SDS_CFG_REG2_SDS10_FRC_LD_OFFSET)

#define RTL9300_SDS_MODE_SEL_0_ADDR                                                                            (0x194)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_OFFSET                                                          (23)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_OFFSET                                                          (18)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_OFFSET                                                          (17)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_OFFSET                                                          (12)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_1_ADDR                                                                            (0x2A0)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_OFFSET                                                          (23)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_OFFSET                                                          (18)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_OFFSET                                                          (17)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_OFFSET                                                          (12)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_2_ADDR                                                                            (0x2A4)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_3_ADDR                                                                            (0x198)
  #define RTL9300_SDS_MODE_SEL_3_SDS11_FEC_MODE_OFFSET                                                         (11)
  #define RTL9300_SDS_MODE_SEL_3_SDS11_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS11_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS11_MODE_SEL_OFFSET                                                         (6)
  #define RTL9300_SDS_MODE_SEL_3_SDS11_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS11_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS10_FEC_MODE_OFFSET                                                         (5)
  #define RTL9300_SDS_MODE_SEL_3_SDS10_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS10_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS10_MODE_SEL_OFFSET                                                         (0)
  #define RTL9300_SDS_MODE_SEL_3_SDS10_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS10_MODE_SEL_OFFSET)

#define RTL9300_SDS_INDACS_CMD_ADDR                                                                            (0x3B0)
  #define RTL9300_SDS_INDACS_CMD_SDS_REGAD_OFFSET                                                              (13)
  #define RTL9300_SDS_INDACS_CMD_SDS_REGAD_MASK                                                                (0x1F << RTL9300_SDS_INDACS_CMD_SDS_REGAD_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_PAGE_OFFSET                                                               (7)
  #define RTL9300_SDS_INDACS_CMD_SDS_PAGE_MASK                                                                 (0x3F << RTL9300_SDS_INDACS_CMD_SDS_PAGE_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_INDEX_OFFSET                                                              (2)
  #define RTL9300_SDS_INDACS_CMD_SDS_INDEX_MASK                                                                (0x1F << RTL9300_SDS_INDACS_CMD_SDS_INDEX_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_RWOP_OFFSET                                                               (1)
  #define RTL9300_SDS_INDACS_CMD_SDS_RWOP_MASK                                                                 (0x1 << RTL9300_SDS_INDACS_CMD_SDS_RWOP_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_CMD_OFFSET                                                                (0)
  #define RTL9300_SDS_INDACS_CMD_SDS_CMD_MASK                                                                  (0x1 << RTL9300_SDS_INDACS_CMD_SDS_CMD_OFFSET)

#define RTL9300_SDS_INDACS_DATA_ADDR                                                                           (0x3B4)
  #define RTL9300_SDS_INDACS_DATA_SDS_DATA_OFFSET                                                              (0)
  #define RTL9300_SDS_INDACS_DATA_SDS_DATA_MASK                                                                (0xFFFF << RTL9300_SDS_INDACS_DATA_SDS_DATA_OFFSET)

#define RTL9300_SDS_OUI_ADDR                                                                                   (0x80)
  #define RTL9300_SDS_OUI_SDS_RTK_OUI_OFFSET                                                                   (0)
  #define RTL9300_SDS_OUI_SDS_RTK_OUI_MASK                                                                     (0xFFFFFF << RTL9300_SDS_OUI_SDS_RTK_OUI_OFFSET)

#define RTL9300_SDS_VERSION_ADDR                                                                               (0x84)
  #define RTL9300_SDS_VERSION_SDS_MODEL_NO_OFFSET                                                              (4)
  #define RTL9300_SDS_VERSION_SDS_MODEL_NO_MASK                                                                (0x3F << RTL9300_SDS_VERSION_SDS_MODEL_NO_OFFSET)
  #define RTL9300_SDS_VERSION_SDS_REVISION_NO_OFFSET                                                           (0)
  #define RTL9300_SDS_VERSION_SDS_REVISION_NO_MASK                                                             (0xF << RTL9300_SDS_VERSION_SDS_REVISION_NO_OFFSET)

#define RTL9300_SDS_INTF_CTRL0_ADDR(port)                                                                      (0x19C + (((port) << 2))) /* port: 0-3 */
  #define RTL9300_SDS_INTF_CTRL0_LINK_OK_TGXR_S0_OFFSET                                                        (24)
  #define RTL9300_SDS_INTF_CTRL0_LINK_OK_TGXR_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL0_LINK_OK_TGXR_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_SDS_SDET_OUT_S0_OFFSET                                                        (23)
  #define RTL9300_SDS_INTF_CTRL0_SDS_SDET_OUT_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL0_SDS_SDET_OUT_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_FIB100_DET_S0_OFFSET                                                          (22)
  #define RTL9300_SDS_INTF_CTRL0_FIB100_DET_S0_MASK                                                            (0x1 << RTL9300_SDS_INTF_CTRL0_FIB100_DET_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_FIB100_SDET_S0_OFFSET                                                         (21)
  #define RTL9300_SDS_INTF_CTRL0_FIB100_SDET_S0_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL0_FIB100_SDET_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_FIB_ISO_S0_OFFSET                                                             (20)
  #define RTL9300_SDS_INTF_CTRL0_FIB_ISO_S0_MASK                                                               (0x1 << RTL9300_SDS_INTF_CTRL0_FIB_ISO_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_ALL_S0_OFFSET                                                      (19)
  #define RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_ALL_S0_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_ALL_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_TGXR_S0_OFFSET                                                     (18)
  #define RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_TGXR_S0_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL0_RX_SYM_ERR_TGXR_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_INTP_TGX_S0_OFFSET                                                            (17)
  #define RTL9300_SDS_INTF_CTRL0_INTP_TGX_S0_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL0_INTP_TGX_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_INTP_TGR_S0_OFFSET                                                            (16)
  #define RTL9300_SDS_INTF_CTRL0_INTP_TGR_S0_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL0_INTP_TGR_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_ISO_ON_S0_OFFSET                                                              (9)
  #define RTL9300_SDS_INTF_CTRL0_ISO_ON_S0_MASK                                                                (0x1 << RTL9300_SDS_INTF_CTRL0_ISO_ON_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_LOAD_SYS_PAR_S0_OFFSET                                                        (8)
  #define RTL9300_SDS_INTF_CTRL0_LOAD_SYS_PAR_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL0_LOAD_SYS_PAR_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_UNIDIR_TX_ABLE_S0_OFFSET                                                      (7)
  #define RTL9300_SDS_INTF_CTRL0_UNIDIR_TX_ABLE_S0_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL0_UNIDIR_TX_ABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_SDS_TX_DISABLE_S0_OFFSET                                                      (6)
  #define RTL9300_SDS_INTF_CTRL0_SDS_TX_DISABLE_S0_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL0_SDS_TX_DISABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_SDS_RX_DISABLE_S0_OFFSET                                                      (5)
  #define RTL9300_SDS_INTF_CTRL0_SDS_RX_DISABLE_S0_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL0_SDS_RX_DISABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_BCST_ON_S0_OFFSET                                                             (4)
  #define RTL9300_SDS_INTF_CTRL0_BCST_ON_S0_MASK                                                               (0x1 << RTL9300_SDS_INTF_CTRL0_BCST_ON_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGX_S0_OFFSET                                                        (3)
  #define RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGX_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGX_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGR_S0_OFFSET                                                        (2)
  #define RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGR_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL0_INTP_SRC_TGR_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_TX_SWAP_TGX_S0_OFFSET                                                         (1)
  #define RTL9300_SDS_INTF_CTRL0_TX_SWAP_TGX_S0_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL0_TX_SWAP_TGX_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL0_RX_SWAP_TGX_S0_OFFSET                                                         (0)
  #define RTL9300_SDS_INTF_CTRL0_RX_SWAP_TGX_S0_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL0_RX_SWAP_TGX_S0_OFFSET)

#define RTL9300_SDS_INTF_CTRL1_ADDR(port)                                                                      (0x2A8 + (((port) - 4) << 2)) /* port: 4-9 */
  #define RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_S4_OFFSET                                                        (24)
  #define RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_S4_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS_SDET_OUT_S4_OFFSET                                                        (23)
  #define RTL9300_SDS_INTF_CTRL1_SDS_SDET_OUT_S4_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL1_SDS_SDET_OUT_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_FIB100_DET_S4_OFFSET                                                          (22)
  #define RTL9300_SDS_INTF_CTRL1_FIB100_DET_S4_MASK                                                            (0x1 << RTL9300_SDS_INTF_CTRL1_FIB100_DET_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_FIB100_SDET_S4_OFFSET                                                         (21)
  #define RTL9300_SDS_INTF_CTRL1_FIB100_SDET_S4_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL1_FIB100_SDET_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_FIB_ISO_S4_OFFSET                                                             (20)
  #define RTL9300_SDS_INTF_CTRL1_FIB_ISO_S4_MASK                                                               (0x1 << RTL9300_SDS_INTF_CTRL1_FIB_ISO_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_ALL_S4_OFFSET                                                      (19)
  #define RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_ALL_S4_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_ALL_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_TGXR_S4_OFFSET                                                     (18)
  #define RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_TGXR_S4_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL1_RX_SYM_ERR_TGXR_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_INTP_TGX_S4_OFFSET                                                            (17)
  #define RTL9300_SDS_INTF_CTRL1_INTP_TGX_S4_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL1_INTP_TGX_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_INTP_TGR_S4_OFFSET                                                            (16)
  #define RTL9300_SDS_INTF_CTRL1_INTP_TGR_S4_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL1_INTP_TGR_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_ISO_ON_S4_OFFSET                                                              (9)
  #define RTL9300_SDS_INTF_CTRL1_ISO_ON_S4_MASK                                                                (0x1 << RTL9300_SDS_INTF_CTRL1_ISO_ON_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_LOAD_SYS_PAR_S4_OFFSET                                                        (8)
  #define RTL9300_SDS_INTF_CTRL1_LOAD_SYS_PAR_S4_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL1_LOAD_SYS_PAR_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_UNIDIR_TX_ABLE_S4_OFFSET                                                      (7)
  #define RTL9300_SDS_INTF_CTRL1_UNIDIR_TX_ABLE_S4_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL1_UNIDIR_TX_ABLE_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS_TX_DISABLE_S4_OFFSET                                                      (6)
  #define RTL9300_SDS_INTF_CTRL1_SDS_TX_DISABLE_S4_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL1_SDS_TX_DISABLE_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS_RX_DISABLE_S4_OFFSET                                                      (5)
  #define RTL9300_SDS_INTF_CTRL1_SDS_RX_DISABLE_S4_MASK                                                        (0x1 << RTL9300_SDS_INTF_CTRL1_SDS_RX_DISABLE_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_BCST_ON_S4_OFFSET                                                             (4)
  #define RTL9300_SDS_INTF_CTRL1_BCST_ON_S4_MASK                                                               (0x1 << RTL9300_SDS_INTF_CTRL1_BCST_ON_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGX_S4_OFFSET                                                        (3)
  #define RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGX_S4_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGX_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGR_S4_OFFSET                                                        (2)
  #define RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGR_S4_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL1_INTP_SRC_TGR_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_TX_SWAP_TGX_S4_OFFSET                                                         (1)
  #define RTL9300_SDS_INTF_CTRL1_TX_SWAP_TGX_S4_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL1_TX_SWAP_TGX_S4_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_RX_SWAP_TGX_S4_OFFSET                                                         (0)
  #define RTL9300_SDS_INTF_CTRL1_RX_SWAP_TGX_S4_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL1_RX_SWAP_TGX_S4_OFFSET)

#define RTL9300_SDS_INTF_CTRL2_ADDR(port)                                                                      (0x1AC + (((port) - 10) << 2)) /* port: 10-11 */
  #define RTL9300_SDS_INTF_CTRL2_SDS_SDET_OUT_S10_OFFSET                                                       (10)
  #define RTL9300_SDS_INTF_CTRL2_SDS_SDET_OUT_S10_MASK                                                         (0x1 << RTL9300_SDS_INTF_CTRL2_SDS_SDET_OUT_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_FIB100_DET_S10_OFFSET                                                         (9)
  #define RTL9300_SDS_INTF_CTRL2_FIB100_DET_S10_MASK                                                           (0x1 << RTL9300_SDS_INTF_CTRL2_FIB100_DET_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_FIB100_SDET_S10_OFFSET                                                        (8)
  #define RTL9300_SDS_INTF_CTRL2_FIB100_SDET_S10_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL2_FIB100_SDET_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_FIB_ISO_S10_OFFSET                                                            (7)
  #define RTL9300_SDS_INTF_CTRL2_FIB_ISO_S10_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL2_FIB_ISO_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_RX_SYM_ERR_ALL_S10_OFFSET                                                     (6)
  #define RTL9300_SDS_INTF_CTRL2_RX_SYM_ERR_ALL_S10_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL2_RX_SYM_ERR_ALL_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_ISO_ON_S10_OFFSET                                                             (5)
  #define RTL9300_SDS_INTF_CTRL2_ISO_ON_S10_MASK                                                               (0x1 << RTL9300_SDS_INTF_CTRL2_ISO_ON_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S10_OFFSET                                                       (4)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S10_MASK                                                         (0x1 << RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_UNIDIR_TX_ABLE_S10_OFFSET                                                     (3)
  #define RTL9300_SDS_INTF_CTRL2_UNIDIR_TX_ABLE_S10_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL2_UNIDIR_TX_ABLE_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS_TX_DISABLE_S10_OFFSET                                                     (2)
  #define RTL9300_SDS_INTF_CTRL2_SDS_TX_DISABLE_S10_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL2_SDS_TX_DISABLE_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS_RX_DISABLE_S10_OFFSET                                                     (1)
  #define RTL9300_SDS_INTF_CTRL2_SDS_RX_DISABLE_S10_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL2_SDS_RX_DISABLE_S10_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_BCST_ON_S10_OFFSET                                                            (0)
  #define RTL9300_SDS_INTF_CTRL2_BCST_ON_S10_MASK                                                              (0x1 << RTL9300_SDS_INTF_CTRL2_BCST_ON_S10_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL0_ADDR(port)                                                                 (0x1B4 + (((port) << 2))) /* port: 0-1 */
  #define RTL9300_WRAP_SDS_INTF_CTRL0_BCST_IDX_WS0_OFFSET                                                      (17)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_BCST_IDX_WS0_MASK                                                        (0x1F << RTL9300_WRAP_SDS_INTF_CTRL0_BCST_IDX_WS0_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_LPI_GMII_SEL_WS0_OFFSET                                                  (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_LPI_GMII_SEL_WS0_MASK                                                    (0x1 << RTL9300_WRAP_SDS_INTF_CTRL0_LPI_GMII_SEL_WS0_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_CMD_STOP_GLI_CLK_WS0_OFFSET                                              (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_CMD_STOP_GLI_CLK_WS0_MASK                                                (0xFF << RTL9300_WRAP_SDS_INTF_CTRL0_CMD_STOP_GLI_CLK_WS0_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_STS_UPD_TX_WS0_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL0_STS_UPD_TX_WS0_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL0_STS_UPD_TX_WS0_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL1_ADDR(port)                                                                 (0x2C0 + (((port) - 2) << 2)) /* port: 2-4 */
  #define RTL9300_WRAP_SDS_INTF_CTRL1_BCST_IDX_WS2_OFFSET                                                      (17)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_BCST_IDX_WS2_MASK                                                        (0x1F << RTL9300_WRAP_SDS_INTF_CTRL1_BCST_IDX_WS2_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_LPI_GMII_SEL_WS2_OFFSET                                                  (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_LPI_GMII_SEL_WS2_MASK                                                    (0x1 << RTL9300_WRAP_SDS_INTF_CTRL1_LPI_GMII_SEL_WS2_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_CMD_STOP_GLI_CLK_WS2_OFFSET                                              (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_CMD_STOP_GLI_CLK_WS2_MASK                                                (0xFF << RTL9300_WRAP_SDS_INTF_CTRL1_CMD_STOP_GLI_CLK_WS2_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_STS_UPD_TX_WS2_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL1_STS_UPD_TX_WS2_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL1_STS_UPD_TX_WS2_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL3_ADDR                                                                       (0x1BC)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_LPI_GMII_SEL_WS5_OFFSET                                                  (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_LPI_GMII_SEL_WS5_MASK                                                    (0x1 << RTL9300_WRAP_SDS_INTF_CTRL3_LPI_GMII_SEL_WS5_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_CMD_STOP_GLI_CLK_WS5_OFFSET                                              (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_CMD_STOP_GLI_CLK_WS5_MASK                                                (0xFF << RTL9300_WRAP_SDS_INTF_CTRL3_CMD_STOP_GLI_CLK_WS5_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_STS_UPD_TX_WS5_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL3_STS_UPD_TX_WS5_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL3_STS_UPD_TX_WS5_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL4_ADDR(port)                                                                 (0x1C0 + (((port) << 2))) /* port: 0-1 */
  #define RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_SUM_WS0_OFFSET                                               (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_SUM_WS0_MASK                                                 (0x3 << RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_SUM_WS0_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_WS0_OFFSET                                                   (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_WS0_MASK                                                     (0xFF << RTL9300_WRAP_SDS_INTF_CTRL4_SDS_LINK_OK_WS0_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL4_STS_UPD_RX_WS0_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL4_STS_UPD_RX_WS0_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL4_STS_UPD_RX_WS0_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL5_ADDR(port)                                                                 (0x2CC + (((port) - 2) << 2)) /* port: 2-4 */
  #define RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_SUM_WS2_OFFSET                                               (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_SUM_WS2_MASK                                                 (0x3 << RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_SUM_WS2_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_WS2_OFFSET                                                   (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_WS2_MASK                                                     (0xFF << RTL9300_WRAP_SDS_INTF_CTRL5_SDS_LINK_OK_WS2_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL5_STS_UPD_RX_WS2_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL5_STS_UPD_RX_WS2_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL5_STS_UPD_RX_WS2_OFFSET)

#define RTL9300_WRAP_SDS_INTF_CTRL6_ADDR                                                                       (0x1C8)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_SUM_WS5_OFFSET                                               (16)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_SUM_WS5_MASK                                                 (0x3 << RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_SUM_WS5_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_WS5_OFFSET                                                   (8)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_WS5_MASK                                                     (0xFF << RTL9300_WRAP_SDS_INTF_CTRL6_SDS_LINK_OK_WS5_OFFSET)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_STS_UPD_RX_WS5_OFFSET                                                    (0)
  #define RTL9300_WRAP_SDS_INTF_CTRL6_STS_UPD_RX_WS5_MASK                                                      (0xFF << RTL9300_WRAP_SDS_INTF_CTRL6_STS_UPD_RX_WS5_OFFSET)

#define RTL9300_RG2X_RG1X_CEN_ADDR                                                                             (0xE28C)
  #define RTL9300_RG2X_RG1X_CEN_RG2X_CEN_OFFSET                                                                (16)
  #define RTL9300_RG2X_RG1X_CEN_RG2X_CEN_MASK                                                                  (0xFFFF << RTL9300_RG2X_RG1X_CEN_RG2X_CEN_OFFSET)
  #define RTL9300_RG2X_RG1X_CEN_RG1X_CEN_OFFSET                                                                (0)
  #define RTL9300_RG2X_RG1X_CEN_RG1X_CEN_MASK                                                                  (0xFFFF << RTL9300_RG2X_RG1X_CEN_RG1X_CEN_OFFSET)

#define RTL9300_RG0X_CEN_RTT_ADDR                                                                              (0xE290)
  #define RTL9300_RG0X_CEN_RTT_RTT_DIG_CEN_L_OFFSET                                                            (18)
  #define RTL9300_RG0X_CEN_RTT_RTT_DIG_CEN_L_MASK                                                              (0x3 << RTL9300_RG0X_CEN_RTT_RTT_DIG_CEN_L_OFFSET)
  #define RTL9300_RG0X_CEN_RTT_EN_RTT2_L_OFFSET                                                                (17)
  #define RTL9300_RG0X_CEN_RTT_EN_RTT2_L_MASK                                                                  (0x1 << RTL9300_RG0X_CEN_RTT_EN_RTT2_L_OFFSET)
  #define RTL9300_RG0X_CEN_RTT_EN_RTT1_L_OFFSET                                                                (16)
  #define RTL9300_RG0X_CEN_RTT_EN_RTT1_L_MASK                                                                  (0x1 << RTL9300_RG0X_CEN_RTT_EN_RTT1_L_OFFSET)
  #define RTL9300_RG0X_CEN_RTT_RG0X_CEN_OFFSET                                                                 (0)
  #define RTL9300_RG0X_CEN_RTT_RG0X_CEN_MASK                                                                   (0xFFFF << RTL9300_RG0X_CEN_RTT_RG0X_CEN_OFFSET)

#define RTL9300_SDS_SUBMODE_CTRL0_ADDR                                                                         (0x1CC)
  #define RTL9300_SDS_SUBMODE_CTRL0_S3_USXGMII_SUBMODE_OFFSET                                                  (5)
  #define RTL9300_SDS_SUBMODE_CTRL0_S3_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL0_S3_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL0_S2_USXGMII_SUBMODE_OFFSET                                                  (0)
  #define RTL9300_SDS_SUBMODE_CTRL0_S2_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL0_S2_USXGMII_SUBMODE_OFFSET)

#define RTL9300_SDS_SUBMODE_CTRL1_ADDR                                                                         (0x2D8)
  #define RTL9300_SDS_SUBMODE_CTRL1_S9_USXGMII_SUBMODE_OFFSET                                                  (25)
  #define RTL9300_SDS_SUBMODE_CTRL1_S9_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S9_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL1_S8_USXGMII_SUBMODE_OFFSET                                                  (20)
  #define RTL9300_SDS_SUBMODE_CTRL1_S8_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S8_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL1_S7_USXGMII_SUBMODE_OFFSET                                                  (15)
  #define RTL9300_SDS_SUBMODE_CTRL1_S7_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S7_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL1_S6_USXGMII_SUBMODE_OFFSET                                                  (10)
  #define RTL9300_SDS_SUBMODE_CTRL1_S6_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S6_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL1_S5_USXGMII_SUBMODE_OFFSET                                                  (5)
  #define RTL9300_SDS_SUBMODE_CTRL1_S5_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S5_USXGMII_SUBMODE_OFFSET)
  #define RTL9300_SDS_SUBMODE_CTRL1_S4_USXGMII_SUBMODE_OFFSET                                                  (0)
  #define RTL9300_SDS_SUBMODE_CTRL1_S4_USXGMII_SUBMODE_MASK                                                    (0x1F << RTL9300_SDS_SUBMODE_CTRL1_S4_USXGMII_SUBMODE_OFFSET)

#define RTL9300_DMY_REG0_CHIP_CHIP_AFE_ADDR                                                                    (0xE294)
  #define RTL9300_DMY_REG0_CHIP_CHIP_AFE_DUMMY_OFFSET                                                          (0)
  #define RTL9300_DMY_REG0_CHIP_CHIP_AFE_DUMMY_MASK                                                            (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_CHIP_AFE_DUMMY_OFFSET)

/*
 * Feature: Power Saving
 */
#define RTL9300_EEE_TX_Q_CTRL_ADDR                                                                             (0x78DC)
  #define RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET                                                               (12)
  #define RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_MASK                                                                 (0xFFF << RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET)
  #define RTL9300_EEE_TX_Q_CTRL_HIGH_Q_OFFSET                                                                  (0)
  #define RTL9300_EEE_TX_Q_CTRL_HIGH_Q_MASK                                                                    (0xFFF << RTL9300_EEE_TX_Q_CTRL_HIGH_Q_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL0_ADDR                                                                       (0xC720)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET                                              (16)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_MASK                                                (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET                                                  (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_MASK                                                    (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL1_ADDR                                                                       (0xC724)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET                                                 (16)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_MASK                                                   (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET                                                  (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_MASK                                                    (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL2_ADDR                                                                       (0xC728)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5G_OFFSET                                                  (16)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5G_MASK                                                    (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5G_OFFSET)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET                                                (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_MASK                                                  (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET)

#define RTL9300_EEE_TX_CTRL_ADDR                                                                               (0xC72C)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET                                                           (10)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_MASK                                                             (0x7 << RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET                                                           (8)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_MASK                                                             (0x3 << RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET                                                       (6)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_MASK                                                         (0x3 << RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET                                                              (5)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_MASK                                                                (0x1 << RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET)
  #define RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET                                                             (3)
  #define RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_MASK                                                               (0x3 << RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET)
  #define RTL9300_EEE_TX_CTRL_EN_FC_EFCT_OFFSET                                                                (2)
  #define RTL9300_EEE_TX_CTRL_EN_FC_EFCT_MASK                                                                  (0x1 << RTL9300_EEE_TX_CTRL_EN_FC_EFCT_OFFSET)
  #define RTL9300_EEE_TX_CTRL_REF_RXLPI_OFFSET                                                                 (1)
  #define RTL9300_EEE_TX_CTRL_REF_RXLPI_MASK                                                                   (0x1 << RTL9300_EEE_TX_CTRL_REF_RXLPI_OFFSET)
  #define RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET                                                               (0)
  #define RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_MASK                                                                 (0x1 << RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET)

#define RTL9300_EEE_TX_TIMER_100M_CTRL_ADDR                                                                    (0xC730)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET                                              (8)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET)

#define RTL9300_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                  (0xC734)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET                                        (16)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_MASK                                          (0xFFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                                   (8)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                     (0xFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET                                         (0)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL9300_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                    (0xC738)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET                                              (16)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET                                         (8)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET)

#define RTL9300_EEE_TX_TIMER_2P5G_CTRL_ADDR                                                                    (0xC73C)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET                                            (16)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_MASK                                              (0xFFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET                                       (8)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_MASK                                         (0xFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET                                             (0)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_MASK                                               (0xFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET)

#define RTL9300_EEE_TX_TIMER_5G_CTRL_ADDR                                                                      (0xC740)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_OFFSET                                                (16)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_MASK                                                  (0xFFF << RTL9300_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_TX_PAUSE_WAKE_TIMER_5G_OFFSET                                           (8)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_TX_PAUSE_WAKE_TIMER_5G_MASK                                             (0xFF << RTL9300_EEE_TX_TIMER_5G_CTRL_TX_PAUSE_WAKE_TIMER_5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET                                                 (0)
  #define RTL9300_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_MASK                                                   (0xFF << RTL9300_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET)

#define RTL9300_EEE_TX_TIMER_10G_CTRL_ADDR                                                                     (0xC744)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET                                              (16)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET                                         (8)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET)

#define RTL9300_EEE_CTRL_ADDR(port)                                                                            (0x3274 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_EEE_CTRL_EEE_TX_EN_OFFSET                                                                    (1)
  #define RTL9300_EEE_CTRL_EEE_TX_EN_MASK                                                                      (0x1 << RTL9300_EEE_CTRL_EEE_TX_EN_OFFSET)
  #define RTL9300_EEE_CTRL_EEE_RX_EN_OFFSET                                                                    (0)
  #define RTL9300_EEE_CTRL_EEE_RX_EN_MASK                                                                      (0x1 << RTL9300_EEE_CTRL_EEE_RX_EN_OFFSET)

#define RTL9300_EEE_RX_GELITE_CTRL_ADDR                                                                        (0xC748)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET                                            (8)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_MASK                                              (0x1 << RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET                                      (0)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_MASK                                        (0xFF << RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET)

#define RTL9300_EEE_RX_GE_CTRL_ADDR                                                                            (0xC74C)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET                                                    (8)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_MASK                                                      (0x1 << RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET                                              (0)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_MASK                                                (0xFF << RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET)

#define RTL9300_EEE_RX_2P5G_CTRL_ADDR                                                                          (0xC750)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_OFFSET                                                (8)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_MASK                                                  (0x1 << RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_OFFSET)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET                                          (0)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_MASK                                            (0xFF << RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET)

#define RTL9300_EEE_RX_5G_CTRL_ADDR                                                                            (0xC754)
  #define RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_5G_OFFSET                                                    (8)
  #define RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_5G_MASK                                                      (0x1 << RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_5G_OFFSET)
  #define RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_TIMER_5G_OFFSET                                              (0)
  #define RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_TIMER_5G_MASK                                                (0xFF << RTL9300_EEE_RX_5G_CTRL_WAIT_RX_INACTIVE_TIMER_5G_OFFSET)

#define RTL9300_EEE_RX_10G_CTRL_ADDR                                                                           (0xC758)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET                                                  (8)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_MASK                                                    (0x1 << RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET                                            (0)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_MASK                                              (0xFF << RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET)

#define RTL9300_EEEP_PORT_CTRL_ADDR(port)                                                                      (0x3278 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_EEEP_PORT_CTRL_EEE_EEEP_RX_STS_OFFSET                                                        (6)
  #define RTL9300_EEEP_PORT_CTRL_EEE_EEEP_RX_STS_MASK                                                          (0x1 << RTL9300_EEEP_PORT_CTRL_EEE_EEEP_RX_STS_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEE_EEEP_TX_STS_OFFSET                                                        (5)
  #define RTL9300_EEEP_PORT_CTRL_EEE_EEEP_TX_STS_MASK                                                          (0x1 << RTL9300_EEEP_PORT_CTRL_EEE_EEEP_TX_STS_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET                                                          (4)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_MASK                                                            (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET                                                           (3)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_MASK                                                             (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET                                                           (2)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_MASK                                                             (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_OFFSET                                                             (1)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_MASK                                                               (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_OFFSET                                                             (0)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_MASK                                                               (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_OFFSET)

#define RTL9300_EEEP_GBL_CTRL_ADDR                                                                             (0xC75C)
  #define RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET                                                           (0)
  #define RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_MASK                                                             (0x1 << RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET)

#define RTL9300_EEEP_TIMER_UNIT_CTRL_ADDR                                                                      (0xC760)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET                                                  (4)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET                                                  (2)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET                                                  (0)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET)

#define RTL9300_EEEP_TX_RATE_100M_CTRL_ADDR                                                                    (0xC764)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_OFFSET)

#define RTL9300_EEEP_TX_RATE_500M_CTRL_ADDR                                                                    (0xC768)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_OFFSET)

#define RTL9300_EEEP_TX_RATE_GIGA_CTRL_ADDR                                                                    (0xC76C)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET)

#define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_ADDR                                                                   (0xC770)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_RATE_100M_CTRL_ADDR                                                                    (0xC774)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_RATE_500M_CTRL_ADDR                                                                    (0xC778)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET)

#define RTL9300_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                    (0xC77C)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET)

#define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                   (0xC780)
  #define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_MASK                                               (0xFF << RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET)

#define RTL9300_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                   (0xC784)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET                                            (24)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET                                       (16)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET                                           (8)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_MASK                                             (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET                                        (0)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_MASK                                          (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_TIMER_500M_CTRL0_ADDR                                                                  (0xC788)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET                                    (24)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_MASK                                      (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET                                      (16)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_MASK                                        (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET                                          (8)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_MASK                                            (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET                                       (0)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET)

#define RTL9300_EEEP_RX_TIMER_500M_CTRL1_ADDR                                                                  (0xC78C)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET                                     (0)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_MASK                                       (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET)

#define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_ADDR                                                                  (0xC790)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET                                    (24)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_MASK                                      (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                      (16)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_MASK                                        (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET                                          (8)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_MASK                                            (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                       (0)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_ADDR                                                                  (0xC794)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET                                     (0)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_MASK                                       (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET)

#define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_ADDR                                                                   (0xC798)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_ADDR                                                                   (0xC79C)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET)

#define RTL9300_PS_GATCLK_MASK_ADDR                                                                            (0xC7A0)
  #define RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_OFFSET                                                           (0)
  #define RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_MASK                                                             (0xFFFFFFF << RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_OFFSET)

#define RTL9300_PS_GATCLK_EN_ADDR                                                                              (0xC7A4)
  #define RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_OFFSET                                                            (5)
  #define RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_MASK                                                              (0x1 << RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_OFFSET                                                            (4)
  #define RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_MASK                                                              (0x1 << RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_OFFSET                                                      (3)
  #define RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_MASK                                                        (0x1 << RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_OFFSET                                                        (2)
  #define RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_MASK                                                          (0x1 << RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_OFFSET                                                       (1)
  #define RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_MASK                                                         (0x1 << RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_OFFSET                                                       (0)
  #define RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_MASK                                                         (0x1 << RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_OFFSET)

#define RTL9300_PS_GATCLK_CTRL_ADDR                                                                            (0xC7A8)
  #define RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_OFFSET                                                    (16)
  #define RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_MASK                                                      (0x1 << RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_OFFSET)
  #define RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_OFFSET                                                      (0)
  #define RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_MASK                                                        (0xFFFF << RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_OFFSET)

#define RTL9300_PS_SOC_CTRL_ADDR                                                                               (0x104)
  #define RTL9300_PS_SOC_CTRL_SOC_SLEEP_OFFSET                                                                 (0)
  #define RTL9300_PS_SOC_CTRL_SOC_SLEEP_MASK                                                                   (0x1 << RTL9300_PS_SOC_CTRL_SOC_SLEEP_OFFSET)

#define RTL9300_DMY_REG0_CHIP_MISC_T_ADDR                                                                      (0x108)
  #define RTL9300_DMY_REG0_CHIP_MISC_T_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_CHIP_MISC_T_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_CHIP_MISC_T_DUMMY_OFFSET)

/*
 * Feature: 802.1Q VLAN & QinQ
 */
#define RTL9300_VLAN_TAG_TPID_CTRL_ADDR(index)                                                                 (0xC7AC + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_VLAN_TAG_TPID_CTRL_OTPID_OFFSET                                                              (16)
  #define RTL9300_VLAN_TAG_TPID_CTRL_OTPID_MASK                                                                (0xFFFF << RTL9300_VLAN_TAG_TPID_CTRL_OTPID_OFFSET)
  #define RTL9300_VLAN_TAG_TPID_CTRL_ITPID_OFFSET                                                              (0)
  #define RTL9300_VLAN_TAG_TPID_CTRL_ITPID_MASK                                                                (0xFFFF << RTL9300_VLAN_TAG_TPID_CTRL_ITPID_OFFSET)

#define RTL9300_VLAN_ETAG_TPID_CTRL_ADDR                                                                       (0xD67C)
  #define RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET                                                             (0)
  #define RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_MASK                                                               (0xFFFF << RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET)

#define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ADDR(port)                                                         (0x327C + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_MASK                                               (0xF << RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET)

#define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_ADDR(port)                                                         (0x3280 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_MASK                                               (0xF << RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET)

#define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ADDR(port)                                                             (0xD680 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET                                                     (0)
  #define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_MASK                                                       (0x1 << RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET)

#define RTL9300_VLAN_PORT_AFT_ADDR(port)                                                                       (0x8260 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET                                                       (3)
  #define RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_OFFSET                                                             (2)
  #define RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_MASK                                                               (0x1 << RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET                                                       (1)
  #define RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_OFFSET                                                             (0)
  #define RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_MASK                                                               (0x1 << RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_OFFSET)

#define RTL9300_VLAN_CTRL_ADDR                                                                                 (0x82D4)
  #define RTL9300_VLAN_CTRL_MC_SVL_FID_OFFSET                                                                  (18)
  #define RTL9300_VLAN_CTRL_MC_SVL_FID_MASK                                                                    (0xFFF << RTL9300_VLAN_CTRL_MC_SVL_FID_OFFSET)
  #define RTL9300_VLAN_CTRL_UC_SVL_FID_OFFSET                                                                  (6)
  #define RTL9300_VLAN_CTRL_UC_SVL_FID_MASK                                                                    (0xFFF << RTL9300_VLAN_CTRL_UC_SVL_FID_OFFSET)
  #define RTL9300_VLAN_CTRL_STP_LEAK_EN_OFFSET                                                                 (5)
  #define RTL9300_VLAN_CTRL_STP_LEAK_EN_MASK                                                                   (0x1 << RTL9300_VLAN_CTRL_STP_LEAK_EN_OFFSET)
  #define RTL9300_VLAN_CTRL_LEAK_EN_OFFSET                                                                     (4)
  #define RTL9300_VLAN_CTRL_LEAK_EN_MASK                                                                       (0x1 << RTL9300_VLAN_CTRL_LEAK_EN_OFFSET)
  #define RTL9300_VLAN_CTRL_OCFI_ACT_OFFSET                                                                    (2)
  #define RTL9300_VLAN_CTRL_OCFI_ACT_MASK                                                                      (0x3 << RTL9300_VLAN_CTRL_OCFI_ACT_OFFSET)
  #define RTL9300_VLAN_CTRL_ICFI_ACT_OFFSET                                                                    (0)
  #define RTL9300_VLAN_CTRL_ICFI_ACT_MASK                                                                      (0x3 << RTL9300_VLAN_CTRL_ICFI_ACT_OFFSET)

#define RTL9300_VLAN_PORT_PB_VLAN_ADDR(port)                                                                   (0x82D8 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_OFFSET                                                               (16)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_MASK                                                                 (0xFFF << RTL9300_VLAN_PORT_PB_VLAN_OPVID_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET                                                           (14)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_MASK                                                             (0x3 << RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_OFFSET                                                               (2)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_MASK                                                                 (0xFFF << RTL9300_VLAN_PORT_PB_VLAN_IPVID_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET                                                           (0)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_MASK                                                             (0x3 << RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET)

#define RTL9300_VLAN_PORT_FWD_CTRL_ADDR(port)                                                                  (0x834C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET                                                            (3)
  #define RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_MASK                                                              (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_OTAG_OFFSET                                                               (2)
  #define RTL9300_VLAN_PORT_FWD_CTRL_OTAG_MASK                                                                 (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_OTAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_ITAG_OFFSET                                                               (1)
  #define RTL9300_VLAN_PORT_FWD_CTRL_ITAG_MASK                                                                 (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_ITAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET                                                              (0)
  #define RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_MASK                                                                (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET)

#define RTL9300_VLAN_APP_PKT_CTRL_ADDR                                                                         (0xA23C)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET                                                         (15)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_MASK                                                           (0x7 << RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET                                                         (12)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_MASK                                                           (0x7 << RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET                                                           (9)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_MASK                                                             (0x7 << RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET                                                            (6)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_MASK                                                              (0x7 << RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET                                                             (3)
  #define RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_MASK                                                               (0x7 << RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET                                                            (0)
  #define RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_MASK                                                              (0x7 << RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET)

#define RTL9300_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                  (0x83C0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                   (0x3 << RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL9300_VLAN_PORT_EGR_FLTR_ADDR(port)                                                                  (0x83C8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_MASK(port)                                                    (0x1 << RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL9300_VLAN_PORT_TAG_STS_CTRL_ADDR(port)                                                              (0xCE24 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_OFFSET                                                   (6)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_MASK                                                     (0x3 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_OFFSET                                                   (4)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_MASK                                                     (0x3 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_OFFSET                                                  (3)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_OFFSET                                                  (2)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_OFFSET                                                  (1)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_OFFSET                                                  (0)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_OFFSET)

#define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ADDR(port)                                                             (0xCE98 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_OFFSET                                                     (4)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_MASK                                                       (0x3 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_OFFSET                                                    (3)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_MASK                                                      (0x1 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_OFFSET                                                     (1)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_MASK                                                       (0x3 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_OFFSET                                                    (0)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_MASK                                                      (0x1 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_OFFSET)

#define RTL9300_DMY_REG0_VLAN_ADDR                                                                             (0x83CC)
  #define RTL9300_DMY_REG0_VLAN_DUMMY_OFFSET                                                                   (0)
  #define RTL9300_DMY_REG0_VLAN_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9300_DMY_REG0_VLAN_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_VLAN_ADDR                                                                             (0x83D0)
  #define RTL9300_DMY_REG1_VLAN_DUMMY_OFFSET                                                                   (0)
  #define RTL9300_DMY_REG1_VLAN_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9300_DMY_REG1_VLAN_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_PKT_ENCAP_ADDR                                                                        (0xCF0C)
  #define RTL9300_DMY_REG1_PKT_ENCAP_ROUTER_SMAC_SEL_OFFSET                                                    (16)
  #define RTL9300_DMY_REG1_PKT_ENCAP_ROUTER_SMAC_SEL_MASK                                                      (0x1 << RTL9300_DMY_REG1_PKT_ENCAP_ROUTER_SMAC_SEL_OFFSET)
  #define RTL9300_DMY_REG1_PKT_ENCAP_SMAC_47_32_OFFSET                                                         (0)
  #define RTL9300_DMY_REG1_PKT_ENCAP_SMAC_47_32_MASK                                                           (0xFFFF << RTL9300_DMY_REG1_PKT_ENCAP_SMAC_47_32_OFFSET)

/*
 * Feature: VLAN Profile
 */
#define RTL9300_VLAN_PROFILE_SET_ADDR(index)                                                                   (0x9C60 + (((index) * 20))) /* index: 0-7 */
  #define RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_OFFSET                                                            (149)
  #define RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_MASK                                                              (0x3 << RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_L2_NEW_SA_ACT_OFFSET                                                        (146)
  #define RTL9300_VLAN_PROFILE_SET_L2_NEW_SA_ACT_MASK                                                          (0x7 << RTL9300_VLAN_PROFILE_SET_L2_NEW_SA_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_OFFSET                                                         (145)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_OFFSET                                                         (144)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_OFFSET                                                      (143)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_OFFSET                                                      (142)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_OFFSET                                                         (141)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_OFFSET                                                         (140)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_OFFSET                                                      (139)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_OFFSET                                               (138)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_MASK                                                 (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_OFFSET                                                    (137)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_MASK                                                      (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_OFFSET                                                    (134)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_MASK                                                      (0x7 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_OFFSET                                                      (133)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_OFFSET                                               (132)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_MASK                                                 (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_OFFSET                                                    (131)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_MASK                                                      (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_OFFSET                                                    (128)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_MASK                                                      (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_OFFSET                                                   (123)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_MASK                                                     (0x7 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_OFFSET                                                   (120)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_MASK                                                     (0x7 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_OFFSET                                                   (117)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_MASK                                                     (0x7 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0_X_OFFSET                                                       (114)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0_X_MASK                                                         (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0_X_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ACT_0_X_X_OFFSET                                                        (111)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ACT_0_X_X_MASK                                                          (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_ACT_0_X_X_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ACT_DB8_X_X_OFFSET                                                      (108)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ACT_DB8_X_X_MASK                                                        (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_ACT_DB8_X_X_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ND_ACT_OFFSET                                                           (105)
  #define RTL9300_VLAN_PROFILE_SET_IP6_ND_ACT_MASK                                                             (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_ND_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_OFFSET                                                 (102)
  #define RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_MASK                                                   (0x7 << RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_OFFSET                                              (99)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_MASK                                                (0x7 << RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_OFFSET                                              (96)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_MASK                                                (0x7 << RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_OFFSET                                                  (64)
  #define RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_MASK                                                    (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_OFFSET                                                 (32)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_MASK                                                   (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_OFFSET                                                 (0)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_MASK                                                   (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_OFFSET)

#define RTL9300_DMY_REG0_VLAN_PROFILE_ADDR                                                                     (0x9D00)
  #define RTL9300_DMY_REG0_VLAN_PROFILE_DUMMY_OFFSET                                                           (0)
  #define RTL9300_DMY_REG0_VLAN_PROFILE_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9300_DMY_REG0_VLAN_PROFILE_DUMMY_OFFSET)

/*
 * Feature: (IEEE802.1v) Protocol-based VLAN
 */
#define RTL9300_VLAN_PPB_VLAN_SET_ADDR(index)                                                                  (0x83D4 + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET                                                          (16)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_MASK                                                            (0x3 << RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_OFFSET                                                    (0)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_MASK                                                      (0xFFFF << RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_OFFSET)

#define RTL9300_VLAN_PORT_PPB_VLAN_SET_ADDR(index1, index2)                                                    (0x83F4 + (index1 << 5) + (((index2) << 2))) /* index1: 0-28, index2: 0-7 */
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET                                                      (17)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_MASK                                                        (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET                                                         (16)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_MASK                                                           (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET                                                            (13)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_MASK                                                              (0x7 << RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET                                                         (12)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_MASK                                                           (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET                                                            (0)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_MASK                                                              (0xFFF << RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET)

#define RTL9300_DMY_REG2_VLAN_ADDR                                                                             (0x8794)
  #define RTL9300_DMY_REG2_VLAN_DUMMY_OFFSET                                                                   (0)
  #define RTL9300_DMY_REG2_VLAN_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9300_DMY_REG2_VLAN_DUMMY_OFFSET)

/*
 * Feature: MAC-based VLAN
 */
/*
 * Feature: IP-subnet-based VLAN
 */
/*
 * Feature: VLAN Range Check
 */
#define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0x9660 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0x96E0 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

#define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0xCF10 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0xCF90 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

#define RTL9300_DMY_REG0_VLAN_IVC_ADDR                                                                         (0x9760)
  #define RTL9300_DMY_REG0_VLAN_IVC_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_VLAN_IVC_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_VLAN_IVC_DUMMY_OFFSET)

/*
 * Feature: VLAN Translation
 */
#define RTL9300_VLAN_IVC_BLK_CTRL_ADDR(index)                                                                  (0x9764 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index)                                                         ((index & 0x7) << 1)
  #define RTL9300_VLAN_IVC_BLK_CTRL_MODE_MASK(index)                                                           (0x3 << RTL9300_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index))

#define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_ADDR(port)                                                           (0x8E60 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET                                                 (2)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_MASK                                                   (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET                                                     (1)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_MASK                                                       (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET                                                     (0)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_MASK                                                       (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET)

#define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_ADDR(index)                                                         (0x8ED4 + (((index) << 2))) /* index: 0-63 */
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET                                                (2)
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_PRI_TAG_ACT_MASK                                                  (0x1 << RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET)
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_VID_SEL_OFFSET                                                    (1)
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_VID_SEL_MASK                                                      (0x1 << RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_VID_SEL_OFFSET)
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET                                                    (0)
  #define RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_CNVT_EN_MASK                                                      (0x1 << RTL9300_VLAN_TRUNK_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET)

#define RTL9300_VLAN_IVC_CTRL_ADDR(port)                                                                       (0x9768 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                       (5)
  #define RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_MASK                                                         (0x1 << RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_IVC_EN_OFFSET                                                                  (4)
  #define RTL9300_VLAN_IVC_CTRL_IVC_EN_MASK                                                                    (0x1 << RTL9300_VLAN_IVC_CTRL_IVC_EN_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_OFFSET                                                              (3)
  #define RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_MASK                                                                (0x1 << RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_OFFSET                                                             (2)
  #define RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_MASK                                                               (0x1 << RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                        (1)
  #define RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                        (0)
  #define RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9300_VLAN_EVC_CTRL_ADDR(port)                                                                       (0xD010 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                       (3)
  #define RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_MASK                                                         (0x1 << RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9300_VLAN_EVC_CTRL_EVC_EN_OFFSET                                                                  (2)
  #define RTL9300_VLAN_EVC_CTRL_EVC_EN_MASK                                                                    (0x1 << RTL9300_VLAN_EVC_CTRL_EVC_EN_OFFSET)
  #define RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                        (1)
  #define RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                        (0)
  #define RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9300_VLAN_IVC_ENTRY_INDICATION_ADDR(index)                                                          (0x97DC + (((index >> 5) << 2))) /* index: 0-1023 */
  #define RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index))

#define RTL9300_VLAN_EVC_ENTRY_INDICATION_ADDR(index)                                                          (0xD084 + (((index >> 5) << 2))) /* index: 0-511 */
  #define RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index))

#define RTL9300_DMY_REG0_L2_ADDR                                                                               (0x8FD4)
  #define RTL9300_DMY_REG0_L2_DUMMY_OFFSET                                                                     (0)
  #define RTL9300_DMY_REG0_L2_DUMMY_MASK                                                                       (0xFFFFFFFF << RTL9300_DMY_REG0_L2_DUMMY_OFFSET)

#define RTL9300_DMY_REG2_PKT_ENCAP_ADDR                                                                        (0xD0C4)
  #define RTL9300_DMY_REG2_PKT_ENCAP_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG2_PKT_ENCAP_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG2_PKT_ENCAP_DUMMY_OFFSET)

/*
 * Feature: RMA
 */
#define RTL9300_RMA_CTRL_0_ADDR                                                                                (0x9E60)
  #define RTL9300_RMA_CTRL_0_RMA_0F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_0_RMA_0F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_0_RMA_0E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_0_RMA_0D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_0_RMA_0C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_0_RMA_0B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_0_RMA_0A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_09_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_0_RMA_09_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_09_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_08_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_0_RMA_08_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_08_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_07_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_0_RMA_07_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_07_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_06_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_0_RMA_06_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_06_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_05_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_0_RMA_05_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_05_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_04_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_0_RMA_04_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_04_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_03_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_0_RMA_03_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_03_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_02_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_0_RMA_02_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_02_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_01_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_0_RMA_01_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_01_ACT_OFFSET)

#define RTL9300_RMA_CTRL_1_ADDR                                                                                (0x9E64)
  #define RTL9300_RMA_CTRL_1_RMA_1F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_1_RMA_1F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_1_RMA_1E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_1_RMA_1D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_1_RMA_1C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_1_RMA_1B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_1_RMA_1A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_19_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_1_RMA_19_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_19_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_18_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_1_RMA_18_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_18_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_17_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_1_RMA_17_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_17_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_16_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_1_RMA_16_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_16_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_15_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_1_RMA_15_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_15_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_14_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_1_RMA_14_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_14_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_13_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_1_RMA_13_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_13_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_12_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_1_RMA_12_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_12_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_11_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_1_RMA_11_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_11_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_10_ACT_OFFSET                                                                 (0)
  #define RTL9300_RMA_CTRL_1_RMA_10_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_10_ACT_OFFSET)

#define RTL9300_RMA_CTRL_2_ADDR                                                                                (0x9E68)
  #define RTL9300_RMA_CTRL_2_RMA_2F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_2_RMA_2F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_2_RMA_2E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_2_RMA_2D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_2_RMA_2C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_2_RMA_2B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_2_RMA_2A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_29_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_2_RMA_29_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_29_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_28_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_2_RMA_28_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_28_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_27_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_2_RMA_27_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_27_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_26_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_2_RMA_26_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_26_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_25_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_2_RMA_25_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_25_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_24_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_2_RMA_24_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_24_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_23_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_2_RMA_23_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_23_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_22_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_2_RMA_22_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_22_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_21_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_2_RMA_21_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_21_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_20_ACT_OFFSET                                                                 (0)
  #define RTL9300_RMA_CTRL_2_RMA_20_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_20_ACT_OFFSET)

#define RTL9300_RMA_MIRROR_CTRL_ADDR                                                                           (0x9E6C)
  #define RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET                                                            (0)
  #define RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_MASK                                                              (0x1 << RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET)

#define RTL9300_RMA_SMAC_LRN_CTRL_ADDR(index)                                                                  (0x9E70 + (((index >> 5) << 2))) /* index: 0-47 */
  #define RTL9300_RMA_SMAC_LRN_CTRL_LRN_OFFSET(index)                                                          (index % 0x20)
  #define RTL9300_RMA_SMAC_LRN_CTRL_LRN_MASK(index)                                                            (0x1 << RTL9300_RMA_SMAC_LRN_CTRL_LRN_OFFSET(index))

#define RTL9300_RMA_MGN_LRN_CTRL_ADDR                                                                          (0x9E78)
  #define RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET                                                              (2)
  #define RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_MASK                                                                (0x1 << RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET)
  #define RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET                                                             (1)
  #define RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_MASK                                                               (0x1 << RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET)
  #define RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET                                                            (0)
  #define RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_MASK                                                              (0x1 << RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET)

#define RTL9300_RMA_PORT_BPDU_CTRL_ADDR(port)                                                                  (0x9E7C + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9300_RMA_PORT_BPDU_CTRL_ACT_MASK(port)                                                            (0x7 << RTL9300_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_PORT_PTP_CTRL_ADDR(port)                                                                   (0x9E88 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET                                                             (2)
  #define RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_MASK                                                               (0x3 << RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET)
  #define RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET                                                            (0)
  #define RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_MASK                                                              (0x3 << RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET)

#define RTL9300_RMA_PORT_LLDP_CTRL_ADDR(port)                                                                  (0x9EFC + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9300_RMA_PORT_LLDP_CTRL_ACT_MASK(port)                                                            (0x7 << RTL9300_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_PORT_EAPOL_CTRL_ADDR(port)                                                                 (0x9F08 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port)                                                         ((port % 0xA) * 3)
  #define RTL9300_RMA_PORT_EAPOL_CTRL_ACT_MASK(port)                                                           (0x7 << RTL9300_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_FLD_PMSK_ADDR                                                                              (0x9F14)
  #define RTL9300_RMA_FLD_PMSK_PMSK_OFFSET                                                                     (0)
  #define RTL9300_RMA_FLD_PMSK_PMSK_MASK                                                                       (0x1FFFFFFF << RTL9300_RMA_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_BPDU_FLD_PMSK_ADDR                                                                         (0x9F18)
  #define RTL9300_RMA_BPDU_FLD_PMSK_PMSK_OFFSET                                                                (0)
  #define RTL9300_RMA_BPDU_FLD_PMSK_PMSK_MASK                                                                  (0x1FFFFFFF << RTL9300_RMA_BPDU_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_EAPOL_FLD_PMSK_ADDR                                                                        (0x9F1C)
  #define RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_OFFSET                                                               (0)
  #define RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_MASK                                                                 (0x1FFFFFFF << RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_USR_DEF_FLD_PMSK_ADDR                                                                      (0x9F20)
  #define RTL9300_RMA_USR_DEF_FLD_PMSK_PMSK_OFFSET                                                             (0)
  #define RTL9300_RMA_USR_DEF_FLD_PMSK_PMSK_MASK                                                               (0x1FFFFFFF << RTL9300_RMA_USR_DEF_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_LLDP_FLD_PMSK_ADDR                                                                         (0x9F24)
  #define RTL9300_RMA_LLDP_FLD_PMSK_PMSK_OFFSET                                                                (0)
  #define RTL9300_RMA_LLDP_FLD_PMSK_PMSK_MASK                                                                  (0x1FFFFFFF << RTL9300_RMA_LLDP_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_USR_DEF_CTRL_ADDR(index)                                                                   (0x9F28 + (((index) * 20))) /* index: 0-3 */
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET                                                          (128)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_MASK                                                            (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET                                                          (96)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_MASK                                                            (0xFFFFFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET                                                          (64)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_MASK                                                            (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET                                                          (32)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_MASK                                                            (0xFFFFFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET                                                           (9)
  #define RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_MASK                                                             (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET                                                          (8)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_MASK                                                            (0x1 << RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_LRN_OFFSET                                                                  (7)
  #define RTL9300_RMA_USR_DEF_CTRL_LRN_MASK                                                                    (0x1 << RTL9300_RMA_USR_DEF_CTRL_LRN_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET                                                           (6)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_MASK                                                             (0x1 << RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ACT_OFFSET                                                                  (3)
  #define RTL9300_RMA_USR_DEF_CTRL_ACT_MASK                                                                    (0x7 << RTL9300_RMA_USR_DEF_CTRL_ACT_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_TYPE_OFFSET                                                                 (1)
  #define RTL9300_RMA_USR_DEF_CTRL_TYPE_MASK                                                                   (0x3 << RTL9300_RMA_USR_DEF_CTRL_TYPE_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_EN_OFFSET                                                                   (0)
  #define RTL9300_RMA_USR_DEF_CTRL_EN_MASK                                                                     (0x1 << RTL9300_RMA_USR_DEF_CTRL_EN_OFFSET)

#define RTL9300_DMY_REG0_RMA_ADDR                                                                              (0x9F78)
  #define RTL9300_DMY_REG0_RMA_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_RMA_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_RMA_DUMMY_OFFSET)

/*
 * Feature: Link Aggregation
 */
#define RTL9300_TRK_ID_CTRL_ADDR(index)                                                                        (0xA3A8 + (((index) << 2))) /* index: 0-28 */
  #define RTL9300_TRK_ID_CTRL_TRK_VALID_OFFSET                                                                 (6)
  #define RTL9300_TRK_ID_CTRL_TRK_VALID_MASK                                                                   (0x1 << RTL9300_TRK_ID_CTRL_TRK_VALID_OFFSET)
  #define RTL9300_TRK_ID_CTRL_TRK_ID_OFFSET                                                                    (0)
  #define RTL9300_TRK_ID_CTRL_TRK_ID_MASK                                                                      (0x3F << RTL9300_TRK_ID_CTRL_TRK_ID_OFFSET)

#define RTL9300_TRK_MBR_CTRL_ADDR(index)                                                                       (0xA41C + (((index) << 2))) /* index: 0-28 */
  #define RTL9300_TRK_MBR_CTRL_TRK_PPM_28_0_OFFSET                                                             (0)
  #define RTL9300_TRK_MBR_CTRL_TRK_PPM_28_0_MASK                                                               (0x1FFFFFFF << RTL9300_TRK_MBR_CTRL_TRK_PPM_28_0_OFFSET)

#define RTL9300_TRK_HASH_CTRL_ADDR(index)                                                                      (0x9F80 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_TRK_HASH_CTRL_L3_HASH_MSK_OFFSET                                                             (4)
  #define RTL9300_TRK_HASH_CTRL_L3_HASH_MSK_MASK                                                               (0x3FF << RTL9300_TRK_HASH_CTRL_L3_HASH_MSK_OFFSET)
  #define RTL9300_TRK_HASH_CTRL_L2_HASH_MSK_OFFSET                                                             (0)
  #define RTL9300_TRK_HASH_CTRL_L2_HASH_MSK_MASK                                                               (0xF << RTL9300_TRK_HASH_CTRL_L2_HASH_MSK_OFFSET)

#define RTL9300_TRK_CTRL_ADDR                                                                                  (0x9F88)
  #define RTL9300_TRK_CTRL_LINK_DOWN_AVOID_OFFSET                                                              (6)
  #define RTL9300_TRK_CTRL_LINK_DOWN_AVOID_MASK                                                                (0x1 << RTL9300_TRK_CTRL_LINK_DOWN_AVOID_OFFSET)
  #define RTL9300_TRK_CTRL_CONGST_AVOID_OFFSET                                                                 (5)
  #define RTL9300_TRK_CTRL_CONGST_AVOID_MASK                                                                   (0x1 << RTL9300_TRK_CTRL_CONGST_AVOID_OFFSET)
  #define RTL9300_TRK_CTRL_LOCAL_FIRST_OFFSET                                                                  (4)
  #define RTL9300_TRK_CTRL_LOCAL_FIRST_MASK                                                                    (0x1 << RTL9300_TRK_CTRL_LOCAL_FIRST_OFFSET)
  #define RTL9300_TRK_CTRL_STK_HASH_CAL_OFFSET                                                                 (3)
  #define RTL9300_TRK_CTRL_STK_HASH_CAL_MASK                                                                   (0x1 << RTL9300_TRK_CTRL_STK_HASH_CAL_OFFSET)
  #define RTL9300_TRK_CTRL_TRK_STAND_ALONE_MODE_OFFSET                                                         (2)
  #define RTL9300_TRK_CTRL_TRK_STAND_ALONE_MODE_MASK                                                           (0x1 << RTL9300_TRK_CTRL_TRK_STAND_ALONE_MODE_OFFSET)
  #define RTL9300_TRK_CTRL_SEP_PORT_SEL_OFFSET                                                                 (1)
  #define RTL9300_TRK_CTRL_SEP_PORT_SEL_MASK                                                                   (0x1 << RTL9300_TRK_CTRL_SEP_PORT_SEL_OFFSET)

#define RTL9300_TRK_SHFT_CTRL_ADDR                                                                             (0x9F8C)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_OFFSET                                                   (27)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_MASK                                                     (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_OFFSET                                                        (24)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_MASK                                                          (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET                                                      (21)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_MASK                                                        (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET                                                      (18)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_MASK                                                        (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET                                                          (15)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET                                                          (12)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_OFFSET                                                         (9)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_MASK                                                           (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET                                                         (6)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_MASK                                                           (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET                                                         (3)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_MASK                                                           (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET                                                          (0)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET)

#define RTL9300_TRK_LOCAL_TBL_REFRESH_ADDR                                                                     (0x9F90)
  #define RTL9300_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_OFFSET                                           (0)
  #define RTL9300_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_MASK                                             (0x1 << RTL9300_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_OFFSET)

#define RTL9300_TRK_LOCAL_TBL_ADDR(index)                                                                      (0x9F94 + (((index) << 3))) /* index: 0-28 */
  #define RTL9300_TRK_LOCAL_TBL_NUM_TX_CANDI_OFFSET                                                            (55)
  #define RTL9300_TRK_LOCAL_TBL_NUM_TX_CANDI_MASK                                                              (0xF << RTL9300_TRK_LOCAL_TBL_NUM_TX_CANDI_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_OFFSET                                                         (54)
  #define RTL9300_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9300_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_OFFSET                                                        (53)
  #define RTL9300_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_MASK                                                          (0x1 << RTL9300_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_OFFSET                                                        (52)
  #define RTL9300_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_MASK                                                          (0x1 << RTL9300_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_SEP_DLF_BCAST_EN_OFFSET                                                        (51)
  #define RTL9300_TRK_LOCAL_TBL_SEP_DLF_BCAST_EN_MASK                                                          (0x1 << RTL9300_TRK_LOCAL_TBL_SEP_DLF_BCAST_EN_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_SEP_KWN_MC_EN_OFFSET                                                           (50)
  #define RTL9300_TRK_LOCAL_TBL_SEP_KWN_MC_EN_MASK                                                             (0x1 << RTL9300_TRK_LOCAL_TBL_SEP_KWN_MC_EN_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT7_OFFSET                                                               (44)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT7_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT7_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT6_OFFSET                                                               (38)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT6_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT6_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT5_OFFSET                                                               (32)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT5_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT5_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT4_OFFSET                                                               (24)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT4_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT4_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT3_OFFSET                                                               (18)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT3_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT3_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT2_OFFSET                                                               (12)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT2_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT2_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT1_OFFSET                                                               (6)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT1_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT1_OFFSET)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT0_OFFSET                                                               (0)
  #define RTL9300_TRK_LOCAL_TBL_TRK_PORT0_MASK                                                                 (0x3F << RTL9300_TRK_LOCAL_TBL_TRK_PORT0_OFFSET)

#define RTL9300_TRK_STK_CTRL_ADDR(index)                                                                       (0xA07C + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_TRK_STK_CTRL_L2_HASH_MSK_IDX_OFFSET                                                          (6)
  #define RTL9300_TRK_STK_CTRL_L2_HASH_MSK_IDX_MASK                                                            (0x1 << RTL9300_TRK_STK_CTRL_L2_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_STK_CTRL_IP4_HASH_MSK_IDX_OFFSET                                                         (5)
  #define RTL9300_TRK_STK_CTRL_IP4_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9300_TRK_STK_CTRL_IP4_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_STK_CTRL_IP6_HASH_MSK_IDX_OFFSET                                                         (4)
  #define RTL9300_TRK_STK_CTRL_IP6_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9300_TRK_STK_CTRL_IP6_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_STK_CTRL_STK_TRK_PPM_OFFSET                                                              (0)
  #define RTL9300_TRK_STK_CTRL_STK_TRK_PPM_MASK                                                                (0xF << RTL9300_TRK_STK_CTRL_STK_TRK_PPM_OFFSET)

#define RTL9300_LOCAL_PORT_TRK_MAP_ADDR(port)                                                                  (0xD0C8 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_OFFSET                                                         (6)
  #define RTL9300_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_MASK                                                           (0x1 << RTL9300_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_OFFSET)
  #define RTL9300_LOCAL_PORT_TRK_MAP_TRK_ID_OFFSET                                                             (0)
  #define RTL9300_LOCAL_PORT_TRK_MAP_TRK_ID_MASK                                                               (0x3F << RTL9300_LOCAL_PORT_TRK_MAP_TRK_ID_OFFSET)

#define RTL9300_DMY_REG0_TRUNK_ADDR                                                                            (0xA084)
  #define RTL9300_DMY_REG0_TRUNK_DUMMY_OFFSET                                                                  (0)
  #define RTL9300_DMY_REG0_TRUNK_DUMMY_MASK                                                                    (0xFFFFFFFF << RTL9300_DMY_REG0_TRUNK_DUMMY_OFFSET)

/*
 * Feature: Spanning Tree
 */
#define RTL9300_ST_CTRL_ADDR                                                                                   (0x8798)
  #define RTL9300_ST_CTRL_MSTI_MODE_OFFSET                                                                     (0)
  #define RTL9300_ST_CTRL_MSTI_MODE_MASK                                                                       (0x1 << RTL9300_ST_CTRL_MSTI_MODE_OFFSET)

#define RTL9300_DMY_REG3_VLAN_ADDR                                                                             (0x879C)
  #define RTL9300_DMY_REG3_VLAN_DUMMY_OFFSET                                                                   (0)
  #define RTL9300_DMY_REG3_VLAN_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9300_DMY_REG3_VLAN_DUMMY_OFFSET)

/*
 * Feature: Port Isolation
 */
#define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_ADDR                                                              (0xA8A0)
  #define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET                                           (0)
  #define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_MASK                                             (0x1 << RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET)

#define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_ADDR(index)                                                          (0xA940 + (((index) << 3))) /* index: 0-15 */
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_OFFSET                                                  (32)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_MASK                                                    (0x1FFFFFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET                                                   (13)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_MASK                                                     (0xFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET                                                   (1)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_MASK                                                     (0xFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET                                                       (0)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_MASK                                                         (0x1 << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET)

#define RTL9300_PORT_ISO_VB_EGR_CTRL_ADDR(port)                                                                (0xA9C0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_MASK(port)                                            (0x1 << RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port))

#define RTL9300_DMY_REG0_PORT_ISO_ADDR                                                                         (0xA8A4)
  #define RTL9300_DMY_REG0_PORT_ISO_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_PORT_ISO_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_PORT_ISO_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_VLAN_ISO_ADDR                                                                         (0xA9C4)
  #define RTL9300_DMY_REG0_VLAN_ISO_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_VLAN_ISO_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_VLAN_ISO_DUMMY_OFFSET)

/*
 * Feature: MAC Forwarding Control
 */
#define RTL9300_L2_CTRL_ADDR                                                                                   (0x8FD8)
  #define RTL9300_L2_CTRL_L2_STT_MV_REF_OFFSET                                                                 (13)
  #define RTL9300_L2_CTRL_L2_STT_MV_REF_MASK                                                                   (0x1 << RTL9300_L2_CTRL_L2_STT_MV_REF_OFFSET)
  #define RTL9300_L2_CTRL_LUTCAM_EN_OFFSET                                                                     (12)
  #define RTL9300_L2_CTRL_LUTCAM_EN_MASK                                                                       (0x1 << RTL9300_L2_CTRL_LUTCAM_EN_OFFSET)
  #define RTL9300_L2_CTRL_STK_AUTO_LRN_OFFSET                                                                  (11)
  #define RTL9300_L2_CTRL_STK_AUTO_LRN_MASK                                                                    (0x1 << RTL9300_L2_CTRL_STK_AUTO_LRN_OFFSET)
  #define RTL9300_L2_CTRL_HASH_FULL_ACT_OFFSET                                                                 (8)
  #define RTL9300_L2_CTRL_HASH_FULL_ACT_MASK                                                                   (0x7 << RTL9300_L2_CTRL_HASH_FULL_ACT_OFFSET)
  #define RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET                                                             (7)
  #define RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_MASK                                                               (0x1 << RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET)
  #define RTL9300_L2_CTRL_MC_BC_SA_ACT_OFFSET                                                                  (5)
  #define RTL9300_L2_CTRL_MC_BC_SA_ACT_MASK                                                                    (0x3 << RTL9300_L2_CTRL_MC_BC_SA_ACT_OFFSET)
  #define RTL9300_L2_CTRL_ZERO_SA_ACT_OFFSET                                                                   (3)
  #define RTL9300_L2_CTRL_ZERO_SA_ACT_MASK                                                                     (0x3 << RTL9300_L2_CTRL_ZERO_SA_ACT_OFFSET)
  #define RTL9300_L2_CTRL_ZERO_SA_LRN_OFFSET                                                                   (2)
  #define RTL9300_L2_CTRL_ZERO_SA_LRN_MASK                                                                     (0x1 << RTL9300_L2_CTRL_ZERO_SA_LRN_OFFSET)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET                                                             (1)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_MASK                                                               (0x1 << RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET                                                             (0)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_MASK                                                               (0x1 << RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET)

#define RTL9300_L2_AGE_CTRL_ADDR                                                                               (0x8FDC)
  #define RTL9300_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_OFFSET                                                  (25)
  #define RTL9300_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_MASK                                                    (0x1 << RTL9300_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_OFFSET)
  #define RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET                                                               (22)
  #define RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_MASK                                                                 (0x7 << RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET)
  #define RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET                                                              (21)
  #define RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_MASK                                                                (0x1 << RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET)
  #define RTL9300_L2_AGE_CTRL_AGE_UNIT_OFFSET                                                                  (0)
  #define RTL9300_L2_AGE_CTRL_AGE_UNIT_MASK                                                                    (0x1FFFFF << RTL9300_L2_AGE_CTRL_AGE_UNIT_OFFSET)

#define RTL9300_L2_PORT_AGE_CTRL_ADDR(port)                                                                    (0x8FE0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port)                                                         (port % 0x1D)
  #define RTL9300_L2_PORT_AGE_CTRL_AGE_EN_MASK(port)                                                           (0x1 << RTL9300_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port))

#define RTL9300_L2_TRK_AGE_CTRL_ADDR(index)                                                                    (0x8FE4 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL9300_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(index)                                                         (index % 0x20)
  #define RTL9300_L2_TRK_AGE_CTRL_AGE_EN_MASK(index)                                                           (0x1 << RTL9300_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(index))

#define RTL9300_L2_PORT_SALRN_ADDR(port)                                                                       (0x8FEC + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_SALRN_SALRN_OFFSET(port)                                                             ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_SALRN_SALRN_MASK(port)                                                               (0x3 << RTL9300_L2_PORT_SALRN_SALRN_OFFSET(port))

#define RTL9300_L2_PORT_NEW_SA_FWD_ADDR(port)                                                                  (0x8FF4 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port)                                                   ((port % 0xA) * 3)
  #define RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_MASK(port)                                                     (0x7 << RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port))

#define RTL9300_L2_DYN_PORT_MV_ACT_ADDR(port)                                                                  (0x9000 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_DYN_PORT_MV_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9300_L2_DYN_PORT_MV_ACT_ACT_MASK(port)                                                            (0x7 << RTL9300_L2_DYN_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL9300_L2_DYN_PORT_MV_LRN_ADDR(port)                                                                  (0x900C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_DYN_PORT_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_L2_DYN_PORT_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9300_L2_DYN_PORT_MV_LRN_LRN_OFFSET(port))

#define RTL9300_L2_STT_PORT_MV_ACT_ADDR(port)                                                                  (0x9010 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_STT_PORT_MV_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9300_L2_STT_PORT_MV_ACT_ACT_MASK(port)                                                            (0x7 << RTL9300_L2_STT_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL9300_L2_STT_PORT_MV_LRN_ADDR(port)                                                                  (0x901C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_STT_PORT_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_L2_STT_PORT_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9300_L2_STT_PORT_MV_LRN_LRN_OFFSET(port))

#define RTL9300_L2_STT_TRK_MV_ACT_ADDR(index)                                                                  (0x9020 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_L2_STT_TRK_MV_ACT_ACT_OFFSET(index)                                                          ((index % 0xA) * 3)
  #define RTL9300_L2_STT_TRK_MV_ACT_ACT_MASK(index)                                                            (0x7 << RTL9300_L2_STT_TRK_MV_ACT_ACT_OFFSET(index))

#define RTL9300_L2_STT_TRK_MV_LRN_ADDR(index)                                                                  (0x903C + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL9300_L2_STT_TRK_MV_LRN_LRN_OFFSET(index)                                                          (index % 0x20)
  #define RTL9300_L2_STT_TRK_MV_LRN_LRN_MASK(index)                                                            (0x1 << RTL9300_L2_STT_TRK_MV_LRN_LRN_OFFSET(index))

#define RTL9300_L2_GLB_STT_PORT_MV_ACT_ADDR                                                                    (0x9044)
  #define RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET                                                            (0)
  #define RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_MASK                                                              (0x7 << RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET)

#define RTL9300_L2_GLB_STT_PORT_MV_LRN_ADDR                                                                    (0x9048)
  #define RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET                                                            (0)
  #define RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_MASK                                                              (0x1 << RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET)

#define RTL9300_L2_PORT_MV_FORBID_ADDR(port)                                                                   (0x904C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_MV_FORBID_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_L2_PORT_MV_FORBID_EN_MASK(port)                                                              (0x1 << RTL9300_L2_PORT_MV_FORBID_EN_OFFSET(port))

#define RTL9300_L2_TRK_MV_FORBID_ADDR(index)                                                                   (0x9050 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL9300_L2_TRK_MV_FORBID_EN_OFFSET(index)                                                            (index % 0x20)
  #define RTL9300_L2_TRK_MV_FORBID_EN_MASK(index)                                                              (0x1 << RTL9300_L2_TRK_MV_FORBID_EN_OFFSET(index))

#define RTL9300_L2_PORT_MV_FORBID_CTRL_ADDR                                                                    (0x9058)
  #define RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET                                                     (0)
  #define RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_MASK                                                       (0x7 << RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET)

#define RTL9300_L2_PORT_SABLK_CTRL_ADDR(port)                                                                  (0x905C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_SABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_L2_PORT_SABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9300_L2_PORT_SABLK_CTRL_EN_OFFSET(port))

#define RTL9300_L2_PORT_DABLK_CTRL_ADDR(port)                                                                  (0x9060 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_DABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_L2_PORT_DABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9300_L2_PORT_DABLK_CTRL_EN_OFFSET(port))

#define RTL9300_L2_UNKN_UC_FLD_PMSK_ADDR                                                                       (0x9064)
  #define RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET                                                          (0)
  #define RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_MASK                                                            (0x1FFFFFFF << RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL9300_L2_BC_FLD_PMSK_ADDR                                                                            (0x9068)
  #define RTL9300_L2_BC_FLD_PMSK_PORTMASK_OFFSET                                                               (0)
  #define RTL9300_L2_BC_FLD_PMSK_PORTMASK_MASK                                                                 (0x1FFFFFFF << RTL9300_L2_BC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL9300_L2_PORT_UC_LM_ACT_ADDR(port)                                                                   (0x906C + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_UC_LM_ACT_ACT_OFFSET(port)                                                           ((port % 0xA) * 3)
  #define RTL9300_L2_PORT_UC_LM_ACT_ACT_MASK(port)                                                             (0x7 << RTL9300_L2_PORT_UC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_L2_MC_LM_ACT_ADDR(port)                                                                (0x9078 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port)                                                        ((port % 0xA) * 3)
  #define RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_MASK(port)                                                          (0x7 << RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_IP4_MC_LM_ACT_ADDR(port)                                                               (0x9084 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port % 0xA) * 3)
  #define RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_MASK(port)                                                         (0x7 << RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_IP6_MC_LM_ACT_ADDR(port)                                                               (0x9090 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port % 0xA) * 3)
  #define RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_MASK(port)                                                         (0x7 << RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_LRN_CONSTRT_CTRL_ADDR                                                                       (0x909C)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                       (3)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                         (0x7FFF << RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_ACT_OFFSET                                                               (0)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_ACT_MASK                                                                 (0x7 << RTL9300_L2_LRN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_CONSTRT_CNT_ADDR                                                                        (0x90A0)
  #define RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                            (0)
  #define RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                              (0x7FFF << RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ADDR(port)                                                            (0x90A4 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                  (3)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                    (0x7FFF << RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET                                                          (0)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_MASK                                                            (0x7 << RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_PORT_CONSTRT_CNT_ADDR(port)                                                             (0x9118 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x7FFF << RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ADDR(index)                                                            (0x918C + (((index) << 2))) /* index: 0-63 */
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                   (3)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                     (0x7FFF << RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET                                                           (0)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_MASK                                                             (0x7 << RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_TRK_CONSTRT_CNT_ADDR(index)                                                             (0x928C + (((index) << 2))) /* index: 0-63 */
  #define RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET                                                        (0)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_MASK                                                          (0x7FFF << RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_ADDR(index)                                                          (0x938C + (((index) << 3))) /* index: 0-7 */
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET                                                        (32)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_MASK                                                          (0xFFF << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET                                                     (15)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_MASK                                                       (0x7F << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET                                                 (0)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_MASK                                                   (0x7FFF << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET)

#define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_ADDR(index)                                                            (0x93CC + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x7FFF << RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_VLAN_CONSTRT_CTRL_ADDR                                                                      (0x93EC)
  #define RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET                                                              (0)
  #define RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_MASK                                                                (0x7 << RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_CONSTRT_PORT_CNT_DBG_ADDR(port)                                                             (0x93F0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port)                                         (port % 0x1D)
  #define RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_MASK(port)                                           (0x1 << RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port))

#define RTL9300_L2_CONSTRT_TRK_CNT_DBG_ADDR(index)                                                             (0x93F4 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index)                                         (index % 0x20)
  #define RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_MASK(index)                                           (0x1 << RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index))

#define RTL9300_L2_CONSTRT_SYS_CNT_DBG_ADDR                                                                    (0x93FC)
  #define RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET                                                (0)
  #define RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_MASK                                                  (0x1 << RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET)

#define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_ADDR(index)                                                            (0x9400 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index)                                        (index % 0x8)
  #define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_MASK(index)                                          (0x1 << RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index))

#define RTL9300_L2_TBL_FLUSH_CTRL_ADDR                                                                         (0x9404)
  #define RTL9300_L2_TBL_FLUSH_CTRL_STS_OFFSET                                                                 (62)
  #define RTL9300_L2_TBL_FLUSH_CTRL_STS_MASK                                                                   (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_STS_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ACT_OFFSET                                                                 (61)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ACT_MASK                                                                   (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_ACT_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET                                                            (60)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_MASK                                                              (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET                                                         (59)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_MASK                                                           (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET                                                            (58)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_MASK                                                              (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET                                                          (56)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_OFFSET                                                                (44)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_MASK                                                                  (0xFFF << RTL9300_L2_TBL_FLUSH_CTRL_FVID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET                                                             (32)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_MASK                                                               (0xFFF << RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET                                                             (11)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_MASK                                                               (0x7FF << RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET                                                   (0)
  #define RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_MASK                                                     (0x7FF << RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET)

#define RTL9300_L2_SRC_P_FLTR_ADDR(port)                                                                       (0x940C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port)                                                       (port % 0x1D)
  #define RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_MASK(port)                                                         (0x1 << RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port))

#define RTL9300_L2_SA_ACT_REF_ADDR(port)                                                                       (0x9410 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_SA_ACT_REF_SRC_OFFSET(port)                                                               (port % 0x1D)
  #define RTL9300_L2_SA_ACT_REF_SRC_MASK(port)                                                                 (0x1 << RTL9300_L2_SA_ACT_REF_SRC_OFFSET(port))

#define RTL9300_L2_HASH_FULL_CNT_ADDR                                                                          (0x9414)
  #define RTL9300_L2_HASH_FULL_CNT_CNT_OFFSET                                                                  (0)
  #define RTL9300_L2_HASH_FULL_CNT_CNT_MASK                                                                    (0xFFFF << RTL9300_L2_HASH_FULL_CNT_CNT_OFFSET)

/*
 * Feature: L2 & IP Multicast
 */
/*
 * Feature: L2 Entry Notification
 */
#define RTL9300_L2_NTFY_CTRL_ADDR                                                                              (0xEB00)
  #define RTL9300_L2_NTFY_CTRL_NTFY_TYPE_OFFSET                                                                (19)
  #define RTL9300_L2_NTFY_CTRL_NTFY_TYPE_MASK                                                                  (0x3 << RTL9300_L2_NTFY_CTRL_NTFY_TYPE_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_HASHFULL_NTFY_EN_OFFSET                                                         (18)
  #define RTL9300_L2_NTFY_CTRL_HASHFULL_NTFY_EN_MASK                                                           (0x1 << RTL9300_L2_NTFY_CTRL_HASHFULL_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_OFFSET                                                         (17)
  #define RTL9300_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_MASK                                                           (0x1 << RTL9300_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_TAGSTS_NTFY_EN_OFFSET                                                           (16)
  #define RTL9300_L2_NTFY_CTRL_TAGSTS_NTFY_EN_MASK                                                             (0x1 << RTL9300_L2_NTFY_CTRL_TAGSTS_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_SUS_NTFY_EN_OFFSET                                                              (15)
  #define RTL9300_L2_NTFY_CTRL_SUS_NTFY_EN_MASK                                                                (0x1 << RTL9300_L2_NTFY_CTRL_SUS_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_DASABLK_NTFY_EN_OFFSET                                                          (14)
  #define RTL9300_L2_NTFY_CTRL_DASABLK_NTFY_EN_MASK                                                            (0x1 << RTL9300_L2_NTFY_CTRL_DASABLK_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_STTC_NTFY_EN_OFFSET                                                             (13)
  #define RTL9300_L2_NTFY_CTRL_STTC_NTFY_EN_MASK                                                               (0x1 << RTL9300_L2_NTFY_CTRL_STTC_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_DYN_NTFY_EN_OFFSET                                                              (12)
  #define RTL9300_L2_NTFY_CTRL_DYN_NTFY_EN_MASK                                                                (0x1 << RTL9300_L2_NTFY_CTRL_DYN_NTFY_EN_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_BP_THR_OFFSET                                                                   (2)
  #define RTL9300_L2_NTFY_CTRL_BP_THR_MASK                                                                     (0x3FF << RTL9300_L2_NTFY_CTRL_BP_THR_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_FIFO_EMPTY_OFFSET                                                               (1)
  #define RTL9300_L2_NTFY_CTRL_FIFO_EMPTY_MASK                                                                 (0x1 << RTL9300_L2_NTFY_CTRL_FIFO_EMPTY_OFFSET)
  #define RTL9300_L2_NTFY_CTRL_NTFY_EN_OFFSET                                                                  (0)
  #define RTL9300_L2_NTFY_CTRL_NTFY_EN_MASK                                                                    (0x1 << RTL9300_L2_NTFY_CTRL_NTFY_EN_OFFSET)

#define RTL9300_L2_NTFY_PKT_CTRL_ADDR                                                                          (0xC300)
  #define RTL9300_L2_NTFY_PKT_CTRL_MIN_LEN_OFFSET                                                              (0)
  #define RTL9300_L2_NTFY_PKT_CTRL_MIN_LEN_MASK                                                                (0x7F << RTL9300_L2_NTFY_PKT_CTRL_MIN_LEN_OFFSET)

#define RTL9300_L2_NTFY_PKT_TIMEOUT_ADDR                                                                       (0xEB04)
  #define RTL9300_L2_NTFY_PKT_TIMEOUT_MAX_EVENT_OFFSET                                                         (20)
  #define RTL9300_L2_NTFY_PKT_TIMEOUT_MAX_EVENT_MASK                                                           (0x7F << RTL9300_L2_NTFY_PKT_TIMEOUT_MAX_EVENT_OFFSET)
  #define RTL9300_L2_NTFY_PKT_TIMEOUT_TIMEOUT_OFFSET                                                           (0)
  #define RTL9300_L2_NTFY_PKT_TIMEOUT_TIMEOUT_MASK                                                             (0xFFFFF << RTL9300_L2_NTFY_PKT_TIMEOUT_TIMEOUT_OFFSET)

#define RTL9300_L2_NTFY_PKT_MAC_ADDR                                                                           (0xC304)
  #define RTL9300_L2_NTFY_PKT_MAC_DMAC_HI_OFFSET                                                               (96)
  #define RTL9300_L2_NTFY_PKT_MAC_DMAC_HI_MASK                                                                 (0xFFFF << RTL9300_L2_NTFY_PKT_MAC_DMAC_HI_OFFSET)
  #define RTL9300_L2_NTFY_PKT_MAC_DMAC_LO_OFFSET                                                               (64)
  #define RTL9300_L2_NTFY_PKT_MAC_DMAC_LO_MASK                                                                 (0xFFFFFFFF << RTL9300_L2_NTFY_PKT_MAC_DMAC_LO_OFFSET)
  #define RTL9300_L2_NTFY_PKT_MAC_SMAC_HI_OFFSET                                                               (32)
  #define RTL9300_L2_NTFY_PKT_MAC_SMAC_HI_MASK                                                                 (0xFFFF << RTL9300_L2_NTFY_PKT_MAC_SMAC_HI_OFFSET)
  #define RTL9300_L2_NTFY_PKT_MAC_SMAC_LO_OFFSET                                                               (0)
  #define RTL9300_L2_NTFY_PKT_MAC_SMAC_LO_MASK                                                                 (0xFFFFFFFF << RTL9300_L2_NTFY_PKT_MAC_SMAC_LO_OFFSET)

#define RTL9300_L2_NTFY_PKT_ITAG_0_ADDR                                                                        (0xD13C)
  #define RTL9300_L2_NTFY_PKT_ITAG_0_ITAGIF_OFFSET                                                             (0)
  #define RTL9300_L2_NTFY_PKT_ITAG_0_ITAGIF_MASK                                                               (0x1 << RTL9300_L2_NTFY_PKT_ITAG_0_ITAGIF_OFFSET)

#define RTL9300_L2_NTFY_PKT_ITAG_1_ADDR                                                                        (0xD140)
  #define RTL9300_L2_NTFY_PKT_ITAG_1_ITAG_OFFSET                                                               (0)
  #define RTL9300_L2_NTFY_PKT_ITAG_1_ITAG_MASK                                                                 (0xFFFFFFFF << RTL9300_L2_NTFY_PKT_ITAG_1_ITAG_OFFSET)

#define RTL9300_L2_NTFY_RST_ADDR                                                                               (0xEB08)
  #define RTL9300_L2_NTFY_RST_RST_OFFSET                                                                       (0)
  #define RTL9300_L2_NTFY_RST_RST_MASK                                                                         (0x1 << RTL9300_L2_NTFY_RST_RST_OFFSET)

#define RTL9300_L2_NTFY_PKT_MAGIC_NUM_ADDR                                                                     (0xC314)
  #define RTL9300_L2_NTFY_PKT_MAGIC_NUM_NUM_OFFSET                                                             (0)
  #define RTL9300_L2_NTFY_PKT_MAGIC_NUM_NUM_MASK                                                               (0xFF << RTL9300_L2_NTFY_PKT_MAGIC_NUM_NUM_OFFSET)

#define RTL9300_L2_NTFY_PKT_LOCAL_THR_ADDR                                                                     (0xDC2C)
  #define RTL9300_L2_NTFY_PKT_LOCAL_THR_ON_OFFSET                                                              (16)
  #define RTL9300_L2_NTFY_PKT_LOCAL_THR_ON_MASK                                                                (0xFFF << RTL9300_L2_NTFY_PKT_LOCAL_THR_ON_OFFSET)
  #define RTL9300_L2_NTFY_PKT_LOCAL_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_L2_NTFY_PKT_LOCAL_THR_OFF_MASK                                                               (0xFFF << RTL9300_L2_NTFY_PKT_LOCAL_THR_OFF_OFFSET)

#define RTL9300_L2_NTFY_PKT_REMOTEL_THR_ADDR                                                                   (0xDC30)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_REMOTE_BACK_PRESS_OFFSET                                             (28)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_REMOTE_BACK_PRESS_MASK                                               (0x1 << RTL9300_L2_NTFY_PKT_REMOTEL_THR_REMOTE_BACK_PRESS_OFFSET)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_ON_OFFSET                                                            (16)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_ON_MASK                                                              (0xFFF << RTL9300_L2_NTFY_PKT_REMOTEL_THR_ON_OFFSET)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_OFF_OFFSET                                                           (0)
  #define RTL9300_L2_NTFY_PKT_REMOTEL_THR_OFF_MASK                                                             (0xFFF << RTL9300_L2_NTFY_PKT_REMOTEL_THR_OFF_OFFSET)

#define RTL9300_L2_NTFY_REMOTEL_CONGEST_ADDR                                                                   (0xDC34)
  #define RTL9300_L2_NTFY_REMOTEL_CONGEST_STATE_OFFSET                                                         (0)
  #define RTL9300_L2_NTFY_REMOTEL_CONGEST_STATE_MASK                                                           (0x1 << RTL9300_L2_NTFY_REMOTEL_CONGEST_STATE_OFFSET)

#define RTL9300_L2_NOTIFY_RING_BASE_ADDR_ADDR                                                                  (0xE044)
  #define RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_OFFSET                                                    (0)
  #define RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_L2_NOTIFY_RING_CUR_ADDR_ADDR                                                                   (0xE048)
  #define RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_L2_NOTIFY_IF_INTR_MSK_ADDR                                                                     (0xE04C)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_OFFSET                                                       (2)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_MASK                                                         (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET                                                (1)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                          (0)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_MASK                                            (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9300_L2_NOTIFY_IF_INTR_STS_ADDR                                                                     (0xE050)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_OFFSET                                                       (2)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_MASK                                                         (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET                                                (1)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                          (0)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_MASK                                            (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9300_DMA_L2MSG_TMROUT_ADDR                                                                          (0xE054)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET                                               (17)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_MASK                                                 (0x1 << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET                                                  (16)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_MASK                                                    (0x1 << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET                                                 (0)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_MASK                                                   (0xFFFF << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET)

#define RTL9300_DMA_L2MSG_CNT_SEL_ADDR                                                                         (0xE058)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET                                                   (0)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_MASK                                                     (0xF << RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET)

#define RTL9300_DMA_RDMA_CNT_SEL_ADDR                                                                          (0xE05C)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET                                                   (6)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_MASK                                                     (0x1 << RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET                                                   (5)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_MASK                                                     (0x1 << RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET                                                     (0)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_MASK                                                       (0x1F << RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET)

#define RTL9300_DMY_REG1_NIC_ADDR                                                                              (0xE060)
  #define RTL9300_DMY_REG1_NIC_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG1_NIC_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG1_NIC_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_SPC_PORT_ADDR                                                                         (0xC318)
  #define RTL9300_DMY_REG0_SPC_PORT_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_SPC_PORT_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_SPC_PORT_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_NIC_SYS_ADDR                                                                          (0xEB0C)
  #define RTL9300_DMY_REG0_NIC_SYS_DUMMY_OFFSET                                                                (0)
  #define RTL9300_DMY_REG0_NIC_SYS_DUMMY_MASK                                                                  (0xFFFFFFFF << RTL9300_DMY_REG0_NIC_SYS_DUMMY_OFFSET)

/*
 * Feature: L2 Misc.
 */
#define RTL9300_MAC_TX_DISABLE_ADDR                                                                            (0xA490)
  #define RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET                                                          (0)
  #define RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_MASK                                                            (0x1FFFFFFF << RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF)
 */
#define RTL9300_STORM_CTRL_ADDR                                                                                (0x8A60)
  #define RTL9300_STORM_CTRL_INC_BYPASS_PKT_OFFSET                                                             (10)
  #define RTL9300_STORM_CTRL_INC_BYPASS_PKT_MASK                                                               (0x1 << RTL9300_STORM_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9300_STORM_CTRL_INC_IFG_OFFSET                                                                    (9)
  #define RTL9300_STORM_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL9300_STORM_CTRL_INC_IFG_OFFSET)
  #define RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET                                                           (8)
  #define RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_MASK                                                             (0x1 << RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET)
  #define RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET                                                          (7)
  #define RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_MASK                                                            (0x1 << RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RIP_OFFSET                                                                  (6)
  #define RTL9300_STORM_CTRL_ADMIT_RIP_MASK                                                                    (0x1 << RTL9300_STORM_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_DHCP_OFFSET                                                                 (5)
  #define RTL9300_STORM_CTRL_ADMIT_DHCP_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_ARPREQ_OFFSET                                                               (4)
  #define RTL9300_STORM_CTRL_ADMIT_ARPREQ_MASK                                                                 (0x1 << RTL9300_STORM_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RMA_OFFSET                                                                  (3)
  #define RTL9300_STORM_CTRL_ADMIT_RMA_MASK                                                                    (0x1 << RTL9300_STORM_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_BPDU_OFFSET                                                                 (2)
  #define RTL9300_STORM_CTRL_ADMIT_BPDU_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RTKPKT_OFFSET                                                               (1)
  #define RTL9300_STORM_CTRL_ADMIT_RTKPKT_MASK                                                                 (0x1 << RTL9300_STORM_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_IGMP_OFFSET                                                                 (0)
  #define RTL9300_STORM_CTRL_ADMIT_IGMP_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9300_STORM_LB_CTRL_ADDR                                                                             (0x8A64)
  #define RTL9300_STORM_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL9300_STORM_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL9300_STORM_LB_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL9300_STORM_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL9300_STORM_LB_CTRL_TKN_OFFSET)

#define RTL9300_STORM_LB_PPS_CTRL_ADDR                                                                         (0x8A68)
  #define RTL9300_STORM_LB_PPS_CTRL_TICK_OFFSET                                                                (4)
  #define RTL9300_STORM_LB_PPS_CTRL_TICK_MASK                                                                  (0xFFF << RTL9300_STORM_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_PPS_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9300_STORM_LB_PPS_CTRL_TKN_MASK                                                                   (0xF << RTL9300_STORM_LB_PPS_CTRL_TKN_OFFSET)

#define RTL9300_STORM_LB_PROTO_CTRL_ADDR                                                                       (0x98A0)
  #define RTL9300_STORM_LB_PROTO_CTRL_TICK_OFFSET                                                              (4)
  #define RTL9300_STORM_LB_PROTO_CTRL_TICK_MASK                                                                (0xFFFFF << RTL9300_STORM_LB_PROTO_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_PROTO_CTRL_TKN_OFFSET                                                               (0)
  #define RTL9300_STORM_LB_PROTO_CTRL_TKN_MASK                                                                 (0xF << RTL9300_STORM_LB_PROTO_CTRL_TKN_OFFSET)

#define RTL9300_STORM_PORT_CTRL_ADDR(port)                                                                     (0x8A6C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_CTRL_MODE_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_STORM_PORT_CTRL_MODE_MASK(port)                                                              (0x1 << RTL9300_STORM_PORT_CTRL_MODE_OFFSET(port))

#define RTL9300_STORM_PORT_UC_CTRL_ADDR(port)                                                                  (0x8A70 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9300_STORM_PORT_UC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9300_STORM_PORT_UC_CTRL_TYPE_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_UC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_UC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_UC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_UC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_UC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_UC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_UC_LB_RST_ADDR(port)                                                                (0x8B58 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_UC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_UC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_UC_EXCEED_FLAG_ADDR(port)                                                           (0x8B5C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_MC_CTRL_ADDR(port)                                                                  (0x8B60 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9300_STORM_PORT_MC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9300_STORM_PORT_MC_CTRL_TYPE_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_MC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_MC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_MC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_MC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_MC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_MC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_MC_LB_RST_ADDR(port)                                                                (0x8C48 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_MC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_MC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_MC_EXCEED_FLAG_ADDR(port)                                                           (0x8C4C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_BC_CTRL_ADDR(port)                                                                  (0x8C50 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_BC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_BC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_BC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_BC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_BC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_BC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_BC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_BC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_BC_LB_RST_ADDR(port)                                                                (0x8D38 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_BC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_BC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_BC_EXCEED_FLAG_ADDR(port)                                                           (0x8D3C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_ADDR(port)                                                          (0x98A4 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_ADDR(port)                                                        (0x9918 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_ADDR(port)                                                   (0x991C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_ADDR(port)                                                          (0x9920 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_ADDR(port)                                                        (0x9994 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_ADDR(port)                                                   (0x9998 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_ADDR(port)                                                          (0x999C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_ADDR(port)                                                        (0x9A10 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_ADDR(port)                                                   (0x9A14 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_ARP_CTRL_ADDR(port)                                                           (0x9A18 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET                                                          (20)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_MASK                                                            (0x1 << RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET                                                        (8)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_MASK                                                          (0x1FF << RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET                                                       (0)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_MASK                                                         (0xFF << RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_ADDR(port)                                                         (0x9A8C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port)                                                 (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_MASK(port)                                                   (0x1 << RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_ADDR(port)                                                    (0x9A90 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_MASK(port)                                             (0x1 << RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_DMY_REG0_STORM_ADDR                                                                            (0x8D40)
  #define RTL9300_DMY_REG0_STORM_DUMMY_OFFSET                                                                  (0)
  #define RTL9300_DMY_REG0_STORM_DUMMY_MASK                                                                    (0xFFFFFFFF << RTL9300_DMY_REG0_STORM_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_STORM_ADDR                                                                            (0x8D44)
  #define RTL9300_DMY_REG1_STORM_DUMMY_OFFSET                                                                  (0)
  #define RTL9300_DMY_REG1_STORM_DUMMY_MASK                                                                    (0xFFFFFFFF << RTL9300_DMY_REG1_STORM_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_PRESTORM_ADDR                                                                         (0x9A94)
  #define RTL9300_DMY_REG0_PRESTORM_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_PRESTORM_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_PRESTORM_DUMMY_OFFSET)

/*
 * Feature: Ingress Bandwidth Control
 */
#define RTL9300_IGBW_CTRL_ADDR                                                                                 (0x8060)
  #define RTL9300_IGBW_CTRL_INC_BYPASS_PKT_OFFSET                                                              (8)
  #define RTL9300_IGBW_CTRL_INC_BYPASS_PKT_MASK                                                                (0x1 << RTL9300_IGBW_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9300_IGBW_CTRL_INC_IFG_OFFSET                                                                     (7)
  #define RTL9300_IGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9300_IGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RIP_OFFSET                                                                   (6)
  #define RTL9300_IGBW_CTRL_ADMIT_RIP_MASK                                                                     (0x1 << RTL9300_IGBW_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_DHCP_OFFSET                                                                  (5)
  #define RTL9300_IGBW_CTRL_ADMIT_DHCP_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_ARPREQ_OFFSET                                                                (4)
  #define RTL9300_IGBW_CTRL_ADMIT_ARPREQ_MASK                                                                  (0x1 << RTL9300_IGBW_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RMA_OFFSET                                                                   (3)
  #define RTL9300_IGBW_CTRL_ADMIT_RMA_MASK                                                                     (0x1 << RTL9300_IGBW_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_BPDU_OFFSET                                                                  (2)
  #define RTL9300_IGBW_CTRL_ADMIT_BPDU_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RTKPKT_OFFSET                                                                (1)
  #define RTL9300_IGBW_CTRL_ADMIT_RTKPKT_MASK                                                                  (0x1 << RTL9300_IGBW_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_IGMP_OFFSET                                                                  (0)
  #define RTL9300_IGBW_CTRL_ADMIT_IGMP_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9300_IGBW_LB_CTRL_ADDR                                                                              (0x8064)
  #define RTL9300_IGBW_LB_CTRL_TICK_OFFSET                                                                     (16)
  #define RTL9300_IGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9300_IGBW_LB_CTRL_TICK_OFFSET)
  #define RTL9300_IGBW_LB_CTRL_TKN_OFFSET                                                                      (0)
  #define RTL9300_IGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9300_IGBW_LB_CTRL_TKN_OFFSET)

#define RTL9300_IGBW_PORT_CTRL_ADDR(port)                                                                      (0x8068 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_CTRL_BW_EN_OFFSET                                                                  (20)
  #define RTL9300_IGBW_PORT_CTRL_BW_EN_MASK                                                                    (0x1 << RTL9300_IGBW_PORT_CTRL_BW_EN_OFFSET)
  #define RTL9300_IGBW_PORT_CTRL_RATE_OFFSET                                                                   (0)
  #define RTL9300_IGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9300_IGBW_PORT_CTRL_RATE_OFFSET)

#define RTL9300_IGBW_PORT_BURST_CTRL_ADDR(port)                                                                (0x80DC + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET                                                          (32)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_MASK                                                            (0x7FFFFFFF << RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET                                                         (0)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_MASK                                                           (0x7FFFFFFF << RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET)

#define RTL9300_IGBW_PORT_LB_RST_ADDR(port)                                                                    (0x81C4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_IGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9300_IGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9300_IGBW_PORT_EXCEED_FLAG_ADDR(port)                                                               (0x81C8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port)                                                      (port % 0x1D)
  #define RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_MASK(port)                                                        (0x1 << RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_IGBW_PORT_FC_CTRL_ADDR(port)                                                                   (0x81CC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_FC_CTRL_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_IGBW_PORT_FC_CTRL_EN_MASK(port)                                                              (0x1 << RTL9300_IGBW_PORT_FC_CTRL_EN_OFFSET(port))

#define RTL9300_DMY_REG0_INBW_ADDR                                                                             (0x81D0)
  #define RTL9300_DMY_REG0_INBW_DUMMY_OFFSET                                                                   (0)
  #define RTL9300_DMY_REG0_INBW_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9300_DMY_REG0_INBW_DUMMY_OFFSET)

/*
 * Feature: Egress Bandwidth Control
 */
#define RTL9300_EGBW_ENCAP_CTRL_ADDR                                                                           (0x78E0)
  #define RTL9300_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_OFFSET                                           (1)
  #define RTL9300_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_MASK                                             (0x1 << RTL9300_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_OFFSET)
  #define RTL9300_EGBW_ENCAP_CTRL_ENCAP_CPU_TAG_FEED_BACK_OFFSET                                               (0)
  #define RTL9300_EGBW_ENCAP_CTRL_ENCAP_CPU_TAG_FEED_BACK_MASK                                                 (0x1 << RTL9300_EGBW_ENCAP_CTRL_ENCAP_CPU_TAG_FEED_BACK_OFFSET)

#define RTL9300_EGBW_CTRL_ADDR                                                                                 (0x78E4)
  #define RTL9300_EGBW_CTRL_INC_IFG_OFFSET                                                                     (1)
  #define RTL9300_EGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9300_EGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9300_EGBW_CTRL_RATE_MODE_CPU_OFFSET                                                               (0)
  #define RTL9300_EGBW_CTRL_RATE_MODE_CPU_MASK                                                                 (0x1 << RTL9300_EGBW_CTRL_RATE_MODE_CPU_OFFSET)

#define RTL9300_EGBW_CPU_PPS_LB_CTRL_ADDR                                                                      (0x78E8)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET                                                              (24)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_MASK                                                                (0xFF << RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET                                                             (0)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_MASK                                                               (0xFFFFFF << RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET)

#define RTL9300_EGBW_LB_CTRL_ADDR                                                                              (0x78EC)
  #define RTL9300_EGBW_LB_CTRL_TKN_OFFSET                                                                      (16)
  #define RTL9300_EGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9300_EGBW_LB_CTRL_TKN_OFFSET)
  #define RTL9300_EGBW_LB_CTRL_TICK_OFFSET                                                                     (0)
  #define RTL9300_EGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9300_EGBW_LB_CTRL_TICK_OFFSET)

#define RTL9300_EGBW_PORT_CTRL_ADDR(port)                                                                      (0x7660 + (((port) << 4))) /* port: 0-28 */
  #define RTL9300_EGBW_PORT_CTRL_EN_OFFSET                                                                     (52)
  #define RTL9300_EGBW_PORT_CTRL_EN_MASK                                                                       (0x1 << RTL9300_EGBW_PORT_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_PORT_CTRL_RATE_OFFSET                                                                   (32)
  #define RTL9300_EGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9300_EGBW_PORT_CTRL_RATE_OFFSET)
  #define RTL9300_EGBW_PORT_CTRL_BURST_OFFSET                                                                  (0)
  #define RTL9300_EGBW_PORT_CTRL_BURST_MASK                                                                    (0xFFFF << RTL9300_EGBW_PORT_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_PORT_LB_RST_ADDR(port)                                                                    (0x78F0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_EGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_EGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9300_EGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_ADDR(port, index)                                                 (0x3C60 + (port * 384) + (((index) << 3))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_EN_OFFSET                                                       (52)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_EN_MASK                                                         (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_RATE_OFFSET                                                     (32)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_RATE_MASK                                                       (0xFFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_RATE_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_BURST_OFFSET                                                    (0)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_BURST_MASK                                                      (0xFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET0_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_ADDR(index1, index2)                                              (0xE300 + ((index1 - 24) * 96) + (((index2) << 3))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_EN_OFFSET                                                       (52)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_EN_MASK                                                         (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_RATE_OFFSET                                                     (32)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_RATE_MASK                                                       (0xFFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_RATE_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_BURST_OFFSET                                                    (0)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_BURST_MASK                                                      (0xFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_SET1_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET0_ADDR(port, index)                                                  (0x3CA0 + (port * 384) + (((index >> 3) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_OFFSET(index)                                                (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_MASK(index)                                                  (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET1_ADDR(index1, index2)                                               (0xE480 + ((index1 - 24) << 2) + (((index2 / 12) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_OFFSET(index2)                                               (index2 % 0xC)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_MASK(index2)                                                 (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_OFFSET(index2))

#define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_ADDR(index)                                                             (0x7CB8 + (((index) << 3))) /* index: 0-31 */
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET                                                             (52)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_MASK                                                               (0x1 << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET                                                           (32)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_MASK                                                             (0xFFFFF << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET                                                          (0)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_MASK                                                            (0xFFFF << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_CPU_Q_MAX_LB_RST_ADDR(index)                                                              (0x7DB8 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index)                                                      (index % 0x20)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_MASK(index)                                                        (0x1 << RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_ADDR(port, index)                                      (0x3CA4 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_BURST_OFFSET                                         (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_BURST_MASK                                           (0xFFFF << RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_ADDR(index1, index2)                                   (0xE490 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_BURST_OFFSET                                         (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_BURST_MASK                                           (0xFFFF << RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_ADDR(port, index)                                             (0x3CC4 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_EN_OFFSET                                                   (20)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_EN_MASK                                                     (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_RATE_OFFSET                                                 (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_RATE_MASK                                                   (0xFFFFF << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_ADDR(index1, index2)                                          (0xE550 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_EN_OFFSET                                                   (20)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_EN_MASK                                                     (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_RATE_OFFSET                                                 (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_RATE_MASK                                                   (0xFFFFF << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_ADDR(port, index)                                                 (0x3CE4 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_EN_OFFSET                                                       (20)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_EN_MASK                                                         (0x1 << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_RATE_OFFSET                                                     (0)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_RATE_MASK                                                       (0xFFFFF << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET0_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_ADDR(index1, index2)                                              (0xE610 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_EN_OFFSET                                                       (20)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_EN_MASK                                                         (0x1 << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_RATE_OFFSET                                                     (0)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_RATE_MASK                                                       (0xFFFFF << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_SET1_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_ADDR(port, index)                                          (0x3D04 + (port * 384) + (((index >> 3) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_RST_OFFSET(index)                                        (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_RST_MASK(index)                                          (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_RST_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_ADDR(index1, index2)                                       (0xE6D0 + ((index1 - 24) << 2) + (((index2 / 12) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_RST_OFFSET(index2)                                       (index2 % 0xC)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_RST_MASK(index2)                                         (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_RST_OFFSET(index2))

#define RTL9300_EGBW_RATE_10M_CTRL_ADDR                                                                        (0x78F4)
  #define RTL9300_EGBW_RATE_10M_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9300_EGBW_RATE_10M_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9300_EGBW_RATE_10M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_100M_CTRL_ADDR                                                                       (0x78F8)
  #define RTL9300_EGBW_RATE_100M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9300_EGBW_RATE_100M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9300_EGBW_RATE_100M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_1G_CTRL_ADDR                                                                         (0x78FC)
  #define RTL9300_EGBW_RATE_1G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9300_EGBW_RATE_1G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9300_EGBW_RATE_1G_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_500M_CTRL_ADDR                                                                       (0x7900)
  #define RTL9300_EGBW_RATE_500M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9300_EGBW_RATE_500M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9300_EGBW_RATE_500M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_10G_CTRL_ADDR                                                                        (0x7904)
  #define RTL9300_EGBW_RATE_10G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9300_EGBW_RATE_10G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9300_EGBW_RATE_10G_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_2500M_CTRL_ADDR                                                                      (0x7908)
  #define RTL9300_EGBW_RATE_2500M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9300_EGBW_RATE_2500M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9300_EGBW_RATE_2500M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_1250M_CTRL_ADDR                                                                      (0x790C)
  #define RTL9300_EGBW_RATE_1250M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9300_EGBW_RATE_1250M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9300_EGBW_RATE_1250M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_5G_CTRL_ADDR                                                                         (0x7910)
  #define RTL9300_EGBW_RATE_5G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9300_EGBW_RATE_5G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9300_EGBW_RATE_5G_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_SXG_CTRL_ADDR                                                                        (0x7914)
  #define RTL9300_EGBW_RATE_SXG_CTRL_P25_IN_SXG_MODE_OFFSET                                                    (21)
  #define RTL9300_EGBW_RATE_SXG_CTRL_P25_IN_SXG_MODE_MASK                                                      (0x1 << RTL9300_EGBW_RATE_SXG_CTRL_P25_IN_SXG_MODE_OFFSET)
  #define RTL9300_EGBW_RATE_SXG_CTRL_P24_IN_SXG_MODE_OFFSET                                                    (20)
  #define RTL9300_EGBW_RATE_SXG_CTRL_P24_IN_SXG_MODE_MASK                                                      (0x1 << RTL9300_EGBW_RATE_SXG_CTRL_P24_IN_SXG_MODE_OFFSET)
  #define RTL9300_EGBW_RATE_SXG_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9300_EGBW_RATE_SXG_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9300_EGBW_RATE_SXG_CTRL_RATE_OFFSET)

#define RTL9300_DMY_REG0_EGRESS_CTRL_ADDR                                                                      (0x7918)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_DUMMY_OFFSET                                                            (18)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_DUMMY_MASK                                                              (0x3FFF << RTL9300_DMY_REG0_EGRESS_CTRL_DUMMY_OFFSET)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_OFFSET                                                  (17)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_MASK                                                    (0x1 << RTL9300_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_OFFSET)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_OFFSET                                                    (16)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_MASK                                                      (0x1 << RTL9300_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_OFFSET)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_OFFSET                                                       (0)
  #define RTL9300_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_MASK                                                         (0xFFFF << RTL9300_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_OFFSET)

#define RTL9300_DMY_REG0_P28_TXQ_REG_ADDR                                                                      (0x7DBC)
  #define RTL9300_DMY_REG0_P28_TXQ_REG_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_P28_TXQ_REG_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_P28_TXQ_REG_DUMMY_OFFSET)

/*
 * Feature: Meter Marker
 */
#define RTL9300_METER_GLB_CTRL_ADDR                                                                            (0xA0A0)
  #define RTL9300_METER_GLB_CTRL_SRTCM_SMART_TKN_OFFSET                                                        (1)
  #define RTL9300_METER_GLB_CTRL_SRTCM_SMART_TKN_MASK                                                          (0x1 << RTL9300_METER_GLB_CTRL_SRTCM_SMART_TKN_OFFSET)
  #define RTL9300_METER_GLB_CTRL_INC_IFG_OFFSET                                                                (0)
  #define RTL9300_METER_GLB_CTRL_INC_IFG_MASK                                                                  (0x1 << RTL9300_METER_GLB_CTRL_INC_IFG_OFFSET)

#define RTL9300_METER_LB_EXCEED_STS_ADDR(index1, index2)                                                       (0xA0A4 + (index1 << 2) + (((index2 >> 4) << 2))) /* index1: 0-15, index2: 0-15 */
  #define RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2)                                                 (index2 % 0x10)
  #define RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_MASK(index2)                                                   (0x1 << RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2))

#define RTL9300_METER_LB_GLB_EXCEED_STS_ADDR                                                                   (0xA0E4)
  #define RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET                                                     (0)
  #define RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_MASK                                                       (0xFFFF << RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET)

#define RTL9300_METER_CNTR_CTRL_ADDR                                                                           (0xA0E8)
  #define RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET                                                         (3)
  #define RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_MASK                                                           (0xFF << RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET)
  #define RTL9300_METER_CNTR_CTRL_UNIT_OFFSET                                                                  (1)
  #define RTL9300_METER_CNTR_CTRL_UNIT_MASK                                                                    (0x3 << RTL9300_METER_CNTR_CTRL_UNIT_OFFSET)
  #define RTL9300_METER_CNTR_CTRL_CNTR_CLR_OFFSET                                                              (0)
  #define RTL9300_METER_CNTR_CTRL_CNTR_CLR_MASK                                                                (0x1 << RTL9300_METER_CNTR_CTRL_CNTR_CLR_OFFSET)

#define RTL9300_METER_GREEN_CNTR_STS_ADDR                                                                      (0xA0EC)
  #define RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET                                                       (0)
  #define RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_MASK                                                         (0xFFFFFFFF << RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET)

#define RTL9300_METER_YELLOW_CNTR_STS_ADDR                                                                     (0xA0F0)
  #define RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET                                                     (0)
  #define RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_MASK                                                       (0xFFFFFFFF << RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET)

#define RTL9300_METER_RED_CNTR_STS_ADDR                                                                        (0xA0F4)
  #define RTL9300_METER_RED_CNTR_STS_RED_CNTR_OFFSET                                                           (0)
  #define RTL9300_METER_RED_CNTR_STS_RED_CNTR_MASK                                                             (0xFFFFFFFF << RTL9300_METER_RED_CNTR_STS_RED_CNTR_OFFSET)

#define RTL9300_METER_TOTAL_CNTR_STS_ADDR                                                                      (0xA0F8)
  #define RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET                                                       (0)
  #define RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_MASK                                                         (0xFFFFFFFF << RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET)

#define RTL9300_METER_LB_CTRL_ADDR                                                                             (0xA0FC)
  #define RTL9300_METER_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL9300_METER_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL9300_METER_LB_CTRL_TICK_OFFSET)
  #define RTL9300_METER_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL9300_METER_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL9300_METER_LB_CTRL_TKN_OFFSET)

#define RTL9300_METER_LB_PPS_CTRL_ADDR                                                                         (0xA100)
  #define RTL9300_METER_LB_PPS_CTRL_TICK_OFFSET                                                                (16)
  #define RTL9300_METER_LB_PPS_CTRL_TICK_MASK                                                                  (0xFFFF << RTL9300_METER_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL9300_METER_LB_PPS_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9300_METER_LB_PPS_CTRL_TKN_MASK                                                                   (0xFFFF << RTL9300_METER_LB_PPS_CTRL_TKN_OFFSET)

#define RTL9300_DMY_REG0_ALE_METER_ADDR                                                                        (0xA104)
  #define RTL9300_DMY_REG0_ALE_METER_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG0_ALE_METER_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_METER_DUMMY_OFFSET)

/*
 * Feature: FlowControl & Backpressure
 */
#define RTL9300_FC_CTRL_ADDR                                                                                   (0xD800)
  #define RTL9300_FC_CTRL_JUMBO_FRAME_CNT_OFFSET                                                               (16)
  #define RTL9300_FC_CTRL_JUMBO_FRAME_CNT_MASK                                                                 (0xFFF << RTL9300_FC_CTRL_JUMBO_FRAME_CNT_OFFSET)
  #define RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET                                                           (1)
  #define RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_MASK                                                             (0x1 << RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET)
  #define RTL9300_FC_CTRL_GUAR_PAGE_EN_OFFSET                                                                  (0)
  #define RTL9300_FC_CTRL_GUAR_PAGE_EN_MASK                                                                    (0x1 << RTL9300_FC_CTRL_GUAR_PAGE_EN_OFFSET)

#define RTL9300_FC_PORT_ACT_CTRL_ADDR(port)                                                                    (0xD804 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_ACT_CTRL_ACT_OFFSET                                                                  (12)
  #define RTL9300_FC_PORT_ACT_CTRL_ACT_MASK                                                                    (0x1 << RTL9300_FC_PORT_ACT_CTRL_ACT_OFFSET)
  #define RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_MASK                                                         (0xFFF << RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET)

#define RTL9300_FC_GLB_SYS_UTIL_THR_ADDR                                                                       (0xD878)
  #define RTL9300_FC_GLB_SYS_UTIL_THR_THR_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_SYS_UTIL_THR_THR_MASK                                                                 (0xFFF << RTL9300_FC_GLB_SYS_UTIL_THR_THR_OFFSET)

#define RTL9300_FC_GLB_DROP_THR_ADDR                                                                           (0xD87C)
  #define RTL9300_FC_GLB_DROP_THR_DROP_ALL_OFFSET                                                              (0)
  #define RTL9300_FC_GLB_DROP_THR_DROP_ALL_MASK                                                                (0xFFF << RTL9300_FC_GLB_DROP_THR_DROP_ALL_OFFSET)

#define RTL9300_FC_GLB_HI_THR_ADDR                                                                             (0xD880)
  #define RTL9300_FC_GLB_HI_THR_ON_OFFSET                                                                      (16)
  #define RTL9300_FC_GLB_HI_THR_ON_MASK                                                                        (0xFFF << RTL9300_FC_GLB_HI_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_HI_THR_OFF_OFFSET                                                                     (0)
  #define RTL9300_FC_GLB_HI_THR_OFF_MASK                                                                       (0xFFF << RTL9300_FC_GLB_HI_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_LO_THR_ADDR                                                                             (0xD884)
  #define RTL9300_FC_GLB_LO_THR_ON_OFFSET                                                                      (16)
  #define RTL9300_FC_GLB_LO_THR_ON_MASK                                                                        (0xFFF << RTL9300_FC_GLB_LO_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_LO_THR_OFF_OFFSET                                                                     (0)
  #define RTL9300_FC_GLB_LO_THR_OFF_MASK                                                                       (0xFFF << RTL9300_FC_GLB_LO_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_FCOFF_HI_THR_ADDR                                                                       (0xD888)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_ON_OFFSET                                                                (16)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_ON_MASK                                                                  (0xFFF << RTL9300_FC_GLB_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_OFF_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_OFF_MASK                                                                 (0xFFF << RTL9300_FC_GLB_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_FCOFF_LO_THR_ADDR                                                                       (0xD88C)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_ON_OFFSET                                                                (16)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_ON_MASK                                                                  (0xFFF << RTL9300_FC_GLB_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_OFF_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_OFF_MASK                                                                 (0xFFF << RTL9300_FC_GLB_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_HI_THR_ADDR                                                                           (0xD890)
  #define RTL9300_FC_JUMBO_HI_THR_ON_OFFSET                                                                    (16)
  #define RTL9300_FC_JUMBO_HI_THR_ON_MASK                                                                      (0xFFF << RTL9300_FC_JUMBO_HI_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_HI_THR_OFF_OFFSET                                                                   (0)
  #define RTL9300_FC_JUMBO_HI_THR_OFF_MASK                                                                     (0xFFF << RTL9300_FC_JUMBO_HI_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_LO_THR_ADDR                                                                           (0xD894)
  #define RTL9300_FC_JUMBO_LO_THR_ON_OFFSET                                                                    (16)
  #define RTL9300_FC_JUMBO_LO_THR_ON_MASK                                                                      (0xFFF << RTL9300_FC_JUMBO_LO_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_LO_THR_OFF_OFFSET                                                                   (0)
  #define RTL9300_FC_JUMBO_LO_THR_OFF_MASK                                                                     (0xFFF << RTL9300_FC_JUMBO_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_FCOFF_HI_THR_ADDR                                                                     (0xD898)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_FCOFF_LO_THR_ADDR                                                                     (0xD89C)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_THR_ADJUST_ADDR                                                                       (0xD8A0)
  #define RTL9300_FC_JUMBO_THR_ADJUST_EN_OFFSET                                                                (31)
  #define RTL9300_FC_JUMBO_THR_ADJUST_EN_MASK                                                                  (0x1 << RTL9300_FC_JUMBO_THR_ADJUST_EN_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_STS_OFFSET                                                               (30)
  #define RTL9300_FC_JUMBO_THR_ADJUST_STS_MASK                                                                 (0x1 << RTL9300_FC_JUMBO_THR_ADJUST_STS_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET                                                           (16)
  #define RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_MASK                                                             (0x3FFF << RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET                                                 (0)
  #define RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_MASK                                                   (0xFFF << RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET)

#define RTL9300_FC_PORT_HI_THR_ADDR(index)                                                                     (0xD8A4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_HI_THR_ON_OFFSET                                                                     (16)
  #define RTL9300_FC_PORT_HI_THR_ON_MASK                                                                       (0xFFF << RTL9300_FC_PORT_HI_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_HI_THR_OFF_OFFSET                                                                    (0)
  #define RTL9300_FC_PORT_HI_THR_OFF_MASK                                                                      (0xFFF << RTL9300_FC_PORT_HI_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_LO_THR_ADDR(index)                                                                     (0xD8B4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_LO_THR_ON_OFFSET                                                                     (16)
  #define RTL9300_FC_PORT_LO_THR_ON_MASK                                                                       (0xFFF << RTL9300_FC_PORT_LO_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_LO_THR_OFF_OFFSET                                                                    (0)
  #define RTL9300_FC_PORT_LO_THR_OFF_MASK                                                                      (0xFFF << RTL9300_FC_PORT_LO_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_FCOFF_HI_THR_ADDR(index)                                                               (0xD8C4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_FCOFF_HI_THR_ON_OFFSET                                                               (16)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_ON_MASK                                                                 (0xFFF << RTL9300_FC_PORT_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_OFF_OFFSET                                                              (0)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_OFF_MASK                                                                (0xFFF << RTL9300_FC_PORT_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_FCOFF_LO_THR_ADDR(index)                                                               (0xD8D4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_FCOFF_LO_THR_ON_OFFSET                                                               (16)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_ON_MASK                                                                 (0xFFF << RTL9300_FC_PORT_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_OFF_OFFSET                                                              (0)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_OFF_MASK                                                                (0xFFF << RTL9300_FC_PORT_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_GUAR_THR_ADDR(index)                                                                   (0xD8E4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_GUAR_THR_THR_OFFSET                                                                  (0)
  #define RTL9300_FC_PORT_GUAR_THR_THR_MASK                                                                    (0xFFF << RTL9300_FC_PORT_GUAR_THR_THR_OFFSET)

#define RTL9300_FC_PORT_THR_SET_SEL_ADDR(port)                                                                 (0xD8F4 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_THR_SET_SEL_IDX_OFFSET(port)                                                         ((port & 0xF) << 1)
  #define RTL9300_FC_PORT_THR_SET_SEL_IDX_MASK(port)                                                           (0x3 << RTL9300_FC_PORT_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9300_FC_PORT_EGR_DROP_CTRL_ADDR(port)                                                               (0xC380 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET                                                     (1)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_MASK                                                       (0x1 << RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET                                                    (0)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_MASK                                                      (0x1 << RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET)

#define RTL9300_FC_HOL_PRVNT_CTRL_ADDR                                                                         (0xC3F4)
  #define RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET                                                               (3)
  #define RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_MASK                                                                 (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET                                                            (2)
  #define RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_MASK                                                              (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET                                                            (1)
  #define RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_MASK                                                              (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET                                                          (0)
  #define RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_MASK                                                            (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET0_ADDR(index1, index2)                                              (0xC3F8 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-23, index2: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET0_EN_OFFSET(index2)                                               (index2 % 0x8)
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET0_EN_MASK(index2)                                                 (0x1 << RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET0_EN_OFFSET(index2))

#define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET1_ADDR(index1, index2)                                              (0xC458 + ((index1 - 24) << 2) + (((index2 / 12) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET1_EN_OFFSET(index2)                                               (index2 % 0xC)
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET1_EN_MASK(index2)                                                 (0x1 << RTL9300_FC_PORT_Q_EGR_DROP_CTRL_SET1_EN_OFFSET(index2))

#define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_ADDR(index)                                                             (0xC468 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_OFFSET(index)                                                      (index % 0x20)
  #define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_MASK(index)                                                        (0x1 << RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_OFFSET(index))

#define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_ADDR(index1, index2)                                        (0xC46C + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-23, index2: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_OFFSET(index2)                                         (index2 % 0x8)
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_MASK(index2)                                           (0x1 << RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_OFFSET(index2))

#define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_ADDR(index1, index2)                                        (0xC4CC + ((index1 - 24) << 2) + (((index2 / 12) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_OFFSET(index2)                                         (index2 % 0xC)
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_MASK(index2)                                           (0x1 << RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_OFFSET(index2))

#define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_ADDR(index)                                                       (0xC4DC + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index)                                                (index % 0x20)
  #define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_MASK(index)                                                  (0x1 << RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index))

#define RTL9300_FC_Q_EGR_DROP_THR_ADDR(index1, index2)                                                         (0x791C + (index1 << 4) + (((index2) << 2))) /* index1: 0-11, index2: 0-3 */
  #define RTL9300_FC_Q_EGR_DROP_THR_ON_OFFSET                                                                  (16)
  #define RTL9300_FC_Q_EGR_DROP_THR_ON_MASK                                                                    (0xFFF << RTL9300_FC_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9300_FC_Q_EGR_DROP_THR_OFF_OFFSET                                                                 (0)
  #define RTL9300_FC_Q_EGR_DROP_THR_OFF_MASK                                                                   (0xFFF << RTL9300_FC_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_DROP_THR_ADDR(index)                                                              (0x7DC0 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_ADDR(port)                                                        (0x79DC + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_MASK(port)                                                  (0x3 << RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9300_FC_LB_PORT_CTRL_ADDR                                                                           (0xC4E0)
  #define RTL9300_FC_LB_PORT_CTRL_FORCE_DROP_EN_OFFSET                                                         (1)
  #define RTL9300_FC_LB_PORT_CTRL_FORCE_DROP_EN_MASK                                                           (0x1 << RTL9300_FC_LB_PORT_CTRL_FORCE_DROP_EN_OFFSET)
  #define RTL9300_FC_LB_PORT_CTRL_REF_RXCNGST_OFFSET                                                           (0)
  #define RTL9300_FC_LB_PORT_CTRL_REF_RXCNGST_MASK                                                             (0x1 << RTL9300_FC_LB_PORT_CTRL_REF_RXCNGST_OFFSET)

#define RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_ADDR                                                                 (0x79E4)
  #define RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_ON_OFFSET                                                          (16)
  #define RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_ON_MASK                                                            (0xFFF << RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_OFF_OFFSET                                                         (0)
  #define RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_OFF_MASK                                                           (0xFFF << RTL9300_FC_LB_PORT_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_PAGE_CNT_ADDR                                                                           (0xD8FC)
  #define RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET                                                          (0)
  #define RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_MASK                                                            (0xFFF << RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_PAGE_CNT_ADDR(port)                                                                    (0xD900 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET                                                           (0)
  #define RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_MASK                                                             (0xFFF << RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_GLB_PAGE_PEAKCNT_ADDR                                                                       (0xD974)
  #define RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET                                                  (0)
  #define RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_MASK                                                    (0xFFF << RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET)

#define RTL9300_FC_PORT_CUR_PAGE_CNT_ADDR(port)                                                                (0xD978 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_MASK                                                         (0xFFF << RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_PEAK_PAGE_CNT_ADDR(port)                                                               (0xD9EC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET                                                 (16)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_MASK                                                   (0xFFF << RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                                  (0)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                                    (0xFFF << RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)

#define RTL9300_FC_PORT_EGR_PAGE_CNT_ADDR(port)                                                                (0x7668 + (((port) << 4))) /* port: 0-28 */
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                                   (16)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                                     (0x7FFF << RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_MASK                                                         (0x7FFF << RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_ADDR(port, index)                                                  (0x3D08 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_PEAKCNT_OFFSET                                            (16)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_PEAKCNT_MASK                                              (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_CNT_OFFSET                                                (0)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_CNT_MASK                                                  (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET0_Q_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_ADDR(index1, index2)                                               (0xE6E0 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_PEAKCNT_OFFSET                                            (16)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_PEAKCNT_MASK                                              (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_CNT_OFFSET                                                (0)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_CNT_MASK                                                  (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_SET1_Q_PAGE_CNT_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_ADDR(index)                                                              (0x7E40 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET                                                  (16)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_MASK                                                    (0x7FFF << RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET                                                      (0)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_MASK                                                        (0x7FFF << RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_ADDR(port, index)                                                   (0x3D28 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_PEAKCNT_OFFSET                                              (16)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_PEAKCNT_MASK                                                (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_CNT_OFFSET                                                  (0)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_CNT_MASK                                                    (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET0_Q_PKT_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_ADDR(index1, index2)                                                (0xE7A0 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_PEAKCNT_OFFSET                                              (16)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_PEAKCNT_MASK                                                (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_CNT_OFFSET                                                  (0)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_CNT_MASK                                                    (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_SET1_Q_PKT_CNT_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_PKT_CNT_ADDR(index)                                                               (0x7EC0 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET                                                    (16)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_MASK                                                      (0x1FFF << RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET                                                        (0)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_MASK                                                          (0x1FFF << RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET)

#define RTL9300_FC_LB_PORT_EGR_PAGE_CNT_ADDR                                                                   (0x79E8)
  #define RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_PEAKCNT_OFFSET                                               (16)
  #define RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_PEAKCNT_MASK                                                 (0xFFF << RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_CNT_OFFSET                                                   (0)
  #define RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_CNT_MASK                                                     (0xFFF << RTL9300_FC_LB_PORT_EGR_PAGE_CNT_LB_PAGE_CNT_OFFSET)

#define RTL9300_FC_LB_PORT_EGR_PKT_CNT_ADDR                                                                    (0x79EC)
  #define RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_PEAKCNT_OFFSET                                                 (16)
  #define RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_PEAKCNT_MASK                                                   (0x7FFF << RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_CNT_OFFSET                                                     (0)
  #define RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_CNT_MASK                                                       (0x7FFF << RTL9300_FC_LB_PORT_EGR_PKT_CNT_LB_PKT_CNT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSM_THR_ADDR(index)                                                                 (0xAB20 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSM_THR_ON_OFFSET                                                                 (16)
  #define RTL9300_FC_REPCT_Q_HSM_THR_ON_MASK                                                                   (0x7F << RTL9300_FC_REPCT_Q_HSM_THR_ON_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_THR_OFF_OFFSET                                                                (4)
  #define RTL9300_FC_REPCT_Q_HSM_THR_OFF_MASK                                                                  (0x7F << RTL9300_FC_REPCT_Q_HSM_THR_OFF_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_OFFSET                                                             (0)
  #define RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_MASK                                                               (0x3 << RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSA_THR_ADDR(index)                                                                 (0x79F0 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSA_THR_ON_OFFSET                                                                 (16)
  #define RTL9300_FC_REPCT_Q_HSA_THR_ON_MASK                                                                   (0x3FF << RTL9300_FC_REPCT_Q_HSA_THR_ON_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSA_THR_OFF_OFFSET                                                                (0)
  #define RTL9300_FC_REPCT_Q_HSA_THR_OFF_MASK                                                                  (0x3FF << RTL9300_FC_REPCT_Q_HSA_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_REPCT_FC_EN_ADDR(port)                                                                 (0xAB28 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_REPCT_FC_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_FC_PORT_REPCT_FC_EN_EN_MASK(port)                                                            (0x1 << RTL9300_FC_PORT_REPCT_FC_EN_EN_OFFSET(port))

#define RTL9300_FC_REPCT_Q_PORT_SEL_EN_ADDR(port)                                                              (0xAB2C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_OFFSET(port)                                                       (port % 0x1D)
  #define RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_MASK(port)                                                         (0x1 << RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_OFFSET(port))

#define RTL9300_FC_REPCT_Q_PORT_SEL_ADDR(port)                                                                 (0xAB30 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_MASK(port)                                                          (0x1 << RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_OFFSET(port))

#define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_ADDR(index)                                                         (0xAB34 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_OFFSET(index)                                                (index % 0x8)
  #define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_MASK(index)                                                  (0x1 << RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_OFFSET(index))

#define RTL9300_FC_REPCT_Q_HSM_CNT_ADDR(index)                                                                 (0xAB38 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_OFFSET                                                        (16)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_MASK                                                          (0x7F << RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_OFFSET                                                            (0)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_MASK                                                              (0x7F << RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSA_CNT_ADDR(index)                                                                 (0x79F8 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_OFFSET                                                        (16)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_MASK                                                          (0x3FF << RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_OFFSET                                                            (0)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_MASK                                                              (0x3FF << RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_OFFSET)

#define RTL9300_ETE_FC_CTRL_ADDR                                                                               (0xDC38)
  #define RTL9300_ETE_FC_CTRL_SW_SYNC_REMOTE_P_FC_OFFSET                                                       (6)
  #define RTL9300_ETE_FC_CTRL_SW_SYNC_REMOTE_P_FC_MASK                                                         (0x1 << RTL9300_ETE_FC_CTRL_SW_SYNC_REMOTE_P_FC_OFFSET)
  #define RTL9300_ETE_FC_CTRL_NRM_PORT_ETE_FC_EN_OFFSET                                                        (5)
  #define RTL9300_ETE_FC_CTRL_NRM_PORT_ETE_FC_EN_MASK                                                          (0x1 << RTL9300_ETE_FC_CTRL_NRM_PORT_ETE_FC_EN_OFFSET)
  #define RTL9300_ETE_FC_CTRL_EN_OFFSET                                                                        (4)
  #define RTL9300_ETE_FC_CTRL_EN_MASK                                                                          (0x1 << RTL9300_ETE_FC_CTRL_EN_OFFSET)
  #define RTL9300_ETE_FC_CTRL_CASCADE_PORTMASK_OFFSET                                                          (0)
  #define RTL9300_ETE_FC_CTRL_CASCADE_PORTMASK_MASK                                                            (0xF << RTL9300_ETE_FC_CTRL_CASCADE_PORTMASK_OFFSET)

#define RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_ADDR                                                              (0xDC3C)
  #define RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_ON_OFFSET                                                       (16)
  #define RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_ON_MASK                                                         (0xFFF << RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_ON_OFFSET)
  #define RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_OFF_OFFSET                                                      (0)
  #define RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_OFF_MASK                                                        (0xFFF << RTL9300_ETE_FC_CASCADE_PORT_DROP_THR_OFF_OFFSET)

#define RTL9300_ETE_FC_ON_REMOTE_PORT_THR_ADDR(index)                                                          (0xDC40 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_ETE_FC_ON_REMOTE_PORT_THR_ON_OFFSET                                                          (16)
  #define RTL9300_ETE_FC_ON_REMOTE_PORT_THR_ON_MASK                                                            (0xFFF << RTL9300_ETE_FC_ON_REMOTE_PORT_THR_ON_OFFSET)
  #define RTL9300_ETE_FC_ON_REMOTE_PORT_THR_OFF_OFFSET                                                         (0)
  #define RTL9300_ETE_FC_ON_REMOTE_PORT_THR_OFF_MASK                                                           (0xFFF << RTL9300_ETE_FC_ON_REMOTE_PORT_THR_OFF_OFFSET)

#define RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_ADDR(index)                                                         (0xDC48 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_ON_OFFSET                                                         (16)
  #define RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_ON_MASK                                                           (0xFFF << RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_ON_OFFSET)
  #define RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_OFF_OFFSET                                                        (0)
  #define RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_OFF_MASK                                                          (0xFFF << RTL9300_ETE_FC_OFF_REMOTE_PORT_THR_OFF_OFFSET)

#define RTL9300_ETE_FC_REMOTE_PORT_GUAR_THR_ADDR(index)                                                        (0xDC50 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_ETE_FC_REMOTE_PORT_GUAR_THR_THR_OFFSET                                                       (0)
  #define RTL9300_ETE_FC_REMOTE_PORT_GUAR_THR_THR_MASK                                                         (0xFFF << RTL9300_ETE_FC_REMOTE_PORT_GUAR_THR_THR_OFFSET)

#define RTL9300_ETE_FC_REMOTE_PORT_THR_SET_SEL_ADDR(port)                                                      (0xDC58 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_ETE_FC_REMOTE_PORT_THR_SET_SEL_IDX_OFFSET(port)                                              (port % 0x1D)
  #define RTL9300_ETE_FC_REMOTE_PORT_THR_SET_SEL_IDX_MASK(port)                                                (0x1 << RTL9300_ETE_FC_REMOTE_PORT_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9300_ETE_FC_REMOTE_TX_PAUSE_STS_ADDR                                                                (0x3BC0)
  #define RTL9300_ETE_FC_REMOTE_TX_PAUSE_STS_PORTMASK_OFFSET                                                   (0)
  #define RTL9300_ETE_FC_REMOTE_TX_PAUSE_STS_PORTMASK_MASK                                                     (0x1FFFFFFF << RTL9300_ETE_FC_REMOTE_TX_PAUSE_STS_PORTMASK_OFFSET)

#define RTL9300_ETE_FC_REMOTE_CONGEST_STS_ADDR                                                                 (0xDC5C)
  #define RTL9300_ETE_FC_REMOTE_CONGEST_STS_PORTMASK_OFFSET                                                    (0)
  #define RTL9300_ETE_FC_REMOTE_CONGEST_STS_PORTMASK_MASK                                                      (0x1FFFFFFF << RTL9300_ETE_FC_REMOTE_CONGEST_STS_PORTMASK_OFFSET)

#define RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_ADDR                                                                 (0x3BC4)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_47_32_OFFSET                                                  (32)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_47_32_MASK                                                    (0xFFFF << RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_47_32_OFFSET)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_31_0_OFFSET                                                   (0)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_31_0_MASK                                                     (0xFFFFFFFF << RTL9300_ETE_FC_SPECIAL_PAUSE_DMAC_DMAC_31_0_OFFSET)

#define RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_ADDR                                                                 (0x3BCC)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_47_32_OFFSET                                                  (32)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_47_32_MASK                                                    (0xFFFF << RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_47_32_OFFSET)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_31_0_OFFSET                                                   (0)
  #define RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_31_0_MASK                                                     (0xFFFFFFFF << RTL9300_ETE_FC_SPECIAL_PAUSE_SMAC_SMAC_31_0_OFFSET)

#define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_ADDR(port)                                                         (0xDC60 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                            (16)
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                              (0xFFF << RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET                                                (0)
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_CNT_MASK                                                  (0xFFF << RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_ETE_FC_PORT_PAGE_CNT_ERROR_ADDR(port)                                                          (0xDCD4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_ETE_FC_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port)                                                 (port % 0x1D)
  #define RTL9300_ETE_FC_PORT_PAGE_CNT_ERROR_FLAG_MASK(port)                                                   (0x1 << RTL9300_ETE_FC_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port))

#define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_ADDR(port)                                                   (0xDCD8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_FLAG_MASK(port)                                            (0x1 << RTL9300_ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port))

#define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_ADDR                                                               (0xDCDC)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                            (16)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                              (0xFFF << RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET                                                (0)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_MASK                                                  (0xFFF << RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ADDR                                                        (0xDCE0)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                     (16)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                       (0xFFF << RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET                                         (0)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_MASK                                           (0xFFF << RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_ADDR                                                         (0xDCE4)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_OFFSET                                                (0)
  #define RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_MASK                                                  (0x1 << RTL9300_ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_OFFSET)

#define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_ADDR                                                  (0xDCE8)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_OFFSET                                         (0)
  #define RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_MASK                                           (0x1 << RTL9300_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_FLAG_OFFSET)

#define RTL9300_ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_ADDR                                                       (0x3BD4)
  #define RTL9300_ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_PORTMASK_OFFSET                                          (0)
  #define RTL9300_ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_PORTMASK_MASK                                            (0x3FFFFFFF << RTL9300_ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_PORTMASK_OFFSET)

#define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_28P_ADDR(port)                                                       (0x67E0 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_28P_DUMMY_OFFSET                                                   (0)
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_28P_DUMMY_MASK                                                     (0xFFFFFFFF << RTL9300_DMY_REG0_PER_PORT_TXQ_REG_28P_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_29P_ADDR(port)                                                       (0x766C + (((port) << 4))) /* port: 0-28 */
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_29P_DUMMY_OFFSET                                                   (0)
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_29P_DUMMY_MASK                                                     (0xFFFFFFFF << RTL9300_DMY_REG0_PER_PORT_TXQ_REG_29P_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_EGRESS_CTRL_ADDR                                                                      (0x7A00)
  #define RTL9300_DMY_REG1_EGRESS_CTRL_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG1_EGRESS_CTRL_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG1_EGRESS_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_P28_TXQ_REG_ADDR                                                                      (0x7F40)
  #define RTL9300_DMY_REG1_P28_TXQ_REG_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG1_P28_TXQ_REG_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG1_P28_TXQ_REG_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_RT_REG_ADDR                                                                           (0xAB40)
  #define RTL9300_DMY_REG0_RT_REG_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_RT_REG_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_RT_REG_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_EGRESS_DROP_ADDR                                                                      (0xC4E4)
  #define RTL9300_DMY_REG0_EGRESS_DROP_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_EGRESS_DROP_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_EGRESS_DROP_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_INGRESS_CTRL_ADDR                                                                     (0xDA60)
  #define RTL9300_DMY_REG0_INGRESS_CTRL_DUMMY_OFFSET                                                           (0)
  #define RTL9300_DMY_REG0_INGRESS_CTRL_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9300_DMY_REG0_INGRESS_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_INGRESS_CTRL_ADDR                                                                     (0xDA64)
  #define RTL9300_DMY_REG1_INGRESS_CTRL_DUMMY_OFFSET                                                           (0)
  #define RTL9300_DMY_REG1_INGRESS_CTRL_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9300_DMY_REG1_INGRESS_CTRL_DUMMY_OFFSET)

/*
 * Feature: Congestion Avoidance
 */
#define RTL9300_SWRED_PORT_CTRL_ADDR(port)                                                                     (0x7A04 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_OFFSET(port)                                                   (port % 0x1C)
  #define RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_MASK(port)                                                     (0x1 << RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_OFFSET(port))

#define RTL9300_SWRED_QUEUE_DROP_CTRL_ADDR(index1, index2)                                                     (0x7A08 + (index1 * 12) + (((index2) << 2))) /* index1: 0-11, index2: 0-2 */
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_OFFSET                                                            (24)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_MASK                                                              (0xFF << RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_OFFSET)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_OFFSET                                                             (12)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_MASK                                                               (0xFFF << RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_OFFSET)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_OFFSET                                                             (0)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_MASK                                                               (0xFFF << RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_OFFSET)

#define RTL9300_SWRED_DROP_CNTR_PIDX_ADDR(index)                                                               (0xB5A0 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index)                                              ((index & 0x3) * 5)
  #define RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_MASK(index)                                                (0x1F << RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_CIDX_ADDR(index)                                                               (0xB5A4 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index)                                             ((index & 0x3) << 1)
  #define RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_MASK(index)                                               (0x3 << RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_ADDR(index)                                                                    (0xB5A8 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index)                                                  ((index & 0x1) << 4)
  #define RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_MASK(index)                                                    (0xFFFF << RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_RST_ADDR                                                                       (0xB5B0)
  #define RTL9300_SWRED_DROP_CNTR_RST_RST_OFFSET                                                               (0)
  #define RTL9300_SWRED_DROP_CNTR_RST_RST_MASK                                                                 (0x1 << RTL9300_SWRED_DROP_CNTR_RST_RST_OFFSET)

#define RTL9300_SC_P_CTRL_ADDR                                                                                 (0x7A98)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET                                                             (16)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_MASK                                                               (0xFFF << RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_OFFSET                                                               (0)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_MASK                                                                 (0xFFF << RTL9300_SC_P_CTRL_DRAIN_OUT_THR_OFFSET)

#define RTL9300_SC_P_EN_ADDR(port)                                                                             (0x3284 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_SC_P_EN_CNGST_TMR_H_OFFSET                                                                   (20)
  #define RTL9300_SC_P_EN_CNGST_TMR_H_MASK                                                                     (0xF << RTL9300_SC_P_EN_CNGST_TMR_H_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET                                                          (16)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_MASK                                                            (0xF << RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_TMR_OFFSET                                                                     (4)
  #define RTL9300_SC_P_EN_CNGST_TMR_MASK                                                                       (0xF << RTL9300_SC_P_EN_CNGST_TMR_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET                                                            (0)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_MASK                                                              (0xF << RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET)

#define RTL9300_DMY_REG0_ALE_DBG_CNT_ADDR                                                                      (0xB5B4)
  #define RTL9300_DMY_REG0_ALE_DBG_CNT_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_ALE_DBG_CNT_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_DBG_CNT_DUMMY_OFFSET)

/*
 * Feature: Ingress Priority Decision
 */
#define RTL9300_PRI_SEL_CTRL_ADDR                                                                              (0x9AE0)
  #define RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET                                                        (11)
  #define RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_MASK                                                          (0x1 << RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET                                                  (10)
  #define RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_MASK                                                    (0x1 << RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET                                                 (9)
  #define RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_MASK                                                   (0x1 << RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET                                                            (8)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_MASK                                                              (0x1 << RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET                                                           (0)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_MASK                                                             (0x3F << RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET)

#define RTL9300_PRI_SEL_PORT_CTRL_ADDR(port)                                                                   (0x9AE4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port)                                        (port % 0x1D)
  #define RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_MASK(port)                                          (0x1 << RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port))

#define RTL9300_PRI_SEL_REMAP_PORT_ADDR(port)                                                                  (0x9AE8 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port)                                                  ((port % 0xA) * 3)
  #define RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_MASK(port)                                                    (0x7 << RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port))

#define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_ADDR(index)                                                            (0x9AF4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_ADDR(index)                                                            (0x9AF8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_ADDR(index)                                                            (0x9AFC + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_ADDR(index)                                                            (0x9B00 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_DSCP_ADDR(index)                                                                 (0x9B04 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index)                                                 ((index % 0xA) * 3)
  #define RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_MASK(index)                                                   (0x7 << RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index))

#define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_ADDR(port)                                                           (0x9B20 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_OFFSET(port)                                        ((port & 0xF) << 1)
  #define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_MASK(port)                                          (0x3 << RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_OFFSET(port))

#define RTL9300_PRI_SEL_TBL_CTRL_ADDR(index)                                                                   (0x9B28 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET                                                              (28)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET                                                        (24)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_MASK                                                          (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET                                                          (20)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_MASK                                                            (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET                                                              (16)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET                                                              (12)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET                                                              (8)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_VACL_OFFSET                                                              (4)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_VACL_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_VACL_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET                                                              (0)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET)

#define RTL9300_DP_SEL_REMAP_ITAG_CFI0_ADDR(index)                                                             (0x9B38 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_ITAG_CFI1_ADDR(index)                                                             (0x9B3C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_OTAG_DEI0_ADDR(index)                                                             (0x9B40 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_OTAG_DEI1_ADDR(index)                                                             (0x9B44 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_DSCP_ADDR(index)                                                                  (0x9B48 + (((index >> 4) << 2))) /* index: 0-63 */
  #define RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index)                                                      ((index & 0xF) << 1)
  #define RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_MASK(index)                                                        (0x3 << RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index))

#define RTL9300_DP_SEL_PORT_TBL_CTRL_ADDR(port)                                                                (0x9B58 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET                                                          (8)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET                                                          (4)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET                                                          (0)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET)

#define RTL9300_DMY_REG0_INGPRI_ADDR                                                                           (0x9BCC)
  #define RTL9300_DMY_REG0_INGPRI_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_INGPRI_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_INGPRI_DUMMY_OFFSET)

/*
 * Feature: Scheduling & Queue Management
 */
#define RTL9300_QM_INTPRI2QID_CTRL_ADDR(index)                                                                 (0xA320 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_QM_INTPRI2QID_CTRL_QID_OFFSET(index)                                                         ((index & 0x7) * 3)
  #define RTL9300_QM_INTPRI2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9300_QM_INTPRI2QID_CTRL_QID_OFFSET(index))

#define RTL9300_QM_CPUQID2QID_CTRL_ADDR(index)                                                                 (0xA324 + (((index / 10) << 2))) /* index: 0-31 */
  #define RTL9300_QM_CPUQID2QID_CTRL_QID_OFFSET(index)                                                         ((index % 0xA) * 3)
  #define RTL9300_QM_CPUQID2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9300_QM_CPUQID2QID_CTRL_QID_OFFSET(index))

#define RTL9300_QM_CPUQID2XGQID_CTRL_ADDR(index)                                                               (0xA334 + (((index >> 3) << 2))) /* index: 0-31 */
  #define RTL9300_QM_CPUQID2XGQID_CTRL_QID_OFFSET(index)                                                       ((index & 0x7) << 2)
  #define RTL9300_QM_CPUQID2XGQID_CTRL_QID_MASK(index)                                                         (0xF << RTL9300_QM_CPUQID2XGQID_CTRL_QID_OFFSET(index))

#define RTL9300_QM_RSN2CPUQID_CTRL_0_ADDR                                                                      (0xA344)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_OFFSET                                                     (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_MASK                                                       (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_OFFSET                                                           (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_OFFSET                                                           (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_OFFSET                                                      (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_INN_OUTER_CFI_EQL_1_OFFSET                                              (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_INN_OUTER_CFI_EQL_1_MASK                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_INN_OUTER_CFI_EQL_1_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_IVC_OFFSET                                                              (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_IVC_MASK                                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_IVC_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_1_ADDR                                                                      (0xA348)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_OFFSET                                                    (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_OFFSET                                          (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_MASK                                            (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IP4_IP6_BRIDGE_LU_MISS_OFFSET                                           (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IP4_IP6_BRIDGE_LU_MISS_MASK                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_IP4_IP6_BRIDGE_LU_MISS_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_OFFSET                                                              (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_MASK                                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_RMA_USR_DEF_OFFSET                                                      (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_RMA_USR_DEF_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_RMA_USR_DEF_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_2_ADDR                                                                      (0xA34C)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_OFFSET                                                         (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_OFFSET                                                         (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LLDP_OFFSET                                                         (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LLDP_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LLDP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_EAPOL_OFFSET                                                        (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_EAPOL_MASK                                                          (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_EAPOL_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_3_ADDR                                                                      (0xA350)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_OFFSET                                                           (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_OFFSET                                                    (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_OFFSET                                               (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_OFFSET                                                  (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_MASK                                                    (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTING_IP_CHK_OFFSET                                                   (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTING_IP_CHK_MASK                                                     (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTING_IP_CHK_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET                                     (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_ROUTING_DIP_DMAC_MISMATCH_MASK                                       (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_4_ADDR                                                                      (0xA354)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_OFFSET                                             (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_MASK                                               (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_OFFSET                                            (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_MASK                                              (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_OFFSET                                                       (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET                                       (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_MASK                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_NULL_ROUTE_OFFSET                                               (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_NULL_ROUTE_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_NULL_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_PBR_NULL_ROUTE_OFFSET                                           (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_PBR_NULL_ROUTE_MASK                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_L3_IPUC_PBR_NULL_ROUTE_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_5_ADDR                                                                      (0xA358)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_OFFSET                                                 (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_MASK                                                   (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_OFFSET                                                  (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_MASK                                                    (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_OFFSET                                               (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_OFFSET                                                (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_MASK                                                  (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPMC_RPF_OFFSET                                                      (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPMC_RPF_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPMC_RPF_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET                                     (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_ROUTING_EXCPT_NH_AGE_OUT_ACT_MASK                                       (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_6_ADDR                                                                      (0xA35C)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_OFFSET                                               (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_OFFSET                                                         (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_OFFSET                                                         (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_OFFSET                                                         (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_TTL_OFFSET                                                         (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_TTL_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_TTL_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IGMP_MLD_OFFSET                                                         (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IGMP_MLD_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IGMP_MLD_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_7_ADDR                                                                      (0xA360)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_OFFSET                                                       (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_OFFSET                                                      (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_NEIGHBOR_DISCOVER_OFFSET                                                (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_NEIGHBOR_DISCOVER_MASK                                                  (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_NEIGHBOR_DISCOVER_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVE_ADDR_OFFSET                                             (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVE_ADDR_MASK                                               (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVE_ADDR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_RLDP_RLPP_OFFSET                                                        (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_RLDP_RLPP_MASK                                                          (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_RLDP_RLPP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_L2_NTFY_OFFSET                                                          (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_L2_NTFY_MASK                                                            (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_L2_NTFY_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_8_ADDR                                                                      (0xA364)
  #define RTL9300_QM_RSN2CPUQID_CTRL_8_NORMAL_FWD_OFFSET                                                       (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_8_NORMAL_FWD_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_8_NORMAL_FWD_OFFSET)

#define RTL9300_QM_FLAG2CPUQID_CTRL_0_ADDR                                                                     (0xA368)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET                                                         (25)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET                                                          (20)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_MASK                                                            (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET                                                      (15)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET                                                     (10)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_MASK                                                       (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET                                                      (5)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET                                                       (0)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_MASK                                                         (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET)

#define RTL9300_QM_FLAG2CPUQID_CTRL_1_ADDR                                                                     (0xA36C)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET                                                      (25)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET                                                        (20)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_MASK                                                          (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET                                                         (15)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET                                                         (10)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L2_ERR_PKT_OFFSET                                                      (5)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L2_ERR_PKT_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_L2_ERR_PKT_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_PKT_OFFSET                                                      (0)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_PKT_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_PKT_OFFSET)

#define RTL9300_SCHED_PORT_Q_CTRL_SET0_ADDR(port, index)                                                       (0x3D48 + (port * 384) + (((index) << 2))) /* port: 0-23, index: 0-7 */
  #define RTL9300_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_OFFSET                                                      (7)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_MASK                                                        (0x1 << RTL9300_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_OFFSET)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET0_WEIGHT_OFFSET                                                         (0)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET0_WEIGHT_MASK                                                           (0x7F << RTL9300_SCHED_PORT_Q_CTRL_SET0_WEIGHT_OFFSET)

#define RTL9300_SCHED_PORT_Q_CTRL_SET1_ADDR(index1, index2)                                                    (0xE860 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_OFFSET                                                      (7)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_MASK                                                        (0x1 << RTL9300_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_OFFSET)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET1_WEIGHT_OFFSET                                                         (0)
  #define RTL9300_SCHED_PORT_Q_CTRL_SET1_WEIGHT_MASK                                                           (0x7F << RTL9300_SCHED_PORT_Q_CTRL_SET1_WEIGHT_OFFSET)

#define RTL9300_SCHED_CPU_Q_CTRL_ADDR(index)                                                                   (0x7F44 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET                                                            (7)
  #define RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_MASK                                                              (0x1 << RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET)
  #define RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET                                                               (0)
  #define RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_MASK                                                                 (0x7F << RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET)

#define RTL9300_SCHED_PORT_ALGO_CTRL_ADDR(port)                                                                (0x7A9C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port)                                                 (port % 0x1D)
  #define RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_MASK(port)                                                   (0x1 << RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port))

#define RTL9300_DMY_REG2_EGRESS_CTRL_ADDR                                                                      (0x7AA0)
  #define RTL9300_DMY_REG2_EGRESS_CTRL_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG2_EGRESS_CTRL_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG2_EGRESS_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_QUEUE_ADDR                                                                            (0xA370)
  #define RTL9300_DMY_REG0_QUEUE_FORCE_ALL_PORT_SECOND_EGR_DROP_OFFSET                                         (31)
  #define RTL9300_DMY_REG0_QUEUE_FORCE_ALL_PORT_SECOND_EGR_DROP_MASK                                           (0x1 << RTL9300_DMY_REG0_QUEUE_FORCE_ALL_PORT_SECOND_EGR_DROP_OFFSET)
  #define RTL9300_DMY_REG0_QUEUE_DUMMY_OFFSET                                                                  (5)
  #define RTL9300_DMY_REG0_QUEUE_DUMMY_MASK                                                                    (0x3FFFFFF << RTL9300_DMY_REG0_QUEUE_DUMMY_OFFSET)
  #define RTL9300_DMY_REG0_QUEUE_SFLOW_OFFSET                                                                  (0)
  #define RTL9300_DMY_REG0_QUEUE_SFLOW_MASK                                                                    (0x1F << RTL9300_DMY_REG0_QUEUE_SFLOW_OFFSET)

#define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_24P_ADDR(port)                                                       (0x3D68 + (((port) * 384))) /* port: 0-23 */
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_24P_DUMMY_OFFSET                                                   (0)
  #define RTL9300_DMY_REG0_PER_PORT_TXQ_REG_24P_DUMMY_MASK                                                     (0xFFFFFFFF << RTL9300_DMY_REG0_PER_PORT_TXQ_REG_24P_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_PORT_TXQ_REG_4P_ADDR                                                                  (0xE920)
  #define RTL9300_DMY_REG0_PORT_TXQ_REG_4P_DUMMY_OFFSET                                                        (0)
  #define RTL9300_DMY_REG0_PORT_TXQ_REG_4P_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9300_DMY_REG0_PORT_TXQ_REG_4P_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_PORT_TXQ_REG_4P_ADDR                                                                  (0xE924)
  #define RTL9300_DMY_REG1_PORT_TXQ_REG_4P_DUMMY_OFFSET                                                        (0)
  #define RTL9300_DMY_REG1_PORT_TXQ_REG_4P_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9300_DMY_REG1_PORT_TXQ_REG_4P_DUMMY_OFFSET)

#define RTL9300_DMY_REG2_PORT_TXQ_REG_4P_ADDR                                                                  (0xE928)
  #define RTL9300_DMY_REG2_PORT_TXQ_REG_4P_DUMMY_OFFSET                                                        (0)
  #define RTL9300_DMY_REG2_PORT_TXQ_REG_4P_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9300_DMY_REG2_PORT_TXQ_REG_4P_DUMMY_OFFSET)

#define RTL9300_DMY_REG3_PORT_TXQ_REG_4P_ADDR                                                                  (0xE92C)
  #define RTL9300_DMY_REG3_PORT_TXQ_REG_4P_DUMMY_OFFSET                                                        (0)
  #define RTL9300_DMY_REG3_PORT_TXQ_REG_4P_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9300_DMY_REG3_PORT_TXQ_REG_4P_DUMMY_OFFSET)

/*
 * Feature: Remarking
 */
#define RTL9300_RMK_CTRL_ADDR                                                                                  (0xD144)
  #define RTL9300_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                 (8)
  #define RTL9300_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9300_RMK_CTRL_IPRI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_OPRI_RMK_SRC_OFFSET                                                                 (6)
  #define RTL9300_RMK_CTRL_OPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9300_RMK_CTRL_OPRI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_DEI_RMK_SRC_OFFSET                                                                  (5)
  #define RTL9300_RMK_CTRL_DEI_RMK_SRC_MASK                                                                    (0x1 << RTL9300_RMK_CTRL_DEI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                 (2)
  #define RTL9300_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                   (0x7 << RTL9300_RMK_CTRL_DSCP_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_IPRI_DFLT_CFG_OFFSET                                                                (1)
  #define RTL9300_RMK_CTRL_IPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9300_RMK_CTRL_IPRI_DFLT_CFG_OFFSET)
  #define RTL9300_RMK_CTRL_OPRI_DFLT_CFG_OFFSET                                                                (0)
  #define RTL9300_RMK_CTRL_OPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9300_RMK_CTRL_OPRI_DFLT_CFG_OFFSET)

#define RTL9300_RMK_PORT_CTRL_ADDR(port)                                                                       (0xD148 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET                                                         (4)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_MASK                                                           (0x1 << RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET                                                              (3)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_MASK                                                                (0x1 << RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET                                                             (2)
  #define RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET                                                             (1)
  #define RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET                                                             (0)
  #define RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL9300_RMK_INTPRI2IPRI_CTRL_ADDR(index)                                                               (0xD1BC + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_MASK(index)                                                        (0x7 << RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_IPRI2IPRI_CTRL_ADDR(index)                                                                 (0xD1C0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_OPRI2IPRI_CTRL_ADDR(index)                                                                 (0xD1C4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_DSCP2IPRI_CTRL_ADDR(index)                                                                 (0xD1C8 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_INTPRI2OPRI_CTRL_ADDR(index)                                                               (0xD1E4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_MASK(index)                                                        (0x7 << RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_IPRI2OPRI_CTRL_ADDR(index)                                                                 (0xD1E8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_OPRI2OPRI_CTRL_ADDR(index)                                                                 (0xD1EC + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_DSCP2OPRI_CTRL_ADDR(index)                                                                 (0xD1F0 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_INTPRI2DEI_CTRL_ADDR(index)                                                                (0xD20C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index)                                                        (index % 0x8)
  #define RTL9300_RMK_INTPRI2DEI_CTRL_DEI_MASK(index)                                                          (0x1 << RTL9300_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index))

#define RTL9300_RMK_DP2DEI_CTRL_ADDR(index)                                                                    (0xD210 + (((index / 3) << 2))) /* index: 0-2 */
  #define RTL9300_RMK_DP2DEI_CTRL_DEI_OFFSET(index)                                                            (index % 0x3)
  #define RTL9300_RMK_DP2DEI_CTRL_DEI_MASK(index)                                                              (0x1 << RTL9300_RMK_DP2DEI_CTRL_DEI_OFFSET(index))

#define RTL9300_RMK_INTPRI2DSCP_CTRL_ADDR(index)                                                               (0xD214 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                      ((index % 0x5) * 6)
  #define RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_MASK(index)                                                        (0x3F << RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_IPRI2DSCP_CTRL_ADDR(index)                                                                 (0xD21C + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_OPRI2DSCP_CTRL_ADDR(index)                                                                 (0xD224 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_DSCP2DSCP_CTRL_ADDR(index)                                                                 (0xD22C + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_DPINTPRI2DSCP_CTRL_ADDR(index1, index2)                                                    (0xD260 + (index1 << 3) + (((index2 / 5) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2)                                                   ((index2 % 0x5) * 6)
  #define RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_MASK(index2)                                                     (0x3F << RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2))

#define RTL9300_DMY_REG3_PKT_ENCAP_ADDR                                                                        (0xD278)
  #define RTL9300_DMY_REG3_PKT_ENCAP_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG3_PKT_ENCAP_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG3_PKT_ENCAP_DUMMY_OFFSET)

/*
 * Feature: 802.1Qav
 */
#define RTL9300_AVB_PORT_CLASS_A_EN_ADDR(port)                                                                 (0xA240 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_AVB_PORT_CLASS_A_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_AVB_PORT_CLASS_A_EN_EN_MASK(port)                                                            (0x1 << RTL9300_AVB_PORT_CLASS_A_EN_EN_OFFSET(port))

#define RTL9300_AVB_PORT_CLASS_B_EN_ADDR(port)                                                                 (0xA244 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_AVB_PORT_CLASS_B_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_AVB_PORT_CLASS_B_EN_EN_MASK(port)                                                            (0x1 << RTL9300_AVB_PORT_CLASS_B_EN_EN_OFFSET(port))

#define RTL9300_AVB_CTRL_ADDR                                                                                  (0xA248)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET                                                     (21)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_MASK                                                       (0x7 << RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET                                                     (18)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_MASK                                                       (0x7 << RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_OFFSET                                                          (15)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_MASK                                                            (0x7 << RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_OFFSET                                                          (12)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_MASK                                                            (0x7 << RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_B_QID_OFFSET                                                                  (9)
  #define RTL9300_AVB_CTRL_CLASS_B_QID_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_B_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_A_QID_OFFSET                                                                  (6)
  #define RTL9300_AVB_CTRL_CLASS_A_QID_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_A_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_B_PRI_OFFSET                                                                  (3)
  #define RTL9300_AVB_CTRL_CLASS_B_PRI_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_B_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_A_PRI_OFFSET                                                                  (0)
  #define RTL9300_AVB_CTRL_CLASS_A_PRI_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_A_PRI_OFFSET)

#define RTL9300_DMY_REG0_EAVSPE_ADDR                                                                           (0xA24C)
  #define RTL9300_DMY_REG0_EAVSPE_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_EAVSPE_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_EAVSPE_DUMMY_OFFSET)

/*
 * Feature: Layer 3 Routing
 */
#define RTL9300_L3_IP_ROUTE_CTRL_ADDR                                                                          (0xAB44)
  #define RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_OFFSET                                                            (8)
  #define RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_MASK                                                              (0x3 << RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET                                                        (7)
  #define RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_MASK                                                          (0x1 << RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET                                                       (4)
  #define RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_MASK                                                         (0x7 << RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET                                                       (2)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_MASK                                                         (0x3 << RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET                                                      (0)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_MASK                                                        (0x3 << RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET)

#define RTL9300_L3_HOST_TBL_CTRL_ADDR                                                                          (0xAB48)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET                                                    (5)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET                                                    (4)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET                                                    (3)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET                                                    (2)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_OFFSET                                           (1)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_MASK                                             (0x1 << RTL9300_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_MASK                                                            (0x1 << RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET)

#define RTL9300_L3_IPUC_ROUTE_CTRL_ADDR                                                                        (0xAB4C)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                  (19)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                    (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (17)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (15)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (12)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x7 << RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET                                                        (9)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_MASK                                                          (0x7 << RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET                                                        (7)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_MASK                                                          (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (5)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                        (3)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                          (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP6UC_ROUTE_CTRL_ADDR                                                                       (0xAB50)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                 (23)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                   (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (21)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (19)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (16)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x7 << RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (13)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x7 << RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (10)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x7 << RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (7)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x7 << RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (5)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                       (3)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IPMC_ROUTE_CTRL_ADDR                                                                        (0xAB54)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                  (17)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                    (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_OFFSET                                                         (15)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_MASK                                                           (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (13)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (11)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET                                                   (10)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_MASK                                                     (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (7)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x7 << RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                  (5)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                    (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (3)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP6MC_ROUTE_CTRL_ADDR                                                                       (0xAB58)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                 (23)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                   (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_OFFSET                                                        (21)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_MASK                                                          (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (19)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (17)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET                                                  (16)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_MASK                                                    (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (13)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x7 << RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (10)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x7 << RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (7)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x7 << RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (5)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (3)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP_MTU_CTRL_ADDR(index)                                                                     (0xAB5C + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL9300_L3_IP_MTU_CTRL_MTU_VAL_OFFSET(index)                                                         ((index & 0x1) << 4)
  #define RTL9300_L3_IP_MTU_CTRL_MTU_VAL_MASK(index)                                                           (0xFFFF << RTL9300_L3_IP_MTU_CTRL_MTU_VAL_OFFSET(index))

#define RTL9300_L3_IP6_MTU_CTRL_ADDR(index)                                                                    (0xAB6C + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_OFFSET(index)                                                        ((index & 0x1) << 4)
  #define RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_MASK(index)                                                          (0xFFFF << RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_OFFSET(index))

#define RTL9300_L3_PORT_IP_ROUTE_CTRL_ADDR(port)                                                               (0xAB7C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                   (3)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                     (0x7 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                   (2)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                     (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                              (1)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                                (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                     (0)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_MASK                                                       (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9300_L3_PORT_IP6_ROUTE_CTRL_ADDR(port)                                                              (0xABF0 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                  (3)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                    (0x7 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                  (2)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                    (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                             (1)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                               (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                    (0)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_MASK                                                      (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9300_L3_ENTRY_COUNTER_CTRL_ADDR(index)                                                              (0xAC64 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_RESET_OFFSET                                                           (16)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_RESET_MASK                                                             (0x1 << RTL9300_L3_ENTRY_COUNTER_CTRL_RESET_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_OFFSET                                                      (15)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_MASK                                                        (0x1 << RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_OFFSET                                              (14)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_MASK                                                (0x1 << RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_OFFSET                                                    (0)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_MASK                                                      (0x3FFF << RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_OFFSET)

#define RTL9300_L3_ENTRY_COUNTER_DATA_ADDR(index)                                                              (0xAC74 + (((index) << 3))) /* index: 0-3 */
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_OFFSET                                                          (32)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_MASK                                                            (0xFFFFFFFF << RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_OFFSET                                                          (0)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_MASK                                                            (0xFFFFFFFF << RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_OFFSET)

#define RTL9300_L3_ENTRY_MV_CTRL_ADDR                                                                          (0xAC94)
  #define RTL9300_L3_ENTRY_MV_CTRL_TO_OFFSET                                                                   (11)
  #define RTL9300_L3_ENTRY_MV_CTRL_TO_MASK                                                                     (0x1FF << RTL9300_L3_ENTRY_MV_CTRL_TO_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_FROM_OFFSET                                                                 (2)
  #define RTL9300_L3_ENTRY_MV_CTRL_FROM_MASK                                                                   (0x1FF << RTL9300_L3_ENTRY_MV_CTRL_FROM_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_CMD_OFFSET                                                                  (1)
  #define RTL9300_L3_ENTRY_MV_CTRL_CMD_MASK                                                                    (0x1 << RTL9300_L3_ENTRY_MV_CTRL_CMD_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_EXEC_OFFSET                                                                 (0)
  #define RTL9300_L3_ENTRY_MV_CTRL_EXEC_MASK                                                                   (0x1 << RTL9300_L3_ENTRY_MV_CTRL_EXEC_OFFSET)

#define RTL9300_L3_ENTRY_MV_PARAM_ADDR                                                                         (0xAC98)
  #define RTL9300_L3_ENTRY_MV_PARAM_LEN_OFFSET                                                                 (0)
  #define RTL9300_L3_ENTRY_MV_PARAM_LEN_MASK                                                                   (0x3FF << RTL9300_L3_ENTRY_MV_PARAM_LEN_OFFSET)

#define RTL9300_L3_HW_LU_KEY_CTRL_ADDR                                                                         (0xAC9C)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ROUND_OFFSET                                                               (21)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ROUND_MASK                                                                 (0x1 << RTL9300_L3_HW_LU_KEY_CTRL_ROUND_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET                                                          (19)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET                                                           (18)
  #define RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_MASK                                                             (0x1 << RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_VID_OFFSET                                                                 (0)
  #define RTL9300_L3_HW_LU_KEY_CTRL_VID_MASK                                                                   (0xFFF << RTL9300_L3_HW_LU_KEY_CTRL_VID_OFFSET)

#define RTL9300_L3_HW_LU_KEY_IP_CTRL_ADDR                                                                      (0xACA0)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_OFFSET                                                              (96)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_OFFSET                                                              (64)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_OFFSET                                                              (32)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_OFFSET                                                               (0)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_MASK                                                                 (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_OFFSET)

#define RTL9300_L3_HW_LU_KEY_DIP_CTRL_ADDR                                                                     (0xACB0)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET                                                             (96)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET                                                             (64)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET                                                             (32)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET                                                              (0)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET)

#define RTL9300_L3_HW_LU_CTRL_ADDR                                                                             (0xACC0)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET                                                               (15)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_MASK                                                                 (0x1 << RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET                                                             (14)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_MASK                                                               (0x1 << RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET                                                          (0)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_MASK                                                            (0x1FF << RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET)

#define RTL9300_DMY_REG1_RT_REG_ADDR                                                                           (0xACC4)
  #define RTL9300_DMY_REG1_RT_REG_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG1_RT_REG_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG1_RT_REG_DUMMY_OFFSET)

#define RTL9300_DMY_REG2_RT_REG_ADDR                                                                           (0xACC8)
  #define RTL9300_DMY_REG2_RT_REG_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG2_RT_REG_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG2_RT_REG_DUMMY_OFFSET)

#define RTL9300_DMY_REG3_RT_REG_ADDR                                                                           (0xACCC)
  #define RTL9300_DMY_REG3_RT_REG_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG3_RT_REG_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG3_RT_REG_DUMMY_OFFSET)

/*
 * Feature: Layer 3 Misc
 */
/*
 * Feature: MIB Control
 */
#define RTL9300_STAT_RST_ADDR                                                                                  (0x3240)
  #define RTL9300_STAT_RST_RST_MIB_VAL_OFFSET                                                                  (1)
  #define RTL9300_STAT_RST_RST_MIB_VAL_MASK                                                                    (0x1 << RTL9300_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL9300_STAT_RST_RST_GLB_MIB_OFFSET                                                                  (0)
  #define RTL9300_STAT_RST_RST_GLB_MIB_MASK                                                                    (0x1 << RTL9300_STAT_RST_RST_GLB_MIB_OFFSET)

#define RTL9300_STAT_PORT_RST_ADDR                                                                             (0x3244)
  #define RTL9300_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                           (5)
  #define RTL9300_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                             (0x1 << RTL9300_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL9300_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                            (0)
  #define RTL9300_STAT_PORT_RST_RST_PORT_MIB_MASK                                                              (0x1F << RTL9300_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL9300_STAT_CTRL_ADDR                                                                                 (0x3248)
  #define RTL9300_STAT_CTRL_TX_STACK_CNT_HDR_OFFSET                                                            (3)
  #define RTL9300_STAT_CTRL_TX_STACK_CNT_HDR_MASK                                                              (0x1 << RTL9300_STAT_CTRL_TX_STACK_CNT_HDR_OFFSET)
  #define RTL9300_STAT_CTRL_RX_STACK_CNT_HDR_OFFSET                                                            (2)
  #define RTL9300_STAT_CTRL_RX_STACK_CNT_HDR_MASK                                                              (0x1 << RTL9300_STAT_CTRL_RX_STACK_CNT_HDR_OFFSET)
  #define RTL9300_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                  (1)
  #define RTL9300_STAT_CTRL_TX_CNT_TAG_MASK                                                                    (0x1 << RTL9300_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL9300_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                  (0)
  #define RTL9300_STAT_CTRL_RX_CNT_TAG_MASK                                                                    (0x1 << RTL9300_STAT_CTRL_RX_CNT_TAG_OFFSET)

#define RTL9300_STAT_CNT_SET1_CTRL_ADDR                                                                        (0x324C)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET                                                   (16)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET                                                   (0)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET)

#define RTL9300_STAT_CNT_SET0_CTRL_ADDR                                                                        (0x3250)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET                                                   (16)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET                                                   (0)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET)

#define RTL9300_DMY_REG0_MIB_CTRL_ADDR                                                                         (0x3254)
  #define RTL9300_DMY_REG0_MIB_CTRL_DUMMY_OFFSET                                                               (0)
  #define RTL9300_DMY_REG0_MIB_CTRL_DUMMY_MASK                                                                 (0xFFFFFFFF << RTL9300_DMY_REG0_MIB_CTRL_DUMMY_OFFSET)

/*
 * Feature: MIB Counter
 */
#define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                   (0x660)
  #define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                   (0)
  #define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                     (0xFFFFFFFF << RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

#define RTL9300_STAT_PORT_MIB_CNTR_ADDR(port)                                                                  (0x664 + (((port) << 8))) /* port: 0-28 */
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_OFFSET                                                       (2016)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_MASK                                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_OFFSET                                                       (1984)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_MASK                                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_OFFSET                                                      (1952)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_OFFSET                                                      (1920)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_OFFSET                                                    (1888)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_MASK                                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_OFFSET                                                    (1856)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_MASK                                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_OFFSET                                                (1824)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_OFFSET                                                (1792)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_OFFSET                                                (1760)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_OFFSET                                                (1728)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_OFFSET                                                   (1696)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_OFFSET                                                   (1664)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_OFFSET                                               (1632)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_OFFSET                                               (1600)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_OFFSET                                               (1568)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_OFFSET                                               (1536)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_OFFSET                                                      (1504)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_OFFSET                                              (1472)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_OFFSET                                     (1440)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_OFFSET                                   (1408)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_OFFSET                                     (1376)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_OFFSET                                            (1344)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_MASK                                              (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_OFFSET                                       (1312)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_MASK                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_OFFSET                                              (1280)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_OFFSET                                        (1248)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_OFFSET                                                  (1216)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_OFFSET                                                 (1184)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_MASK                                                   (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_OFFSET                                               (1152)
  #define RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_OFFSET                                         (1120)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_OFFSET                                         (1088)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_OFFSET                                        (1056)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_OFFSET                                        (1024)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_OFFSET                                         (992)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_OFFSET                                         (960)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_OFFSET                                          (928)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_OFFSET                                          (896)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_OFFSET                                             (864)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_MASK                                               (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_OFFSET                                             (832)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_MASK                                               (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_OFFSET                                               (800)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_OFFSET                                               (768)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_OFFSET                                            (736)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_MASK                                              (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_OFFSET                                          (704)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_OFFSET                                          (672)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_OFFSET                                     (640)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_OFFSET                                     (608)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_OFFSET                                    (576)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_OFFSET                                    (544)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_OFFSET                                    (512)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_OFFSET                                    (480)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_OFFSET                                   (448)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_OFFSET                                   (416)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_OFFSET                                  (384)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_MASK                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_OFFSET                                  (352)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_MASK                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_OFFSET)

/*
 * Feature: Private Counter
 */
#define RTL9300_STAT_PORT_PRVTE_CNTR_ADDR(port)                                                                (0x2364 + (((port) << 7))) /* port: 0-28 */
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_OFFSET                                 (992)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_OFFSET                               (960)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_MASK                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_OFFSET                               (928)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_MASK                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_OFFSET                                 (896)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_OFFSET                                 (864)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET                            (832)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET                            (800)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET                         (768)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET                         (736)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET                            (704)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET                            (672)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET                         (640)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET                         (608)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_OFFSET                                               (576)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_OFFSET                                              (544)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_OFFSET                                                (512)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_OFFSET                                                  (480)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_OFFSET                                                   (448)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_OFFSET                                                  (416)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacIPGShortDropRT_OFFSET                                              (384)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacIPGShortDropRT_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rxMacIPGShortDropRT_OFFSET)

#define RTL9300_STAT_PORT_PRVTE_E_Q_RST_ADDR                                                                   (0xB9A0)
  #define RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_FLAG_OFFSET                                                      (5)
  #define RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_FLAG_MASK                                                        (0x1 << RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_FLAG_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_PORT_IDX_OFFSET                                                  (0)
  #define RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_PORT_IDX_MASK                                                    (0x1F << RTL9300_STAT_PORT_PRVTE_E_Q_RST_RST_PORT_IDX_OFFSET)

#define RTL9300_STAT_PORT_E_DROP_CNTR0_ADDR(index1, index2)                                                    (0xB9A4 + (index1 << 5) + (((index2) << 2))) /* index1: 0-23, index2: 0-7 */
  #define RTL9300_STAT_PORT_E_DROP_CNTR0_egrQueueDropPktRT_OFFSET                                              (0)
  #define RTL9300_STAT_PORT_E_DROP_CNTR0_egrQueueDropPktRT_MASK                                                (0xFFFF << RTL9300_STAT_PORT_E_DROP_CNTR0_egrQueueDropPktRT_OFFSET)

#define RTL9300_STAT_PORT_E_DROP_CNTR1_ADDR(index1, index2)                                                    (0xBCA4 + ((index1 - 24) * 48) + (((index2) << 2))) /* index1: 24-27, index2: 0-11 */
  #define RTL9300_STAT_PORT_E_DROP_CNTR1_egrQueueDropPktRT_OFFSET                                              (0)
  #define RTL9300_STAT_PORT_E_DROP_CNTR1_egrQueueDropPktRT_MASK                                                (0xFFFF << RTL9300_STAT_PORT_E_DROP_CNTR1_egrQueueDropPktRT_OFFSET)

#define RTL9300_STAT_PORT_E_DROP_CNTR2_ADDR(index1, index2)                                                    (0xBD64 + ((index1 - 28) << 7) + (((index2) << 2))) /* index1: 28-28, index2: 0-31 */
  #define RTL9300_STAT_PORT_E_DROP_CNTR2_egrQueueDropPktRT_OFFSET                                              (0)
  #define RTL9300_STAT_PORT_E_DROP_CNTR2_egrQueueDropPktRT_MASK                                                (0xFFFF << RTL9300_STAT_PORT_E_DROP_CNTR2_egrQueueDropPktRT_OFFSET)

#define RTL9300_DMY_REG0_ALE_EGR_CNT_ADDR                                                                      (0xBDE4)
  #define RTL9300_DMY_REG0_ALE_EGR_CNT_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_ALE_EGR_CNT_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_EGR_CNT_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_ALE_EGR_CNT_ADDR                                                                      (0xBDE8)
  #define RTL9300_DMY_REG1_ALE_EGR_CNT_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG1_ALE_EGR_CNT_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG1_ALE_EGR_CNT_DUMMY_OFFSET)

#define RTL9300_DMY_REG2_ALE_EGR_CNT_ADDR                                                                      (0xBDEC)
  #define RTL9300_DMY_REG2_ALE_EGR_CNT_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG2_ALE_EGR_CNT_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG2_ALE_EGR_CNT_DUMMY_OFFSET)

#define RTL9300_DMY_REG3_ALE_EGR_CNT_ADDR                                                                      (0xBDF0)
  #define RTL9300_DMY_REG3_ALE_EGR_CNT_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG3_ALE_EGR_CNT_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG3_ALE_EGR_CNT_DUMMY_OFFSET)

/*
 * Feature: Debug Counter
 */
#define RTL9300_STAT_PRVTE_DROP_COUNTER0_ADDR                                                                  (0xB5B8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER1_ADDR                                                                  (0xB5BC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER2_ADDR                                                                  (0xB5C0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER3_ADDR                                                                  (0xB5C4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER4_ADDR                                                                  (0xB5C8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER5_ADDR                                                                  (0xB5CC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER6_ADDR                                                                  (0xB5D0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER7_ADDR                                                                  (0xB5D4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER8_ADDR                                                                  (0xB5D8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER9_ADDR                                                                  (0xB5DC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER10_ADDR                                                                 (0xB5E0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER11_ADDR                                                                 (0xB5E4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER12_ADDR                                                                 (0xB5E8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER13_ADDR                                                                 (0xB5EC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER14_ADDR                                                                 (0xB5F0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER15_ADDR                                                                 (0xB5F4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER16_ADDR                                                                 (0xB5F8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER17_ADDR                                                                 (0xB5FC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER18_ADDR                                                                 (0xB600)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER19_ADDR                                                                 (0xB604)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER20_ADDR                                                                 (0xB608)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER21_ADDR                                                                 (0xB60C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER22_ADDR                                                                 (0xB610)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER23_ADDR                                                                 (0xB614)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER24_ADDR                                                                 (0xB618)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER25_ADDR                                                                 (0xB61C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER26_ADDR                                                                 (0xB620)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER27_ADDR                                                                 (0xB624)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER28_ADDR                                                                 (0xB628)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER29_ADDR                                                                 (0xB62C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER30_ADDR                                                                 (0xB630)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER31_ADDR                                                                 (0xB634)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER32_ADDR                                                                 (0xB638)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER33_ADDR                                                                 (0xB63C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER34_ADDR                                                                 (0xB640)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER35_ADDR                                                                 (0xB644)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER36_ADDR                                                                 (0xB648)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER37_ADDR                                                                 (0xB64C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER38_ADDR                                                                 (0xB650)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER39_ADDR                                                                 (0xB654)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER40_ADDR                                                                 (0xB658)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER41_ADDR                                                                 (0xB65C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER42_ADDR                                                                 (0xB660)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER43_ADDR                                                                 (0xB664)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER44_ADDR                                                                 (0xB668)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER45_ADDR                                                                 (0xB66C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER46_ADDR                                                                 (0xB670)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER47_ADDR                                                                 (0xB674)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER48_ADDR                                                                 (0xB678)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER49_ADDR                                                                 (0xB67C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER50_ADDR                                                                 (0xB680)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER51_ADDR                                                                 (0xB684)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER52_ADDR                                                                 (0xB688)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER53_ADDR                                                                 (0xB68C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER54_ADDR                                                                 (0xB690)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER55_ADDR                                                                 (0xB694)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER56_ADDR                                                                 (0xB698)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER57_ADDR                                                                 (0xB69C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER58_ADDR                                                                 (0xB6A0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER59_ADDR                                                                 (0xB6A4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER60_ADDR                                                                 (0xB6A8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER61_ADDR                                                                 (0xB6AC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER62_ADDR                                                                 (0xB6B0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER63_ADDR                                                                 (0xB6B4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER64_ADDR                                                                 (0xB6B8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER65_ADDR                                                                 (0xB6BC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER66_ADDR                                                                 (0xB6C0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER67_ADDR                                                                 (0xB6C4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER68_ADDR                                                                 (0xB6C8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER69_ADDR                                                                 (0xB6CC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER70_ADDR                                                                 (0xB6D0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER71_ADDR                                                                 (0xB6D4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER72_ADDR                                                                 (0xB6D8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER73_ADDR                                                                 (0xB6DC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER74_ADDR                                                                 (0xB6E0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER75_ADDR                                                                 (0xB6E4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER76_ADDR                                                                 (0xB6E8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER77_ADDR                                                                 (0xB6EC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER78_ADDR                                                                 (0xB6F0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER79_ADDR                                                                 (0xB6F4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER79_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER79_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER79_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER80_ADDR                                                                 (0xB6F8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER80_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER80_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER80_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER81_ADDR                                                                 (0xB6FC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER81_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER81_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER81_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER82_ADDR                                                                 (0xB700)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER82_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER82_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER82_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER83_ADDR                                                                 (0xB704)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER83_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER83_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER83_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER84_ADDR                                                                 (0xB708)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER84_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER84_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER84_REASON_OFFSET)

/*
 * Feature: Mirroring
 */
#define RTL9300_MIR_CTRL_ADDR(index)                                                                           (0xA2A0 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_CTRL_MTP_PORT_OFFSET                                                                     (9)
  #define RTL9300_MIR_CTRL_MTP_PORT_MASK                                                                       (0x3FF << RTL9300_MIR_CTRL_MTP_PORT_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_IS_TRK_OFFSET                                                                   (8)
  #define RTL9300_MIR_CTRL_MTP_IS_TRK_MASK                                                                     (0x1 << RTL9300_MIR_CTRL_MTP_IS_TRK_OFFSET)
  #define RTL9300_MIR_CTRL_TRAFFIC_SEL_OFFSET                                                                  (7)
  #define RTL9300_MIR_CTRL_TRAFFIC_SEL_MASK                                                                    (0x1 << RTL9300_MIR_CTRL_TRAFFIC_SEL_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_TX_ISO_OFFSET                                                                   (6)
  #define RTL9300_MIR_CTRL_MTP_TX_ISO_MASK                                                                     (0x1 << RTL9300_MIR_CTRL_MTP_TX_ISO_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_MODE_OFFSET                                                                     (5)
  #define RTL9300_MIR_CTRL_MIR_MODE_MASK                                                                       (0x1 << RTL9300_MIR_CTRL_MIR_MODE_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_RX_TX_SEL_OFFSET                                                                (4)
  #define RTL9300_MIR_CTRL_MIR_RX_TX_SEL_MASK                                                                  (0x1 << RTL9300_MIR_CTRL_MIR_RX_TX_SEL_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_SELF_FLTER_OFFSET                                                               (3)
  #define RTL9300_MIR_CTRL_MTP_SELF_FLTER_MASK                                                                 (0x1 << RTL9300_MIR_CTRL_MTP_SELF_FLTER_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_OP_OFFSET                                                                       (2)
  #define RTL9300_MIR_CTRL_MIR_OP_MASK                                                                         (0x1 << RTL9300_MIR_CTRL_MIR_OP_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_TYPE_OFFSET                                                                     (0)
  #define RTL9300_MIR_CTRL_MIR_TYPE_MASK                                                                       (0x3 << RTL9300_MIR_CTRL_MIR_TYPE_OFFSET)

#define RTL9300_MIR_SPM_CTRL_ADDR(index)                                                                       (0xA2B0 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_SPM_CTRL_SPM_28_0_OFFSET                                                                 (0)
  #define RTL9300_MIR_SPM_CTRL_SPM_28_0_MASK                                                                   (0x1FFFFFFF << RTL9300_MIR_SPM_CTRL_SPM_28_0_OFFSET)

#define RTL9300_MIR_DPM_CTRL_ADDR(index)                                                                       (0xA2C0 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_DPM_CTRL_DPM_28_0_OFFSET                                                                 (0)
  #define RTL9300_MIR_DPM_CTRL_DPM_28_0_MASK                                                                   (0x1FFFFFFF << RTL9300_MIR_DPM_CTRL_DPM_28_0_OFFSET)

#define RTL9300_MIR_SAMPLE_RATE_CTRL_ADDR(index)                                                               (0xA2D0 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_MASK(index)                                                 (0xFFFF << RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index))

#define RTL9300_MIR_QID_CTRL_ADDR                                                                              (0xA2D8)
  #define RTL9300_MIR_QID_CTRL_MIR_QID_OFFSET                                                                  (1)
  #define RTL9300_MIR_QID_CTRL_MIR_QID_MASK                                                                    (0x7 << RTL9300_MIR_QID_CTRL_MIR_QID_OFFSET)
  #define RTL9300_MIR_QID_CTRL_MIR_QID_EN_OFFSET                                                               (0)
  #define RTL9300_MIR_QID_CTRL_MIR_QID_EN_MASK                                                                 (0x1 << RTL9300_MIR_QID_CTRL_MIR_QID_EN_OFFSET)

#define RTL9300_DMY_REG0_MIRROR_ADDR                                                                           (0xA2DC)
  #define RTL9300_DMY_REG0_MIRROR_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_MIRROR_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_MIRROR_DUMMY_OFFSET)

/*
 * Feature: RSPAN
 */
#define RTL9300_MIR_RSPAN_VLAN_CTRL_ADDR(index)                                                                (0xD27C + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET                                                    (16)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_MASK                                                      (0xFFFF << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET                                                     (13)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_MASK                                                       (0x7 << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET                                                     (12)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_MASK                                                       (0x1 << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET                                                     (0)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_MASK                                                       (0xFFF << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET)

#define RTL9300_MIR_RSPAN_TX_CTRL_ADDR(index)                                                                  (0xD28C + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index)                                             (index % 0x4)
  #define RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_MASK(index)                                               (0x1 << RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index))

#define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_ADDR(index)                                                           (0xD290 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index)                                       (index % 0x4)
  #define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_MASK(index)                                         (0x1 << RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index))

#define RTL9300_DMY_REG4_PKT_ENCAP_ADDR                                                                        (0xD294)
  #define RTL9300_DMY_REG4_PKT_ENCAP_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG4_PKT_ENCAP_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG4_PKT_ENCAP_DUMMY_OFFSET)

#define RTL9300_DMY_REG5_PKT_ENCAP_ADDR                                                                        (0xD298)
  #define RTL9300_DMY_REG5_PKT_ENCAP_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG5_PKT_ENCAP_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG5_PKT_ENCAP_DUMMY_OFFSET)

/*
 * Feature: sFlow
 */
#define RTL9300_SFLOW_CTRL_ADDR                                                                                (0xBEA0)
  #define RTL9300_SFLOW_CTRL_CPU_SEL_OFFSET                                                                    (1)
  #define RTL9300_SFLOW_CTRL_CPU_SEL_MASK                                                                      (0x1 << RTL9300_SFLOW_CTRL_CPU_SEL_OFFSET)
  #define RTL9300_SFLOW_CTRL_SMPL_SEL_OFFSET                                                                   (0)
  #define RTL9300_SFLOW_CTRL_SMPL_SEL_MASK                                                                     (0x1 << RTL9300_SFLOW_CTRL_SMPL_SEL_OFFSET)

#define RTL9300_SFLOW_PORT_RATE_CTRL_ADDR(port)                                                                (0xBEA4 + (((port) << 2))) /* port: 0-27 */
  #define RTL9300_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET                                                         (16)
  #define RTL9300_SFLOW_PORT_RATE_CTRL_EGR_RATE_MASK                                                           (0xFFFF << RTL9300_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET)
  #define RTL9300_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET                                                         (0)
  #define RTL9300_SFLOW_PORT_RATE_CTRL_IGR_RATE_MASK                                                           (0xFFFF << RTL9300_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET)

/*
 * Feature: PIE Template
 */
#define RTL9300_PIE_BLK_LOOKUP_CTRL_ADDR(index)                                                                (0xA5A0 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index)                                                  (index % 0x10)
  #define RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_MASK(index)                                                    (0x1 << RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index))

#define RTL9300_PIE_BLK_PHASE_CTRL_ADDR(index)                                                                 (0xA5A4 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index)                                                       (index % 0x10)
  #define RTL9300_PIE_BLK_PHASE_CTRL_PHASE_MASK(index)                                                         (0x1 << RTL9300_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index))

#define RTL9300_PIE_TMPLTE_CTRL_ADDR(index1, index2)                                                           (0xA5A8 + ((index1 - 5) * 12) + (((index2 / 5) << 2))) /* index1: 5-9, index2: 0-11 */
  #define RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2)                                                  ((index2 % 0x5) * 6)
  #define RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_MASK(index2)                                                    (0x3F << RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2))

#define RTL9300_PIE_BLK_GROUP_CTRL_ADDR(index)                                                                 (0xA5E4 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_GROUP_CTRL_GRP_ID_OFFSET                                                             (4)
  #define RTL9300_PIE_BLK_GROUP_CTRL_GRP_ID_MASK                                                               (0xF << RTL9300_PIE_BLK_GROUP_CTRL_GRP_ID_OFFSET)
  #define RTL9300_PIE_BLK_GROUP_CTRL_LOGIC_ID_OFFSET                                                           (0)
  #define RTL9300_PIE_BLK_GROUP_CTRL_LOGIC_ID_MASK                                                             (0xF << RTL9300_PIE_BLK_GROUP_CTRL_LOGIC_ID_OFFSET)

#define RTL9300_PIE_BLK_TMPLTE_CTRL_ADDR(index)                                                                (0xA624 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET                                                       (4)
  #define RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_MASK                                                         (0xF << RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET)
  #define RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET                                                       (0)
  #define RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_MASK                                                         (0xF << RTL9300_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET)

#define RTL9300_PIE_MV_CTRL_ADDR                                                                               (0xA664)
  #define RTL9300_PIE_MV_CTRL_MV_TO_OFFSET                                                                     (12)
  #define RTL9300_PIE_MV_CTRL_MV_TO_MASK                                                                       (0x7FF << RTL9300_PIE_MV_CTRL_MV_TO_OFFSET)
  #define RTL9300_PIE_MV_CTRL_MV_FROM_OFFSET                                                                   (1)
  #define RTL9300_PIE_MV_CTRL_MV_FROM_MASK                                                                     (0x7FF << RTL9300_PIE_MV_CTRL_MV_FROM_OFFSET)
  #define RTL9300_PIE_MV_CTRL_MV_OFFSET                                                                        (0)
  #define RTL9300_PIE_MV_CTRL_MV_MASK                                                                          (0x1 << RTL9300_PIE_MV_CTRL_MV_OFFSET)

#define RTL9300_PIE_MV_LEN_CTRL_ADDR                                                                           (0xA668)
  #define RTL9300_PIE_MV_LEN_CTRL_MV_LEN_OFFSET                                                                (0)
  #define RTL9300_PIE_MV_LEN_CTRL_MV_LEN_MASK                                                                  (0x7FF << RTL9300_PIE_MV_LEN_CTRL_MV_LEN_OFFSET)

#define RTL9300_PIE_CLR_CTRL_ADDR                                                                              (0xA66C)
  #define RTL9300_PIE_CLR_CTRL_CLR_TO_OFFSET                                                                   (12)
  #define RTL9300_PIE_CLR_CTRL_CLR_TO_MASK                                                                     (0x7FF << RTL9300_PIE_CLR_CTRL_CLR_TO_OFFSET)
  #define RTL9300_PIE_CLR_CTRL_CLR_FROM_OFFSET                                                                 (1)
  #define RTL9300_PIE_CLR_CTRL_CLR_FROM_MASK                                                                   (0x7FF << RTL9300_PIE_CLR_CTRL_CLR_FROM_OFFSET)
  #define RTL9300_PIE_CLR_CTRL_CLR_OFFSET                                                                      (0)
  #define RTL9300_PIE_CLR_CTRL_CLR_MASK                                                                        (0x1 << RTL9300_PIE_CLR_CTRL_CLR_OFFSET)

#define RTL9300_PIE_RULE_HIT_INDICATION_ADDR(index)                                                            (0xA670 + (((index) << 2))) /* index: 0-63 */
  #define RTL9300_PIE_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET                                               (0)
  #define RTL9300_PIE_RULE_HIT_INDICATION_RULE_INDICATION_MASK                                                 (0xFFFFFFFF << RTL9300_PIE_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET)

#define RTL9300_PIE_GLB_HIT_INDICATION_ADDR(index)                                                             (0xA770 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_PIE_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET                                                 (0)
  #define RTL9300_PIE_GLB_HIT_INDICATION_GLB_INDICATION_MASK                                                   (0xFFFFFFFF << RTL9300_PIE_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET)

#define RTL9300_PIE_MISC_ADDR                                                                                  (0xA778)
  #define RTL9300_PIE_MISC_DP_SEL_OFFSET                                                                       (1)
  #define RTL9300_PIE_MISC_DP_SEL_MASK                                                                         (0x1 << RTL9300_PIE_MISC_DP_SEL_OFFSET)
  #define RTL9300_PIE_MISC_ARP_MAC_CTRL_OFFSET                                                                 (0)
  #define RTL9300_PIE_MISC_ARP_MAC_CTRL_MASK                                                                   (0x1 << RTL9300_PIE_MISC_ARP_MAC_CTRL_OFFSET)

#define RTL9300_PIE_CTRL_ADDR                                                                                  (0xA77C)
  #define RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_FMT_OFFSET                                                          (25)
  #define RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_FMT_OFFSET                                                          (24)
  #define RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_FMT_OFFSET                                                          (23)
  #define RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE3_IOTAG_FMT_OFFSET                                                          (22)
  #define RTL9300_PIE_CTRL_V_TMPLTE3_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE3_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_FMT_OFFSET                                                          (21)
  #define RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE5_IOTAG_FMT_OFFSET                                                          (20)
  #define RTL9300_PIE_CTRL_V_TMPLTE5_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE5_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE6_IOTAG_FMT_OFFSET                                                          (19)
  #define RTL9300_PIE_CTRL_V_TMPLTE6_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE6_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE7_IOTAG_FMT_OFFSET                                                          (18)
  #define RTL9300_PIE_CTRL_V_TMPLTE7_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE7_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE8_IOTAG_FMT_OFFSET                                                          (17)
  #define RTL9300_PIE_CTRL_V_TMPLTE8_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE8_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE9_IOTAG_FMT_OFFSET                                                          (16)
  #define RTL9300_PIE_CTRL_V_TMPLTE9_IOTAG_FMT_MASK                                                            (0x1 << RTL9300_PIE_CTRL_V_TMPLTE9_IOTAG_FMT_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_OFFSET                                                          (14)
  #define RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_OFFSET                                                          (12)
  #define RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_OFFSET                                                          (10)
  #define RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_OFFSET                                                          (8)
  #define RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_OFFSET                                                          (6)
  #define RTL9300_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_OFFSET                                                          (4)
  #define RTL9300_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_OFFSET                                                          (2)
  #define RTL9300_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_OFFSET                                                          (0)
  #define RTL9300_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_MASK                                                            (0x3 << RTL9300_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_OFFSET)

#define RTL9300_DMY_REG0_ALE_ACL_GLB_ADDR                                                                      (0xA780)
  #define RTL9300_DMY_REG0_ALE_ACL_GLB_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG0_ALE_ACL_GLB_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG0_ALE_ACL_GLB_DUMMY_OFFSET)

/*
 * Feature: ACL
 */
#define RTL9300_ACL_PORT_LOOKUP_CTRL_ADDR(port)                                                                (0xA784 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET                                                        (0)
  #define RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_MASK                                                          (0x1 << RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET)

#define RTL9300_ACL_CTRL_ADDR                                                                                  (0xA494)
  #define RTL9300_ACL_CTRL_LB_LIMIT_OFFSET                                                                     (1)
  #define RTL9300_ACL_CTRL_LB_LIMIT_MASK                                                                       (0x7 << RTL9300_ACL_CTRL_LB_LIMIT_OFFSET)
  #define RTL9300_ACL_CTRL_LB_EN_OFFSET                                                                        (0)
  #define RTL9300_ACL_CTRL_LB_EN_MASK                                                                          (0x1 << RTL9300_ACL_CTRL_LB_EN_OFFSET)

#define RTL9300_DMY_REG1_ALE_ACL_GLB_ADDR                                                                      (0xA7F8)
  #define RTL9300_DMY_REG1_ALE_ACL_GLB_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG1_ALE_ACL_GLB_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG1_ALE_ACL_GLB_DUMMY_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port)
 */
#define RTL9300_RNG_CHK_CTRL_ADDR(index)                                                                       (0x9D60 + (((index) << 3))) /* index: 0-15 */
  #define RTL9300_RNG_CHK_CTRL_TYPE_OFFSET                                                                     (32)
  #define RTL9300_RNG_CHK_CTRL_TYPE_MASK                                                                       (0x7 << RTL9300_RNG_CHK_CTRL_TYPE_OFFSET)
  #define RTL9300_RNG_CHK_CTRL_UPPER_OFFSET                                                                    (16)
  #define RTL9300_RNG_CHK_CTRL_UPPER_MASK                                                                      (0xFFFF << RTL9300_RNG_CHK_CTRL_UPPER_OFFSET)
  #define RTL9300_RNG_CHK_CTRL_LOWER_OFFSET                                                                    (0)
  #define RTL9300_RNG_CHK_CTRL_LOWER_MASK                                                                      (0xFFFF << RTL9300_RNG_CHK_CTRL_LOWER_OFFSET)

#define RTL9300_RNG_CHK_IP_CTRL_ADDR(index)                                                                    (0x9DE0 + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_RNG_CHK_IP_CTRL_TYPE_OFFSET                                                                  (0)
  #define RTL9300_RNG_CHK_IP_CTRL_TYPE_MASK                                                                    (0x7 << RTL9300_RNG_CHK_IP_CTRL_TYPE_OFFSET)

#define RTL9300_RNG_CHK_IP_RNG_ADDR(index)                                                                     (0x9E00 + (((index) << 3))) /* index: 0-7 */
  #define RTL9300_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                               (32)
  #define RTL9300_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                 (0xFFFFFFFF << RTL9300_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define RTL9300_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                               (0)
  #define RTL9300_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                 (0xFFFFFFFF << RTL9300_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

#define RTL9300_DMY_REG0_ACL_RANGE_ADDR                                                                        (0x9E40)
  #define RTL9300_DMY_REG0_ACL_RANGE_DUMMY_OFFSET                                                              (0)
  #define RTL9300_DMY_REG0_ACL_RANGE_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9300_DMY_REG0_ACL_RANGE_DUMMY_OFFSET)

/*
 * Feature: Attack Prevention
 */
#define RTL9300_ATK_PRVNT_PORT_EN_ADDR(port)                                                                   (0xA1A8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_ATK_PRVNT_PORT_EN_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_ATK_PRVNT_PORT_EN_EN_MASK(port)                                                              (0x1 << RTL9300_ATK_PRVNT_PORT_EN_EN_OFFSET(port))

#define RTL9300_ATK_PRVNT_CTRL_ADDR                                                                            (0xA1AC)
  #define RTL9300_ATK_PRVNT_CTRL_CPU_SEL_OFFSET                                                                (18)
  #define RTL9300_ATK_PRVNT_CTRL_CPU_SEL_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_CTRL_CPU_SEL_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_OFFSET                                                            (17)
  #define RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_MASK                                                              (0x1 << RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET                                                       (16)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_RST_OFFSET                                                                (15)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_RST_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_FIN_OFFSET                                                                (14)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_FIN_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_XMAS_OFFSET                                                                   (13)
  #define RTL9300_ATK_PRVNT_CTRL_XMAS_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_CTRL_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET                                                              (12)
  #define RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_MASK                                                                (0x1 << RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET                                                    (11)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_MASK                                                      (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET                                                        (10)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SMURF_OFFSET                                                                  (9)
  #define RTL9300_ATK_PRVNT_CTRL_SMURF_MASK                                                                    (0x1 << RTL9300_ATK_PRVNT_CTRL_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET                                                        (8)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET                                                        (7)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET                                                          (6)
  #define RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_MASK                                                            (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET                                                      (5)
  #define RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_MASK                                                        (0x1 << RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_POD_OFFSET                                                                    (4)
  #define RTL9300_ATK_PRVNT_CTRL_POD_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_CTRL_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET                                                               (3)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET                                                               (2)
  #define RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_LAND_OFFSET                                                                   (1)
  #define RTL9300_ATK_PRVNT_CTRL_LAND_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_CTRL_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET                                                            (0)
  #define RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_MASK                                                              (0x1 << RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_ACT_ADDR                                                                             (0xA1B0)
  #define RTL9300_ATK_PRVNT_ACT_INVALID_LEN_OFFSET                                                             (17)
  #define RTL9300_ATK_PRVNT_ACT_INVALID_LEN_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_ACT_INVALID_LEN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_RST_OFFSET                                                                 (15)
  #define RTL9300_ATK_PRVNT_ACT_SYN_RST_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_FIN_OFFSET                                                                 (14)
  #define RTL9300_ATK_PRVNT_ACT_SYN_FIN_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_XMAS_OFFSET                                                                    (13)
  #define RTL9300_ATK_PRVNT_ACT_XMAS_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_ACT_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_NULL_SCAN_OFFSET                                                               (12)
  #define RTL9300_ATK_PRVNT_ACT_NULL_SCAN_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_ACT_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET                                                         (10)
  #define RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SMURF_OFFSET                                                                   (9)
  #define RTL9300_ATK_PRVNT_ACT_SMURF_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_ACT_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_POD_OFFSET                                                                     (4)
  #define RTL9300_ATK_PRVNT_ACT_POD_MASK                                                                       (0x1 << RTL9300_ATK_PRVNT_ACT_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_BLAT_OFFSET                                                                (3)
  #define RTL9300_ATK_PRVNT_ACT_TCP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_UDP_BLAT_OFFSET                                                                (2)
  #define RTL9300_ATK_PRVNT_ACT_UDP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_ACT_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_LAND_OFFSET                                                                    (1)
  #define RTL9300_ATK_PRVNT_ACT_LAND_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_ACT_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_IPV6_CTRL_ADDR                                                                       (0xA1B4)
  #define RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET                                                      (0)
  #define RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_MASK                                                        (0xFFFF << RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET)

#define RTL9300_ATK_PRVNT_ICMP_CTRL_ADDR                                                                       (0xA1B8)
  #define RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET                                                       (0)
  #define RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_MASK                                                         (0xFFFF << RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET)

#define RTL9300_ATK_PRVNT_TCP_CTRL_ADDR                                                                        (0xA1BC)
  #define RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET                                                        (0)
  #define RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_MASK                                                          (0x1F << RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET)

#define RTL9300_ATK_PRVNT_SMURF_CTRL_ADDR                                                                      (0xA1C0)
  #define RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET                                                          (0)
  #define RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_MASK                                                            (0xFFFFFFFF << RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET)

#define RTL9300_ATK_PRVNT_STS_ADDR                                                                             (0xA1C4)
  #define RTL9300_ATK_PRVNT_STS_ARP_INVLD_OFFSET                                                               (18)
  #define RTL9300_ATK_PRVNT_STS_ARP_INVLD_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_STS_ARP_INVLD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_IPV4_INVLD_OFFSET                                                              (17)
  #define RTL9300_ATK_PRVNT_STS_IPV4_INVLD_MASK                                                                (0x1 << RTL9300_ATK_PRVNT_STS_IPV4_INVLD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_RST_OFFSET                                                                 (15)
  #define RTL9300_ATK_PRVNT_STS_SYN_RST_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_STS_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_FIN_OFFSET                                                                 (14)
  #define RTL9300_ATK_PRVNT_STS_SYN_FIN_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_STS_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_XMAS_OFFSET                                                                    (13)
  #define RTL9300_ATK_PRVNT_STS_XMAS_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_STS_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_NULL_SCAN_OFFSET                                                               (12)
  #define RTL9300_ATK_PRVNT_STS_NULL_SCAN_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_STS_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET                                                             (10)
  #define RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SMURF_OFFSET                                                                   (9)
  #define RTL9300_ATK_PRVNT_STS_SMURF_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_STS_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_POD_OFFSET                                                                     (4)
  #define RTL9300_ATK_PRVNT_STS_POD_MASK                                                                       (0x1 << RTL9300_ATK_PRVNT_STS_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_BLAT_OFFSET                                                                (3)
  #define RTL9300_ATK_PRVNT_STS_TCP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_STS_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_UDP_BLAT_OFFSET                                                                (2)
  #define RTL9300_ATK_PRVNT_STS_UDP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_STS_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_LAND_OFFSET                                                                    (1)
  #define RTL9300_ATK_PRVNT_STS_LAND_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_STS_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ADDR(port)                                                        (0xA1C8 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_MASK(port)                                                  (0x3 << RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port))

#define RTL9300_DMY_REG0_ATTACK_ADDR                                                                           (0xA1D0)
  #define RTL9300_DMY_REG0_ATTACK_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG0_ATTACK_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG0_ATTACK_DUMMY_OFFSET)

/*
 * Feature: Code Protection
 */
/*
 * Feature: OAM
 */
#define RTL9300_OAM_CTRL_ADDR                                                                                  (0xA120)
  #define RTL9300_OAM_CTRL_LRN_OFFSET                                                                          (4)
  #define RTL9300_OAM_CTRL_LRN_MASK                                                                            (0x1 << RTL9300_OAM_CTRL_LRN_OFFSET)
  #define RTL9300_OAM_CTRL_CPU_SEL_OFFSET                                                                      (3)
  #define RTL9300_OAM_CTRL_CPU_SEL_MASK                                                                        (0x1 << RTL9300_OAM_CTRL_CPU_SEL_OFFSET)
  #define RTL9300_OAM_CTRL_MAC_SWAP_OFFSET                                                                     (2)
  #define RTL9300_OAM_CTRL_MAC_SWAP_MASK                                                                       (0x1 << RTL9300_OAM_CTRL_MAC_SWAP_OFFSET)
  #define RTL9300_OAM_CTRL_DIS_ACT_OFFSET                                                                      (1)
  #define RTL9300_OAM_CTRL_DIS_ACT_MASK                                                                        (0x1 << RTL9300_OAM_CTRL_DIS_ACT_OFFSET)
  #define RTL9300_OAM_CTRL_EN_OFFSET                                                                           (0)
  #define RTL9300_OAM_CTRL_EN_MASK                                                                             (0x1 << RTL9300_OAM_CTRL_EN_OFFSET)

#define RTL9300_OAM_PORT_ACT_CTRL_ADDR(port)                                                                   (0xA124 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET                                                             (1)
  #define RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_MASK                                                               (0x3 << RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET)
  #define RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET                                                             (0)
  #define RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_MASK                                                               (0x1 << RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET)

#define RTL9300_OAM_GLB_DYING_GASP_CTRL_ADDR                                                                   (0xC7BC)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET                                             (17)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_MASK                                               (0x7 << RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET                                               (16)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_MASK                                                 (0x1 << RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET                                                       (0)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_MASK                                                         (0xFFFF << RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET)

#define RTL9300_OAM_PORT_DYING_GASP_CTRL_ADDR(port)                                                            (0x7AA4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port)                                 (port % 0x1D)
  #define RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_MASK(port)                                   (0x1 << RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port))

#define RTL9300_DYING_GASP_POLARITY_CTRL_ADDR                                                                  (0xC7C0)
  #define RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET                                              (0)
  #define RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_MASK                                                (0x1 << RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET)

#define RTL9300_DMY_REG0_OAM_ADDR                                                                              (0xA198)
  #define RTL9300_DMY_REG0_OAM_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_OAM_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_OAM_DUMMY_OFFSET)

/*
 * Feature: RLDP & RLPP
 */
#define RTL9300_RLDP_RLPP_CTRL_ADDR                                                                            (0xA250)
  #define RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET                                                         (0)
  #define RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_MASK                                                           (0x3 << RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET)

/*
 * Feature: Device Control
 */
#define RTL9300_STK_GLB_CTRL_ADDR                                                                              (0xA498)
  #define RTL9300_STK_GLB_CTRL_DROP_MY_DEV_OFFSET                                                              (12)
  #define RTL9300_STK_GLB_CTRL_DROP_MY_DEV_MASK                                                                (0x1 << RTL9300_STK_GLB_CTRL_DROP_MY_DEV_OFFSET)
  #define RTL9300_STK_GLB_CTRL_STK_PORT_SEL_OFFSET                                                             (8)
  #define RTL9300_STK_GLB_CTRL_STK_PORT_SEL_MASK                                                               (0xF << RTL9300_STK_GLB_CTRL_STK_PORT_SEL_OFFSET)
  #define RTL9300_STK_GLB_CTRL_MY_DEV_ID_OFFSET                                                                (4)
  #define RTL9300_STK_GLB_CTRL_MY_DEV_ID_MASK                                                                  (0xF << RTL9300_STK_GLB_CTRL_MY_DEV_ID_OFFSET)
  #define RTL9300_STK_GLB_CTRL_MASTER_DEV_ID_OFFSET                                                            (0)
  #define RTL9300_STK_GLB_CTRL_MASTER_DEV_ID_MASK                                                              (0xF << RTL9300_STK_GLB_CTRL_MASTER_DEV_ID_OFFSET)

#define RTL9300_STK_DEV_PORT_MAP_CTRL_ADDR(index)                                                              (0xA49C + (((index >> 3) << 2))) /* index: 0-15 */
  #define RTL9300_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_OFFSET(index)                                             ((index & 0x7) << 2)
  #define RTL9300_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_MASK(index)                                               (0xF << RTL9300_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_OFFSET(index))

#define RTL9300_STK_NON_UNICAST_BLOCK_CTRL_ADDR(index)                                                         (0xA4A4 + (((index >> 3) << 2))) /* index: 0-15 */
  #define RTL9300_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_OFFSET(index)                                ((index & 0x7) << 2)
  #define RTL9300_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_MASK(index)                                  (0xF << RTL9300_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_OFFSET(index))

#define RTL9300_STK_CASCADE_CTRL_ADDR                                                                          (0xA4AC)
  #define RTL9300_STK_CASCADE_CTRL_CASCADE_SLAVE_MODE_OFFSET                                                   (4)
  #define RTL9300_STK_CASCADE_CTRL_CASCADE_SLAVE_MODE_MASK                                                     (0x1 << RTL9300_STK_CASCADE_CTRL_CASCADE_SLAVE_MODE_OFFSET)
  #define RTL9300_STK_CASCADE_CTRL_CASCADE_MASTER_ID_OFFSET                                                    (0)
  #define RTL9300_STK_CASCADE_CTRL_CASCADE_MASTER_ID_MASK                                                      (0xF << RTL9300_STK_CASCADE_CTRL_CASCADE_MASTER_ID_OFFSET)

#define RTL9300_STK_ONE_HOP_REDIR_PM_CTRL_ADDR(index)                                                          (0xA4B0 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_STK_ONE_HOP_REDIR_PM_CTRL_ONE_HOP_REDIR_PM_OFFSET(index)                                     ((index & 0x3) << 2)
  #define RTL9300_STK_ONE_HOP_REDIR_PM_CTRL_ONE_HOP_REDIR_PM_MASK(index)                                       (0xF << RTL9300_STK_ONE_HOP_REDIR_PM_CTRL_ONE_HOP_REDIR_PM_OFFSET(index))

#define RTL9300_STK_DBG_CTRL_ADDR                                                                              (0x3BD8)
  #define RTL9300_STK_DBG_CTRL_STK_PORT_DEBUG_OFFSET                                                           (0)
  #define RTL9300_STK_DBG_CTRL_STK_PORT_DEBUG_MASK                                                             (0x1 << RTL9300_STK_DBG_CTRL_STK_PORT_DEBUG_OFFSET)

/*
 * Feature: Parser
 */
#define RTL9300_PARSER_FIELD_SELTOR_CTRL_ADDR(index)                                                           (0xD6F4 + (((index) << 2))) /* index: 0-11 */
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                       (3)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                         (0x7F << RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                          (0)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                            (0x7 << RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL9300_PARSER_CTRL_ADDR                                                                               (0xD724)
  #define RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET                                                            (1)
  #define RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_MASK                                                              (0x1 << RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET)
  #define RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                        (0)
  #define RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                          (0x1 << RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)

#define RTL9300_PARSER_DROP_REASON_ADDR(port)                                                                  (0x3288 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_PARSER_DROP_REASON_REASON_OFFSET                                                             (0)
  #define RTL9300_PARSER_DROP_REASON_REASON_MASK                                                               (0xF << RTL9300_PARSER_DROP_REASON_REASON_OFFSET)

#define RTL9300_DMY_REG0_PKT_PARSER_ADDR                                                                       (0xD728)
  #define RTL9300_DMY_REG0_PKT_PARSER_DUMMY_OFFSET                                                             (0)
  #define RTL9300_DMY_REG0_PKT_PARSER_DUMMY_MASK                                                               (0xFFFFFFFF << RTL9300_DMY_REG0_PKT_PARSER_DUMMY_OFFSET)

/*
 * Feature: Parser HSB
 */
#define RTL9300_HSB_DATA0_ADDR                                                                                 (0xB4A0)
  #define RTL9300_HSB_DATA0_PAGE_CNT_OFFSET                                                                    (26)
  #define RTL9300_HSB_DATA0_PAGE_CNT_MASK                                                                      (0x3F << RTL9300_HSB_DATA0_PAGE_CNT_OFFSET)
  #define RTL9300_HSB_DATA0_LST_DSC_OFFSET                                                                     (14)
  #define RTL9300_HSB_DATA0_LST_DSC_MASK                                                                       (0xFFF << RTL9300_HSB_DATA0_LST_DSC_OFFSET)
  #define RTL9300_HSB_DATA0_FST_DSC_OFFSET                                                                     (2)
  #define RTL9300_HSB_DATA0_FST_DSC_MASK                                                                       (0xFFF << RTL9300_HSB_DATA0_FST_DSC_OFFSET)
  #define RTL9300_HSB_DATA0_LBHDR_VLD_OFFSET                                                                   (1)
  #define RTL9300_HSB_DATA0_LBHDR_VLD_MASK                                                                     (0x1 << RTL9300_HSB_DATA0_LBHDR_VLD_OFFSET)
  #define RTL9300_HSB_DATA0_STHDR_VLD_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA0_STHDR_VLD_MASK                                                                     (0x1 << RTL9300_HSB_DATA0_STHDR_VLD_OFFSET)

#define RTL9300_HSB_DATA1_ADDR                                                                                 (0xB4A4)
  #define RTL9300_HSB_DATA1_STHDR_0_3_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA1_STHDR_0_3_MASK                                                                     (0xFFFFFFFF << RTL9300_HSB_DATA1_STHDR_0_3_OFFSET)

#define RTL9300_HSB_DATA2_ADDR                                                                                 (0xB4A8)
  #define RTL9300_HSB_DATA2_STHDR_4_7_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA2_STHDR_4_7_MASK                                                                     (0xFFFFFFFF << RTL9300_HSB_DATA2_STHDR_4_7_OFFSET)

#define RTL9300_HSB_DATA3_ADDR                                                                                 (0xB4AC)
  #define RTL9300_HSB_DATA3_STHDR_8_11_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA3_STHDR_8_11_MASK                                                                    (0xFFFFFFFF << RTL9300_HSB_DATA3_STHDR_8_11_OFFSET)

#define RTL9300_HSB_DATA4_ADDR                                                                                 (0xB4B0)
  #define RTL9300_HSB_DATA4_STHDR_12_15_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA4_STHDR_12_15_MASK                                                                   (0xFFFFFFFF << RTL9300_HSB_DATA4_STHDR_12_15_OFFSET)

#define RTL9300_HSB_DATA5_ADDR                                                                                 (0xB4B4)
  #define RTL9300_HSB_DATA5_STHDR_16_OFFSET                                                                    (0)
  #define RTL9300_HSB_DATA5_STHDR_16_MASK                                                                      (0xFF << RTL9300_HSB_DATA5_STHDR_16_OFFSET)

#define RTL9300_HSB_DATA6_ADDR                                                                                 (0xB4B8)
  #define RTL9300_HSB_DATA6_FS11_DATA_OFFSET                                                                   (16)
  #define RTL9300_HSB_DATA6_FS11_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA6_FS11_DATA_OFFSET)
  #define RTL9300_HSB_DATA6_FS10_DATA_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA6_FS10_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA6_FS10_DATA_OFFSET)

#define RTL9300_HSB_DATA7_ADDR                                                                                 (0xB4BC)
  #define RTL9300_HSB_DATA7_FS9_DATA_OFFSET                                                                    (16)
  #define RTL9300_HSB_DATA7_FS9_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA7_FS9_DATA_OFFSET)
  #define RTL9300_HSB_DATA7_FS8_DATA_OFFSET                                                                    (0)
  #define RTL9300_HSB_DATA7_FS8_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA7_FS8_DATA_OFFSET)

#define RTL9300_HSB_DATA8_ADDR                                                                                 (0xB4C0)
  #define RTL9300_HSB_DATA8_FS7_DATA_OFFSET                                                                    (16)
  #define RTL9300_HSB_DATA8_FS7_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA8_FS7_DATA_OFFSET)
  #define RTL9300_HSB_DATA8_FS6_DATA_OFFSET                                                                    (0)
  #define RTL9300_HSB_DATA8_FS6_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA8_FS6_DATA_OFFSET)

#define RTL9300_HSB_DATA9_ADDR                                                                                 (0xB4C4)
  #define RTL9300_HSB_DATA9_FS5_DATA_OFFSET                                                                    (16)
  #define RTL9300_HSB_DATA9_FS5_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA9_FS5_DATA_OFFSET)
  #define RTL9300_HSB_DATA9_FS4_DATA_OFFSET                                                                    (0)
  #define RTL9300_HSB_DATA9_FS4_DATA_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA9_FS4_DATA_OFFSET)

#define RTL9300_HSB_DATA10_ADDR                                                                                (0xB4C8)
  #define RTL9300_HSB_DATA10_FS3_DATA_OFFSET                                                                   (16)
  #define RTL9300_HSB_DATA10_FS3_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA10_FS3_DATA_OFFSET)
  #define RTL9300_HSB_DATA10_FS2_DATA_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA10_FS2_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA10_FS2_DATA_OFFSET)

#define RTL9300_HSB_DATA11_ADDR                                                                                (0xB4CC)
  #define RTL9300_HSB_DATA11_FS1_DATA_OFFSET                                                                   (16)
  #define RTL9300_HSB_DATA11_FS1_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA11_FS1_DATA_OFFSET)
  #define RTL9300_HSB_DATA11_FS0_DATA_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA11_FS0_DATA_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA11_FS0_DATA_OFFSET)

#define RTL9300_HSB_DATA12_ADDR                                                                                (0xB4D0)
  #define RTL9300_HSB_DATA12_FS_VALID_OFFSET                                                                   (20)
  #define RTL9300_HSB_DATA12_FS_VALID_MASK                                                                     (0xFFF << RTL9300_HSB_DATA12_FS_VALID_OFFSET)
  #define RTL9300_HSB_DATA12_FLOW_LABEL_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA12_FLOW_LABEL_MASK                                                                   (0xFFFFF << RTL9300_HSB_DATA12_FLOW_LABEL_OFFSET)

#define RTL9300_HSB_DATA13_ADDR                                                                                (0xB4D4)
  #define RTL9300_HSB_DATA13_IGR_ERR_OFFSET                                                                    (26)
  #define RTL9300_HSB_DATA13_IGR_ERR_MASK                                                                      (0x1 << RTL9300_HSB_DATA13_IGR_ERR_OFFSET)
  #define RTL9300_HSB_DATA13_UDP_PTP_OFFSET                                                                    (25)
  #define RTL9300_HSB_DATA13_UDP_PTP_MASK                                                                      (0x1 << RTL9300_HSB_DATA13_UDP_PTP_OFFSET)
  #define RTL9300_HSB_DATA13_L2_PTP_OFFSET                                                                     (24)
  #define RTL9300_HSB_DATA13_L2_PTP_MASK                                                                       (0x1 << RTL9300_HSB_DATA13_L2_PTP_OFFSET)
  #define RTL9300_HSB_DATA13_DSAP_SSAP_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA13_DSAP_SSAP_MASK                                                                    (0xFFFFFF << RTL9300_HSB_DATA13_DSAP_SSAP_OFFSET)

#define RTL9300_HSB_DATA14_ADDR                                                                                (0xB4D8)
  #define RTL9300_HSB_DATA14_ARP_OPCODE_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA14_ARP_OPCODE_MASK                                                                   (0xFFFF << RTL9300_HSB_DATA14_ARP_OPCODE_OFFSET)

#define RTL9300_HSB_DATA15_ADDR                                                                                (0xB4DC)
  #define RTL9300_HSB_DATA15_TARGET_MAC_47_16_OFFSET                                                           (0)
  #define RTL9300_HSB_DATA15_TARGET_MAC_47_16_MASK                                                             (0xFFFFFFFF << RTL9300_HSB_DATA15_TARGET_MAC_47_16_OFFSET)

#define RTL9300_HSB_DATA16_ADDR                                                                                (0xB4E0)
  #define RTL9300_HSB_DATA16_TARGET_MAC_15_0_OFFSET                                                            (16)
  #define RTL9300_HSB_DATA16_TARGET_MAC_15_0_MASK                                                              (0xFFFF << RTL9300_HSB_DATA16_TARGET_MAC_15_0_OFFSET)
  #define RTL9300_HSB_DATA16_SENDER_MAC_47_32_OFFSET                                                           (0)
  #define RTL9300_HSB_DATA16_SENDER_MAC_47_32_MASK                                                             (0xFFFF << RTL9300_HSB_DATA16_SENDER_MAC_47_32_OFFSET)

#define RTL9300_HSB_DATA17_ADDR                                                                                (0xB4E4)
  #define RTL9300_HSB_DATA17_SENDER_MAC_31_0_OFFSET                                                            (0)
  #define RTL9300_HSB_DATA17_SENDER_MAC_31_0_MASK                                                              (0xFFFFFFFF << RTL9300_HSB_DATA17_SENDER_MAC_31_0_OFFSET)

#define RTL9300_HSB_DATA18_ADDR                                                                                (0xB4E8)
  #define RTL9300_HSB_DATA18_DPORT_OFFSET                                                                      (16)
  #define RTL9300_HSB_DATA18_DPORT_MASK                                                                        (0xFFFF << RTL9300_HSB_DATA18_DPORT_OFFSET)
  #define RTL9300_HSB_DATA18_SPORT_OFFSET                                                                      (0)
  #define RTL9300_HSB_DATA18_SPORT_MASK                                                                        (0xFFFF << RTL9300_HSB_DATA18_SPORT_OFFSET)

#define RTL9300_HSB_DATA19_ADDR                                                                                (0xB4EC)
  #define RTL9300_HSB_DATA19_TCP_FLAG_OFFSET                                                                   (24)
  #define RTL9300_HSB_DATA19_TCP_FLAG_MASK                                                                     (0xFF << RTL9300_HSB_DATA19_TCP_FLAG_OFFSET)
  #define RTL9300_HSB_DATA19_IP_TTL_OFFSET                                                                     (16)
  #define RTL9300_HSB_DATA19_IP_TTL_MASK                                                                       (0xFF << RTL9300_HSB_DATA19_IP_TTL_OFFSET)
  #define RTL9300_HSB_DATA19_IP_TOS_OFFSET                                                                     (8)
  #define RTL9300_HSB_DATA19_IP_TOS_MASK                                                                       (0xFF << RTL9300_HSB_DATA19_IP_TOS_OFFSET)
  #define RTL9300_HSB_DATA19_IP_PROTOCOL_OFFSET                                                                (0)
  #define RTL9300_HSB_DATA19_IP_PROTOCOL_MASK                                                                  (0xFF << RTL9300_HSB_DATA19_IP_PROTOCOL_OFFSET)

#define RTL9300_HSB_DATA20_ADDR                                                                                (0xB4F0)
  #define RTL9300_HSB_DATA20_IP_VER_OFFSET                                                                     (16)
  #define RTL9300_HSB_DATA20_IP_VER_MASK                                                                       (0xF << RTL9300_HSB_DATA20_IP_VER_OFFSET)
  #define RTL9300_HSB_DATA20_IP_FLAG_OFFSET                                                                    (13)
  #define RTL9300_HSB_DATA20_IP_FLAG_MASK                                                                      (0x7 << RTL9300_HSB_DATA20_IP_FLAG_OFFSET)
  #define RTL9300_HSB_DATA20_IP_OFFSET_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA20_IP_OFFSET_MASK                                                                    (0x1FFF << RTL9300_HSB_DATA20_IP_OFFSET_OFFSET)

#define RTL9300_HSB_DATA21_ADDR                                                                                (0xB4F4)
  #define RTL9300_HSB_DATA21_DIP_OFFSET                                                                        (0)
  #define RTL9300_HSB_DATA21_DIP_MASK                                                                          (0xFFFFFFFF << RTL9300_HSB_DATA21_DIP_OFFSET)

#define RTL9300_HSB_DATA22_ADDR                                                                                (0xB4F8)
  #define RTL9300_HSB_DATA22_SIP_OFFSET                                                                        (0)
  #define RTL9300_HSB_DATA22_SIP_MASK                                                                          (0xFFFFFFFF << RTL9300_HSB_DATA22_SIP_OFFSET)

#define RTL9300_HSB_DATA23_ADDR                                                                                (0xB4FC)
  #define RTL9300_HSB_DATA23_OTAG_CONTENT_OFFSET                                                               (16)
  #define RTL9300_HSB_DATA23_OTAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSB_DATA23_OTAG_CONTENT_OFFSET)
  #define RTL9300_HSB_DATA23_ITAG_CONTENT_OFFSET                                                               (0)
  #define RTL9300_HSB_DATA23_ITAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSB_DATA23_ITAG_CONTENT_OFFSET)

#define RTL9300_HSB_DATA24_ADDR                                                                                (0xB500)
  #define RTL9300_HSB_DATA24_TYPELEN_OFFSET                                                                    (16)
  #define RTL9300_HSB_DATA24_TYPELEN_MASK                                                                      (0xFFFF << RTL9300_HSB_DATA24_TYPELEN_OFFSET)
  #define RTL9300_HSB_DATA24_IP_LENGTH_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA24_IP_LENGTH_MASK                                                                    (0xFFFF << RTL9300_HSB_DATA24_IP_LENGTH_OFFSET)

#define RTL9300_HSB_DATA25_ADDR                                                                                (0xB504)
  #define RTL9300_HSB_DATA25_SMAC_47_16_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA25_SMAC_47_16_MASK                                                                   (0xFFFFFFFF << RTL9300_HSB_DATA25_SMAC_47_16_OFFSET)

#define RTL9300_HSB_DATA26_ADDR                                                                                (0xB508)
  #define RTL9300_HSB_DATA26_SMAC_15_0_OFFSET                                                                  (16)
  #define RTL9300_HSB_DATA26_SMAC_15_0_MASK                                                                    (0xFFFF << RTL9300_HSB_DATA26_SMAC_15_0_OFFSET)
  #define RTL9300_HSB_DATA26_DMAC_47_32_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA26_DMAC_47_32_MASK                                                                   (0xFFFF << RTL9300_HSB_DATA26_DMAC_47_32_OFFSET)

#define RTL9300_HSB_DATA27_ADDR                                                                                (0xB50C)
  #define RTL9300_HSB_DATA27_DMAC_31_0_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA27_DMAC_31_0_MASK                                                                    (0xFFFFFFFF << RTL9300_HSB_DATA27_DMAC_31_0_OFFSET)

#define RTL9300_HSB_DATA28_ADDR                                                                                (0xB510)
  #define RTL9300_HSB_DATA28_OTPID_IDX_OFFSET                                                                  (26)
  #define RTL9300_HSB_DATA28_OTPID_IDX_MASK                                                                    (0x3 << RTL9300_HSB_DATA28_OTPID_IDX_OFFSET)
  #define RTL9300_HSB_DATA28_ITPID_IDX_OFFSET                                                                  (24)
  #define RTL9300_HSB_DATA28_ITPID_IDX_MASK                                                                    (0x3 << RTL9300_HSB_DATA28_ITPID_IDX_OFFSET)
  #define RTL9300_HSB_DATA28_IPV4_HDRLEN_OFFSET                                                                (20)
  #define RTL9300_HSB_DATA28_IPV4_HDRLEN_MASK                                                                  (0xF << RTL9300_HSB_DATA28_IPV4_HDRLEN_OFFSET)
  #define RTL9300_HSB_DATA28_TCP_SN_EQ_0_OFFSET                                                                (19)
  #define RTL9300_HSB_DATA28_TCP_SN_EQ_0_MASK                                                                  (0x1 << RTL9300_HSB_DATA28_TCP_SN_EQ_0_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_HOP_OFFSET                                                                   (18)
  #define RTL9300_HSB_DATA28_IPV6_HOP_MASK                                                                     (0x1 << RTL9300_HSB_DATA28_IPV6_HOP_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_ROUT_OFFSET                                                                  (17)
  #define RTL9300_HSB_DATA28_IPV6_ROUT_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_IPV6_ROUT_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_FRAG_OFFSET                                                                  (16)
  #define RTL9300_HSB_DATA28_IPV6_FRAG_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_IPV6_FRAG_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_DEST_OFFSET                                                                  (15)
  #define RTL9300_HSB_DATA28_IPV6_DEST_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_IPV6_DEST_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_AUTH_OFFSET                                                                  (14)
  #define RTL9300_HSB_DATA28_IPV6_AUTH_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_IPV6_AUTH_OFFSET)
  #define RTL9300_HSB_DATA28_IPV4_CHKSUM_OK_OFFSET                                                             (13)
  #define RTL9300_HSB_DATA28_IPV4_CHKSUM_OK_MASK                                                               (0x1 << RTL9300_HSB_DATA28_IPV4_CHKSUM_OK_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_EXT_LONG_OFFSET                                                              (12)
  #define RTL9300_HSB_DATA28_IPV6_EXT_LONG_MASK                                                                (0x1 << RTL9300_HSB_DATA28_IPV6_EXT_LONG_OFFSET)
  #define RTL9300_HSB_DATA28_IPV6_PKT_OFFSET                                                                   (11)
  #define RTL9300_HSB_DATA28_IPV6_PKT_MASK                                                                     (0x1 << RTL9300_HSB_DATA28_IPV6_PKT_OFFSET)
  #define RTL9300_HSB_DATA28_IPV4_PKT_OFFSET                                                                   (10)
  #define RTL9300_HSB_DATA28_IPV4_PKT_MASK                                                                     (0x1 << RTL9300_HSB_DATA28_IPV4_PKT_OFFSET)
  #define RTL9300_HSB_DATA28_RTAG_TYPE_OFFSET                                                                  (9)
  #define RTL9300_HSB_DATA28_RTAG_TYPE_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_RTAG_TYPE_OFFSET)
  #define RTL9300_HSB_DATA28_RTAG_EXIST_OFFSET                                                                 (8)
  #define RTL9300_HSB_DATA28_RTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSB_DATA28_RTAG_EXIST_OFFSET)
  #define RTL9300_HSB_DATA28_ETAG_EXIST_OFFSET                                                                 (7)
  #define RTL9300_HSB_DATA28_ETAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSB_DATA28_ETAG_EXIST_OFFSET)
  #define RTL9300_HSB_DATA28_CTAG_EXIST_OFFSET                                                                 (6)
  #define RTL9300_HSB_DATA28_CTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSB_DATA28_CTAG_EXIST_OFFSET)
  #define RTL9300_HSB_DATA28_OTAG_EXIST_OFFSET                                                                 (5)
  #define RTL9300_HSB_DATA28_OTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSB_DATA28_OTAG_EXIST_OFFSET)
  #define RTL9300_HSB_DATA28_ITAG_EXIST_OFFSET                                                                 (4)
  #define RTL9300_HSB_DATA28_ITAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSB_DATA28_ITAG_EXIST_OFFSET)
  #define RTL9300_HSB_DATA28_OAM_PDU_OFFSET                                                                    (3)
  #define RTL9300_HSB_DATA28_OAM_PDU_MASK                                                                      (0x1 << RTL9300_HSB_DATA28_OAM_PDU_OFFSET)
  #define RTL9300_HSB_DATA28_LLC_OTHER_OFFSET                                                                  (2)
  #define RTL9300_HSB_DATA28_LLC_OTHER_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_LLC_OTHER_OFFSET)
  #define RTL9300_HSB_DATA28_PPPOE_PKT_OFFSET                                                                  (1)
  #define RTL9300_HSB_DATA28_PPPOE_PKT_MASK                                                                    (0x1 << RTL9300_HSB_DATA28_PPPOE_PKT_OFFSET)
  #define RTL9300_HSB_DATA28_RFC_1042_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA28_RFC_1042_MASK                                                                     (0x1 << RTL9300_HSB_DATA28_RFC_1042_OFFSET)

#define RTL9300_HSB_DATA29_ADDR                                                                                (0xB514)
  #define RTL9300_HSB_DATA29_SPA_OFFSET                                                                        (16)
  #define RTL9300_HSB_DATA29_SPA_MASK                                                                          (0x3F << RTL9300_HSB_DATA29_SPA_OFFSET)
  #define RTL9300_HSB_DATA29_L2_ERR_PKT_OFFSET                                                                 (15)
  #define RTL9300_HSB_DATA29_L2_ERR_PKT_MASK                                                                   (0x1 << RTL9300_HSB_DATA29_L2_ERR_PKT_OFFSET)
  #define RTL9300_HSB_DATA29_L4_HDR_CHK_OFFSET                                                                 (14)
  #define RTL9300_HSB_DATA29_L4_HDR_CHK_MASK                                                                   (0x1 << RTL9300_HSB_DATA29_L4_HDR_CHK_OFFSET)
  #define RTL9300_HSB_DATA29_PKT_LEN_OFFSET                                                                    (0)
  #define RTL9300_HSB_DATA29_PKT_LEN_MASK                                                                      (0x3FFF << RTL9300_HSB_DATA29_PKT_LEN_OFFSET)

#define RTL9300_DMY_REG0_HSB_ADDR                                                                              (0xB518)
  #define RTL9300_DMY_REG0_HSB_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_HSB_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_HSB_DUMMY_OFFSET)

/*
 * Feature: HSM
 */
#define RTL9300_HSM0_DATA0_ADDR                                                                                (0xB7A0)
  #define RTL9300_HSM0_DATA0_DMAC_15_0_OFFSET                                                                  (16)
  #define RTL9300_HSM0_DATA0_DMAC_15_0_MASK                                                                    (0xFFFF << RTL9300_HSM0_DATA0_DMAC_15_0_OFFSET)
  #define RTL9300_HSM0_DATA0_CTAG_IF_OFFSET                                                                    (14)
  #define RTL9300_HSM0_DATA0_CTAG_IF_MASK                                                                      (0x1 << RTL9300_HSM0_DATA0_CTAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA0_PKT_LEN_OFFSET                                                                    (0)
  #define RTL9300_HSM0_DATA0_PKT_LEN_MASK                                                                      (0x3FFF << RTL9300_HSM0_DATA0_PKT_LEN_OFFSET)

#define RTL9300_HSM0_DATA1_ADDR                                                                                (0xB7A4)
  #define RTL9300_HSM0_DATA1_DMAC_47_16_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA1_DMAC_47_16_MASK                                                                   (0xFFFFFFFF << RTL9300_HSM0_DATA1_DMAC_47_16_OFFSET)

#define RTL9300_HSM0_DATA2_ADDR                                                                                (0xB7A8)
  #define RTL9300_HSM0_DATA2_SMAC_31_0_OFFSET                                                                  (0)
  #define RTL9300_HSM0_DATA2_SMAC_31_0_MASK                                                                    (0xFFFFFFFF << RTL9300_HSM0_DATA2_SMAC_31_0_OFFSET)

#define RTL9300_HSM0_DATA3_ADDR                                                                                (0xB7AC)
  #define RTL9300_HSM0_DATA3_STH_VLD_OFFSET                                                                    (29)
  #define RTL9300_HSM0_DATA3_STH_VLD_MASK                                                                      (0x1 << RTL9300_HSM0_DATA3_STH_VLD_OFFSET)
  #define RTL9300_HSM0_DATA3_SPHY_OFFSET                                                                       (23)
  #define RTL9300_HSM0_DATA3_SPHY_MASK                                                                         (0x3F << RTL9300_HSM0_DATA3_SPHY_OFFSET)
  #define RTL9300_HSM0_DATA3_TRK_ID_OFFSET                                                                     (16)
  #define RTL9300_HSM0_DATA3_TRK_ID_MASK                                                                       (0x7F << RTL9300_HSM0_DATA3_TRK_ID_OFFSET)
  #define RTL9300_HSM0_DATA3_SMAC_47_32_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA3_SMAC_47_32_MASK                                                                   (0xFFFF << RTL9300_HSM0_DATA3_SMAC_47_32_OFFSET)

#define RTL9300_HSM0_DATA4_ADDR                                                                                (0xB7B0)
  #define RTL9300_HSM0_DATA4_DP_OFFSET                                                                         (30)
  #define RTL9300_HSM0_DATA4_DP_MASK                                                                           (0x3 << RTL9300_HSM0_DATA4_DP_OFFSET)
  #define RTL9300_HSM0_DATA4_PROTO_STORM_DROP_OFFSET                                                           (29)
  #define RTL9300_HSM0_DATA4_PROTO_STORM_DROP_MASK                                                             (0x1 << RTL9300_HSM0_DATA4_PROTO_STORM_DROP_OFFSET)
  #define RTL9300_HSM0_DATA4_BYP_IGR_BWCTRL_OFFSET                                                             (28)
  #define RTL9300_HSM0_DATA4_BYP_IGR_BWCTRL_MASK                                                               (0x1 << RTL9300_HSM0_DATA4_BYP_IGR_BWCTRL_OFFSET)
  #define RTL9300_HSM0_DATA4_ST_CTAG_IF_OFFSET                                                                 (26)
  #define RTL9300_HSM0_DATA4_ST_CTAG_IF_MASK                                                                   (0x3 << RTL9300_HSM0_DATA4_ST_CTAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA4_ST_SA_LRN_OFFSET                                                                  (25)
  #define RTL9300_HSM0_DATA4_ST_SA_LRN_MASK                                                                    (0x1 << RTL9300_HSM0_DATA4_ST_SA_LRN_OFFSET)
  #define RTL9300_HSM0_DATA4_DP_INFO_OFFSET                                                                    (13)
  #define RTL9300_HSM0_DATA4_DP_INFO_MASK                                                                      (0xFFF << RTL9300_HSM0_DATA4_DP_INFO_OFFSET)
  #define RTL9300_HSM0_DATA4_DP_FMT_OFFSET                                                                     (12)
  #define RTL9300_HSM0_DATA4_DP_FMT_MASK                                                                       (0x1 << RTL9300_HSM0_DATA4_DP_FMT_OFFSET)
  #define RTL9300_HSM0_DATA4_FWD_TYPE_OFFSET                                                                   (10)
  #define RTL9300_HSM0_DATA4_FWD_TYPE_MASK                                                                     (0x3 << RTL9300_HSM0_DATA4_FWD_TYPE_OFFSET)
  #define RTL9300_HSM0_DATA4_SP_INFO_OFFSET                                                                    (0)
  #define RTL9300_HSM0_DATA4_SP_INFO_MASK                                                                      (0x3FF << RTL9300_HSM0_DATA4_SP_INFO_OFFSET)

#define RTL9300_HSM0_DATA5_ADDR                                                                                (0xB7B4)
  #define RTL9300_HSM0_DATA5_RMA_ACT_OFFSET                                                                    (29)
  #define RTL9300_HSM0_DATA5_RMA_ACT_MASK                                                                      (0x7 << RTL9300_HSM0_DATA5_RMA_ACT_OFFSET)
  #define RTL9300_HSM0_DATA5_RMA_LRN_OFFSET                                                                    (28)
  #define RTL9300_HSM0_DATA5_RMA_LRN_MASK                                                                      (0x1 << RTL9300_HSM0_DATA5_RMA_LRN_OFFSET)
  #define RTL9300_HSM0_DATA5_RMA_BYP_STP_OFFSET                                                                (27)
  #define RTL9300_HSM0_DATA5_RMA_BYP_STP_MASK                                                                  (0x1 << RTL9300_HSM0_DATA5_RMA_BYP_STP_OFFSET)
  #define RTL9300_HSM0_DATA5_IVC_MODE_OFFSET                                                                   (26)
  #define RTL9300_HSM0_DATA5_IVC_MODE_MASK                                                                     (0x1 << RTL9300_HSM0_DATA5_IVC_MODE_OFFSET)
  #define RTL9300_HSM0_DATA5_IVC_HIT_OFFSET                                                                    (25)
  #define RTL9300_HSM0_DATA5_IVC_HIT_MASK                                                                      (0x1 << RTL9300_HSM0_DATA5_IVC_HIT_OFFSET)
  #define RTL9300_HSM0_DATA5_IVC_ACT_OFFSET                                                                    (6)
  #define RTL9300_HSM0_DATA5_IVC_ACT_MASK                                                                      (0x7FFFF << RTL9300_HSM0_DATA5_IVC_ACT_OFFSET)
  #define RTL9300_HSM0_DATA5_INT_PRI_ROUTE_OFFSET                                                              (3)
  #define RTL9300_HSM0_DATA5_INT_PRI_ROUTE_MASK                                                                (0x7 << RTL9300_HSM0_DATA5_INT_PRI_ROUTE_OFFSET)
  #define RTL9300_HSM0_DATA5_INT_PRI_OFFSET                                                                    (0)
  #define RTL9300_HSM0_DATA5_INT_PRI_MASK                                                                      (0x7 << RTL9300_HSM0_DATA5_INT_PRI_OFFSET)

#define RTL9300_HSM0_DATA6_ADDR                                                                                (0xB7B8)
  #define RTL9300_HSM0_DATA6_ORG_OTAG_IF_OFFSET                                                                (28)
  #define RTL9300_HSM0_DATA6_ORG_OTAG_IF_MASK                                                                  (0x1 << RTL9300_HSM0_DATA6_ORG_OTAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA6_ORG_ITAG_OFFSET                                                                   (16)
  #define RTL9300_HSM0_DATA6_ORG_ITAG_MASK                                                                     (0xFFF << RTL9300_HSM0_DATA6_ORG_ITAG_OFFSET)
  #define RTL9300_HSM0_DATA6_ORG_ITAG_IF_OFFSET                                                                (15)
  #define RTL9300_HSM0_DATA6_ORG_ITAG_IF_MASK                                                                  (0x1 << RTL9300_HSM0_DATA6_ORG_ITAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA6_CAPWAP_TRAP_OFFSET                                                                (14)
  #define RTL9300_HSM0_DATA6_CAPWAP_TRAP_MASK                                                                  (0x1 << RTL9300_HSM0_DATA6_CAPWAP_TRAP_OFFSET)
  #define RTL9300_HSM0_DATA6_EAV_CLASS_A_OFFSET                                                                (13)
  #define RTL9300_HSM0_DATA6_EAV_CLASS_A_MASK                                                                  (0x1 << RTL9300_HSM0_DATA6_EAV_CLASS_A_OFFSET)
  #define RTL9300_HSM0_DATA6_EAV_CLASS_B_OFFSET                                                                (12)
  #define RTL9300_HSM0_DATA6_EAV_CLASS_B_MASK                                                                  (0x1 << RTL9300_HSM0_DATA6_EAV_CLASS_B_OFFSET)
  #define RTL9300_HSM0_DATA6_ATK_TYPE_OFFSET                                                                   (7)
  #define RTL9300_HSM0_DATA6_ATK_TYPE_MASK                                                                     (0x1F << RTL9300_HSM0_DATA6_ATK_TYPE_OFFSET)
  #define RTL9300_HSM0_DATA6_ATK_ACT_OFFSET                                                                    (5)
  #define RTL9300_HSM0_DATA6_ATK_ACT_MASK                                                                      (0x3 << RTL9300_HSM0_DATA6_ATK_ACT_OFFSET)
  #define RTL9300_HSM0_DATA6_ATK_HIT_OFFSET                                                                    (4)
  #define RTL9300_HSM0_DATA6_ATK_HIT_MASK                                                                      (0x1 << RTL9300_HSM0_DATA6_ATK_HIT_OFFSET)
  #define RTL9300_HSM0_DATA6_GRAP_ACT_OFFSET                                                                   (2)
  #define RTL9300_HSM0_DATA6_GRAP_ACT_MASK                                                                     (0x3 << RTL9300_HSM0_DATA6_GRAP_ACT_OFFSET)
  #define RTL9300_HSM0_DATA6_RMA_BYP_NEW_SA_DROP_OFFSET                                                        (1)
  #define RTL9300_HSM0_DATA6_RMA_BYP_NEW_SA_DROP_MASK                                                          (0x1 << RTL9300_HSM0_DATA6_RMA_BYP_NEW_SA_DROP_OFFSET)
  #define RTL9300_HSM0_DATA6_RMA_PKT_OFFSET                                                                    (0)
  #define RTL9300_HSM0_DATA6_RMA_PKT_MASK                                                                      (0x1 << RTL9300_HSM0_DATA6_RMA_PKT_OFFSET)

#define RTL9300_HSM0_DATA7_ADDR                                                                                (0xB7BC)
  #define RTL9300_HSM0_DATA7_ACL_ACT_19_0_OFFSET                                                               (12)
  #define RTL9300_HSM0_DATA7_ACL_ACT_19_0_MASK                                                                 (0xFFFFF << RTL9300_HSM0_DATA7_ACL_ACT_19_0_OFFSET)
  #define RTL9300_HSM0_DATA7_ORG_OTAG_OFFSET                                                                   (0)
  #define RTL9300_HSM0_DATA7_ORG_OTAG_MASK                                                                     (0xFFF << RTL9300_HSM0_DATA7_ORG_OTAG_OFFSET)

#define RTL9300_HSM0_DATA8_ADDR                                                                                (0xB7C0)
  #define RTL9300_HSM0_DATA8_ACL_ACT_51_20_OFFSET                                                              (0)
  #define RTL9300_HSM0_DATA8_ACL_ACT_51_20_MASK                                                                (0xFFFFFFFF << RTL9300_HSM0_DATA8_ACL_ACT_51_20_OFFSET)

#define RTL9300_HSM0_DATA9_ADDR                                                                                (0xB7C4)
  #define RTL9300_HSM0_DATA9_FWD_BASE_OFFSET                                                                   (21)
  #define RTL9300_HSM0_DATA9_FWD_BASE_MASK                                                                     (0x1 << RTL9300_HSM0_DATA9_FWD_BASE_OFFSET)
  #define RTL9300_HSM0_DATA9_IVC_DROP_OFFSET                                                                   (20)
  #define RTL9300_HSM0_DATA9_IVC_DROP_MASK                                                                     (0x1 << RTL9300_HSM0_DATA9_IVC_DROP_OFFSET)
  #define RTL9300_HSM0_DATA9_ACL_HIT_OFFSET                                                                    (11)
  #define RTL9300_HSM0_DATA9_ACL_HIT_MASK                                                                      (0x1FF << RTL9300_HSM0_DATA9_ACL_HIT_OFFSET)
  #define RTL9300_HSM0_DATA9_ACL_IDX_OFFSET                                                                    (0)
  #define RTL9300_HSM0_DATA9_ACL_IDX_MASK                                                                      (0x7FF << RTL9300_HSM0_DATA9_ACL_IDX_OFFSET)

#define RTL9300_HSM0_DATA10_ADDR                                                                               (0xB7C8)
  #define RTL9300_HSM0_DATA10_IGR_OVID_OFFSET                                                                  (12)
  #define RTL9300_HSM0_DATA10_IGR_OVID_MASK                                                                    (0xFFF << RTL9300_HSM0_DATA10_IGR_OVID_OFFSET)
  #define RTL9300_HSM0_DATA10_FWD_VID_OFFSET                                                                   (0)
  #define RTL9300_HSM0_DATA10_FWD_VID_MASK                                                                     (0xFFF << RTL9300_HSM0_DATA10_FWD_VID_OFFSET)

#define RTL9300_HSM0_DATA11_ADDR                                                                               (0xB7CC)
  #define RTL9300_HSM0_DATA11_MSTI_OFFSET                                                                      (24)
  #define RTL9300_HSM0_DATA11_MSTI_MASK                                                                        (0x3F << RTL9300_HSM0_DATA11_MSTI_OFFSET)
  #define RTL9300_HSM0_DATA11_VLAN_GROUP_MASK_OFFSET                                                           (16)
  #define RTL9300_HSM0_DATA11_VLAN_GROUP_MASK_MASK                                                             (0xFF << RTL9300_HSM0_DATA11_VLAN_GROUP_MASK_OFFSET)
  #define RTL9300_HSM0_DATA11_IACL_METER_DROP_OFFSET                                                           (15)
  #define RTL9300_HSM0_DATA11_IACL_METER_DROP_MASK                                                             (0x1 << RTL9300_HSM0_DATA11_IACL_METER_DROP_OFFSET)
  #define RTL9300_HSM0_DATA11_VLAN_CFI_ACT_OFFSET                                                              (13)
  #define RTL9300_HSM0_DATA11_VLAN_CFI_ACT_MASK                                                                (0x3 << RTL9300_HSM0_DATA11_VLAN_CFI_ACT_OFFSET)
  #define RTL9300_HSM0_DATA11_VLAN_AFT_DROP_OFFSET                                                             (12)
  #define RTL9300_HSM0_DATA11_VLAN_AFT_DROP_MASK                                                               (0x1 << RTL9300_HSM0_DATA11_VLAN_AFT_DROP_OFFSET)
  #define RTL9300_HSM0_DATA11_IGR_IVID_OFFSET                                                                  (0)
  #define RTL9300_HSM0_DATA11_IGR_IVID_MASK                                                                    (0xFFF << RTL9300_HSM0_DATA11_IGR_IVID_OFFSET)

#define RTL9300_HSM0_DATA12_ADDR                                                                               (0xB7D0)
  #define RTL9300_HSM0_DATA12_RMA_EAPOL_PKT_OFFSET                                                             (25)
  #define RTL9300_HSM0_DATA12_RMA_EAPOL_PKT_MASK                                                               (0x1 << RTL9300_HSM0_DATA12_RMA_EAPOL_PKT_OFFSET)
  #define RTL9300_HSM0_DATA12_ERR_PKT_OFFSET                                                                   (24)
  #define RTL9300_HSM0_DATA12_ERR_PKT_MASK                                                                     (0x1 << RTL9300_HSM0_DATA12_ERR_PKT_OFFSET)
  #define RTL9300_HSM0_DATA12_RMA_BYP_VLAN_FLTR_OFFSET                                                         (23)
  #define RTL9300_HSM0_DATA12_RMA_BYP_VLAN_FLTR_MASK                                                           (0x1 << RTL9300_HSM0_DATA12_RMA_BYP_VLAN_FLTR_OFFSET)
  #define RTL9300_HSM0_DATA12_IACL_METADATA_OFFSET                                                             (15)
  #define RTL9300_HSM0_DATA12_IACL_METADATA_MASK                                                               (0xFF << RTL9300_HSM0_DATA12_IACL_METADATA_OFFSET)
  #define RTL9300_HSM0_DATA12_IACL_BYP_ACT_OFFSET                                                              (11)
  #define RTL9300_HSM0_DATA12_IACL_BYP_ACT_MASK                                                                (0xF << RTL9300_HSM0_DATA12_IACL_BYP_ACT_OFFSET)
  #define RTL9300_HSM0_DATA12_OAM_DIS_LRN_OFFSET                                                               (10)
  #define RTL9300_HSM0_DATA12_OAM_DIS_LRN_MASK                                                                 (0x1 << RTL9300_HSM0_DATA12_OAM_DIS_LRN_OFFSET)
  #define RTL9300_HSM0_DATA12_OAM_ACT_OFFSET                                                                   (8)
  #define RTL9300_HSM0_DATA12_OAM_ACT_MASK                                                                     (0x3 << RTL9300_HSM0_DATA12_OAM_ACT_OFFSET)
  #define RTL9300_HSM0_DATA12_IGR_STP_STATUS_OFFSET                                                            (6)
  #define RTL9300_HSM0_DATA12_IGR_STP_STATUS_MASK                                                              (0x3 << RTL9300_HSM0_DATA12_IGR_STP_STATUS_OFFSET)
  #define RTL9300_HSM0_DATA12_RX_PORT_IN_VLAN_OFFSET                                                           (5)
  #define RTL9300_HSM0_DATA12_RX_PORT_IN_VLAN_MASK                                                             (0x1 << RTL9300_HSM0_DATA12_RX_PORT_IN_VLAN_OFFSET)
  #define RTL9300_HSM0_DATA12_UCAST_HKEY_OFFSET                                                                (4)
  #define RTL9300_HSM0_DATA12_UCAST_HKEY_MASK                                                                  (0x1 << RTL9300_HSM0_DATA12_UCAST_HKEY_OFFSET)
  #define RTL9300_HSM0_DATA12_MCAST_HKEY_OFFSET                                                                (3)
  #define RTL9300_HSM0_DATA12_MCAST_HKEY_MASK                                                                  (0x1 << RTL9300_HSM0_DATA12_MCAST_HKEY_OFFSET)
  #define RTL9300_HSM0_DATA12_VLAN_PROF_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA12_VLAN_PROF_MASK                                                                   (0x7 << RTL9300_HSM0_DATA12_VLAN_PROF_OFFSET)

#define RTL9300_HSM0_DATA13_ADDR                                                                               (0xB7D4)
  #define RTL9300_HSM0_DATA13_MCMIS_ACT_OFFSET                                                                 (15)
  #define RTL9300_HSM0_DATA13_MCMIS_ACT_MASK                                                                   (0xFFF << RTL9300_HSM0_DATA13_MCMIS_ACT_OFFSET)
  #define RTL9300_HSM0_DATA13_IP_RSV_ACT_OFFSET                                                                (12)
  #define RTL9300_HSM0_DATA13_IP_RSV_ACT_MASK                                                                  (0x7 << RTL9300_HSM0_DATA13_IP_RSV_ACT_OFFSET)
  #define RTL9300_HSM0_DATA13_RIP_IF_OFFSET                                                                    (11)
  #define RTL9300_HSM0_DATA13_RIP_IF_MASK                                                                      (0x1 << RTL9300_HSM0_DATA13_RIP_IF_OFFSET)
  #define RTL9300_HSM0_DATA13_DHCP_IF_OFFSET                                                                   (10)
  #define RTL9300_HSM0_DATA13_DHCP_IF_MASK                                                                     (0x1 << RTL9300_HSM0_DATA13_DHCP_IF_OFFSET)
  #define RTL9300_HSM0_DATA13_RTAG_IF_OFFSET                                                                   (9)
  #define RTL9300_HSM0_DATA13_RTAG_IF_MASK                                                                     (0x1 << RTL9300_HSM0_DATA13_RTAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA13_RMA_RSN_OFFSET                                                                   (2)
  #define RTL9300_HSM0_DATA13_RMA_RSN_MASK                                                                     (0x7F << RTL9300_HSM0_DATA13_RMA_RSN_OFFSET)
  #define RTL9300_HSM0_DATA13_RMA_USR_PKT_OFFSET                                                               (1)
  #define RTL9300_HSM0_DATA13_RMA_USR_PKT_MASK                                                                 (0x1 << RTL9300_HSM0_DATA13_RMA_USR_PKT_OFFSET)
  #define RTL9300_HSM0_DATA13_RMA_LLDP_PKT_OFFSET                                                              (0)
  #define RTL9300_HSM0_DATA13_RMA_LLDP_PKT_MASK                                                                (0x1 << RTL9300_HSM0_DATA13_RMA_LLDP_PKT_OFFSET)

#define RTL9300_HSM0_DATA14_ADDR                                                                               (0xB7D8)
  #define RTL9300_HSM0_DATA14_IPV6_PKT_OFFSET                                                                  (30)
  #define RTL9300_HSM0_DATA14_IPV6_PKT_MASK                                                                    (0x1 << RTL9300_HSM0_DATA14_IPV6_PKT_OFFSET)
  #define RTL9300_HSM0_DATA14_IPV4_PKT_OFFSET                                                                  (29)
  #define RTL9300_HSM0_DATA14_IPV4_PKT_MASK                                                                    (0x1 << RTL9300_HSM0_DATA14_IPV4_PKT_OFFSET)
  #define RTL9300_HSM0_DATA14_IGR_VLAN_MBR_OFFSET                                                              (0)
  #define RTL9300_HSM0_DATA14_IGR_VLAN_MBR_MASK                                                                (0x1FFFFFFF << RTL9300_HSM0_DATA14_IGR_VLAN_MBR_OFFSET)

#define RTL9300_HSM0_DATA15_ADDR                                                                               (0xB7DC)
  #define RTL9300_HSM0_DATA15_ROUTE_ACT_31_0_OFFSET                                                            (0)
  #define RTL9300_HSM0_DATA15_ROUTE_ACT_31_0_MASK                                                              (0xFFFFFFFF << RTL9300_HSM0_DATA15_ROUTE_ACT_31_0_OFFSET)

#define RTL9300_HSM0_DATA16_ADDR                                                                               (0xB7E0)
  #define RTL9300_HSM0_DATA16_ROUTE_ACT_61_32_OFFSET                                                           (0)
  #define RTL9300_HSM0_DATA16_ROUTE_ACT_61_32_MASK                                                             (0x3FFFFFFF << RTL9300_HSM0_DATA16_ROUTE_ACT_61_32_OFFSET)

#define RTL9300_HSM0_DATA17_ADDR                                                                               (0xB7E4)
  #define RTL9300_HSM0_DATA17_ND_PKT_IF_OFFSET                                                                 (22)
  #define RTL9300_HSM0_DATA17_ND_PKT_IF_MASK                                                                   (0x1 << RTL9300_HSM0_DATA17_ND_PKT_IF_OFFSET)
  #define RTL9300_HSM0_DATA17_ST_RT_IF_OFFSET                                                                  (21)
  #define RTL9300_HSM0_DATA17_ST_RT_IF_MASK                                                                    (0x1 << RTL9300_HSM0_DATA17_ST_RT_IF_OFFSET)
  #define RTL9300_HSM0_DATA17_LUT_HASH_ADDR1_OFFSET                                                            (15)
  #define RTL9300_HSM0_DATA17_LUT_HASH_ADDR1_MASK                                                              (0x3F << RTL9300_HSM0_DATA17_LUT_HASH_ADDR1_OFFSET)
  #define RTL9300_HSM0_DATA17_LUT_HASH_ADDR0_OFFSET                                                            (9)
  #define RTL9300_HSM0_DATA17_LUT_HASH_ADDR0_MASK                                                              (0x3F << RTL9300_HSM0_DATA17_LUT_HASH_ADDR0_OFFSET)
  #define RTL9300_HSM0_DATA17_SPCL_ACT_OFFSET                                                                  (0)
  #define RTL9300_HSM0_DATA17_SPCL_ACT_MASK                                                                    (0x1FF << RTL9300_HSM0_DATA17_SPCL_ACT_OFFSET)

#define RTL9300_HSM1_DATA0_ADDR                                                                                (0xB7E8)
  #define RTL9300_HSM1_DATA0_INT_PRI_ROUTE_OFFSET                                                              (20)
  #define RTL9300_HSM1_DATA0_INT_PRI_ROUTE_MASK                                                                (0x7 << RTL9300_HSM1_DATA0_INT_PRI_ROUTE_OFFSET)
  #define RTL9300_HSM1_DATA0_INT_PRI_OFFSET                                                                    (17)
  #define RTL9300_HSM1_DATA0_INT_PRI_MASK                                                                      (0x7 << RTL9300_HSM1_DATA0_INT_PRI_OFFSET)
  #define RTL9300_HSM1_DATA0_DP_OFFSET                                                                         (15)
  #define RTL9300_HSM1_DATA0_DP_MASK                                                                           (0x3 << RTL9300_HSM1_DATA0_DP_OFFSET)
  #define RTL9300_HSM1_DATA0_PROTO_STORM_DROP_OFFSET                                                           (14)
  #define RTL9300_HSM1_DATA0_PROTO_STORM_DROP_MASK                                                             (0x1 << RTL9300_HSM1_DATA0_PROTO_STORM_DROP_OFFSET)
  #define RTL9300_HSM1_DATA0_BYP_IGR_BWCTRL_OFFSET                                                             (13)
  #define RTL9300_HSM1_DATA0_BYP_IGR_BWCTRL_MASK                                                               (0x1 << RTL9300_HSM1_DATA0_BYP_IGR_BWCTRL_OFFSET)
  #define RTL9300_HSM1_DATA0_SPHY_OFFSET                                                                       (7)
  #define RTL9300_HSM1_DATA0_SPHY_MASK                                                                         (0x3F << RTL9300_HSM1_DATA0_SPHY_OFFSET)
  #define RTL9300_HSM1_DATA0_TRK_ID_OFFSET                                                                     (0)
  #define RTL9300_HSM1_DATA0_TRK_ID_MASK                                                                       (0x7F << RTL9300_HSM1_DATA0_TRK_ID_OFFSET)

#define RTL9300_HSM1_DATA1_ADDR                                                                                (0xB7EC)
  #define RTL9300_HSM1_DATA1_ATK_ACT_OFFSET                                                                    (29)
  #define RTL9300_HSM1_DATA1_ATK_ACT_MASK                                                                      (0x3 << RTL9300_HSM1_DATA1_ATK_ACT_OFFSET)
  #define RTL9300_HSM1_DATA1_ATK_HIT_OFFSET                                                                    (28)
  #define RTL9300_HSM1_DATA1_ATK_HIT_MASK                                                                      (0x1 << RTL9300_HSM1_DATA1_ATK_HIT_OFFSET)
  #define RTL9300_HSM1_DATA1_GRAP_ACT_OFFSET                                                                   (26)
  #define RTL9300_HSM1_DATA1_GRAP_ACT_MASK                                                                     (0x3 << RTL9300_HSM1_DATA1_GRAP_ACT_OFFSET)
  #define RTL9300_HSM1_DATA1_RMA_PKT_OFFSET                                                                    (25)
  #define RTL9300_HSM1_DATA1_RMA_PKT_MASK                                                                      (0x1 << RTL9300_HSM1_DATA1_RMA_PKT_OFFSET)
  #define RTL9300_HSM1_DATA1_RMA_ACT_OFFSET                                                                    (22)
  #define RTL9300_HSM1_DATA1_RMA_ACT_MASK                                                                      (0x7 << RTL9300_HSM1_DATA1_RMA_ACT_OFFSET)
  #define RTL9300_HSM1_DATA1_RMA_BYP_STP_OFFSET                                                                (21)
  #define RTL9300_HSM1_DATA1_RMA_BYP_STP_MASK                                                                  (0x1 << RTL9300_HSM1_DATA1_RMA_BYP_STP_OFFSET)
  #define RTL9300_HSM1_DATA1_IVC_MODE_OFFSET                                                                   (20)
  #define RTL9300_HSM1_DATA1_IVC_MODE_MASK                                                                     (0x1 << RTL9300_HSM1_DATA1_IVC_MODE_OFFSET)
  #define RTL9300_HSM1_DATA1_IVC_HIT_OFFSET                                                                    (19)
  #define RTL9300_HSM1_DATA1_IVC_HIT_MASK                                                                      (0x1 << RTL9300_HSM1_DATA1_IVC_HIT_OFFSET)
  #define RTL9300_HSM1_DATA1_IVC_ACT_OFFSET                                                                    (0)
  #define RTL9300_HSM1_DATA1_IVC_ACT_MASK                                                                      (0x7FFFF << RTL9300_HSM1_DATA1_IVC_ACT_OFFSET)

#define RTL9300_HSM1_DATA2_ADDR                                                                                (0xB7F0)
  #define RTL9300_HSM1_DATA2_ACL_ACT_20_0_OFFSET                                                               (11)
  #define RTL9300_HSM1_DATA2_ACL_ACT_20_0_MASK                                                                 (0x1FFFFF << RTL9300_HSM1_DATA2_ACL_ACT_20_0_OFFSET)
  #define RTL9300_HSM1_DATA2_CAPWAP_TRAP_OFFSET                                                                (7)
  #define RTL9300_HSM1_DATA2_CAPWAP_TRAP_MASK                                                                  (0x1 << RTL9300_HSM1_DATA2_CAPWAP_TRAP_OFFSET)
  #define RTL9300_HSM1_DATA2_EAV_CLASS_A_OFFSET                                                                (6)
  #define RTL9300_HSM1_DATA2_EAV_CLASS_A_MASK                                                                  (0x1 << RTL9300_HSM1_DATA2_EAV_CLASS_A_OFFSET)
  #define RTL9300_HSM1_DATA2_EAV_CLASS_B_OFFSET                                                                (5)
  #define RTL9300_HSM1_DATA2_EAV_CLASS_B_MASK                                                                  (0x1 << RTL9300_HSM1_DATA2_EAV_CLASS_B_OFFSET)
  #define RTL9300_HSM1_DATA2_ATK_TYPE_OFFSET                                                                   (0)
  #define RTL9300_HSM1_DATA2_ATK_TYPE_MASK                                                                     (0x1F << RTL9300_HSM1_DATA2_ATK_TYPE_OFFSET)

#define RTL9300_HSM1_DATA3_ADDR                                                                                (0xB7F4)
  #define RTL9300_HSM1_DATA3_ACL_ACT_51_21_OFFSET                                                              (0)
  #define RTL9300_HSM1_DATA3_ACL_ACT_51_21_MASK                                                                (0x7FFFFFFF << RTL9300_HSM1_DATA3_ACL_ACT_51_21_OFFSET)

#define RTL9300_HSM1_DATA4_ADDR                                                                                (0xB7F8)
  #define RTL9300_HSM1_DATA4_FWD_BASE_OFFSET                                                                   (21)
  #define RTL9300_HSM1_DATA4_FWD_BASE_MASK                                                                     (0x1 << RTL9300_HSM1_DATA4_FWD_BASE_OFFSET)
  #define RTL9300_HSM1_DATA4_IVC_DROP_OFFSET                                                                   (20)
  #define RTL9300_HSM1_DATA4_IVC_DROP_MASK                                                                     (0x1 << RTL9300_HSM1_DATA4_IVC_DROP_OFFSET)
  #define RTL9300_HSM1_DATA4_ACL_HIT_OFFSET                                                                    (11)
  #define RTL9300_HSM1_DATA4_ACL_HIT_MASK                                                                      (0x1FF << RTL9300_HSM1_DATA4_ACL_HIT_OFFSET)
  #define RTL9300_HSM1_DATA4_ACL_IDX_OFFSET                                                                    (0)
  #define RTL9300_HSM1_DATA4_ACL_IDX_MASK                                                                      (0x7FF << RTL9300_HSM1_DATA4_ACL_IDX_OFFSET)

#define RTL9300_HSM1_DATA5_ADDR                                                                                (0xB7FC)
  #define RTL9300_HSM1_DATA5_IGR_OVID_OFFSET                                                                   (12)
  #define RTL9300_HSM1_DATA5_IGR_OVID_MASK                                                                     (0xFFF << RTL9300_HSM1_DATA5_IGR_OVID_OFFSET)
  #define RTL9300_HSM1_DATA5_FWD_VID_OFFSET                                                                    (0)
  #define RTL9300_HSM1_DATA5_FWD_VID_MASK                                                                      (0xFFF << RTL9300_HSM1_DATA5_FWD_VID_OFFSET)

#define RTL9300_HSM1_DATA6_ADDR                                                                                (0xB800)
  #define RTL9300_HSM1_DATA6_MSTI_OFFSET                                                                       (24)
  #define RTL9300_HSM1_DATA6_MSTI_MASK                                                                         (0x3F << RTL9300_HSM1_DATA6_MSTI_OFFSET)
  #define RTL9300_HSM1_DATA6_VLAN_GROUP_MASK_OFFSET                                                            (16)
  #define RTL9300_HSM1_DATA6_VLAN_GROUP_MASK_MASK                                                              (0xFF << RTL9300_HSM1_DATA6_VLAN_GROUP_MASK_OFFSET)
  #define RTL9300_HSM1_DATA6_IACL_METER_DROP_OFFSET                                                            (15)
  #define RTL9300_HSM1_DATA6_IACL_METER_DROP_MASK                                                              (0x1 << RTL9300_HSM1_DATA6_IACL_METER_DROP_OFFSET)
  #define RTL9300_HSM1_DATA6_VLAN_CFI_ACT_OFFSET                                                               (13)
  #define RTL9300_HSM1_DATA6_VLAN_CFI_ACT_MASK                                                                 (0x3 << RTL9300_HSM1_DATA6_VLAN_CFI_ACT_OFFSET)
  #define RTL9300_HSM1_DATA6_VLAN_AFT_DROP_OFFSET                                                              (12)
  #define RTL9300_HSM1_DATA6_VLAN_AFT_DROP_MASK                                                                (0x1 << RTL9300_HSM1_DATA6_VLAN_AFT_DROP_OFFSET)
  #define RTL9300_HSM1_DATA6_IGR_IVID_OFFSET                                                                   (0)
  #define RTL9300_HSM1_DATA6_IGR_IVID_MASK                                                                     (0xFFF << RTL9300_HSM1_DATA6_IGR_IVID_OFFSET)

#define RTL9300_HSM1_DATA7_ADDR                                                                                (0xB804)
  #define RTL9300_HSM1_DATA7_L2_SA_HIT_OFFSET                                                                  (24)
  #define RTL9300_HSM1_DATA7_L2_SA_HIT_MASK                                                                    (0x1 << RTL9300_HSM1_DATA7_L2_SA_HIT_OFFSET)
  #define RTL9300_HSM1_DATA7_L2_SA_ENTRY_OFFSET                                                                (11)
  #define RTL9300_HSM1_DATA7_L2_SA_ENTRY_MASK                                                                  (0x1FFF << RTL9300_HSM1_DATA7_L2_SA_ENTRY_OFFSET)
  #define RTL9300_HSM1_DATA7_OAM_ACT_OFFSET                                                                    (3)
  #define RTL9300_HSM1_DATA7_OAM_ACT_MASK                                                                      (0x3 << RTL9300_HSM1_DATA7_OAM_ACT_OFFSET)
  #define RTL9300_HSM1_DATA7_IGR_STP_STATUS_OFFSET                                                             (1)
  #define RTL9300_HSM1_DATA7_IGR_STP_STATUS_MASK                                                               (0x3 << RTL9300_HSM1_DATA7_IGR_STP_STATUS_OFFSET)
  #define RTL9300_HSM1_DATA7_RX_PORT_IN_VLAN_OFFSET                                                            (0)
  #define RTL9300_HSM1_DATA7_RX_PORT_IN_VLAN_MASK                                                              (0x1 << RTL9300_HSM1_DATA7_RX_PORT_IN_VLAN_OFFSET)

#define RTL9300_HSM1_DATA8_ADDR                                                                                (0xB808)
  #define RTL9300_HSM1_DATA8_L2_DA_HIT_OFFSET                                                                  (31)
  #define RTL9300_HSM1_DATA8_L2_DA_HIT_MASK                                                                    (0x1 << RTL9300_HSM1_DATA8_L2_DA_HIT_OFFSET)
  #define RTL9300_HSM1_DATA8_L2_DA_ENTRY_OFFSET                                                                (0)
  #define RTL9300_HSM1_DATA8_L2_DA_ENTRY_MASK                                                                  (0x7FFFFFFF << RTL9300_HSM1_DATA8_L2_DA_ENTRY_OFFSET)

#define RTL9300_HSM1_DATA9_ADDR                                                                                (0xB80C)
  #define RTL9300_HSM1_DATA9_MAC_LIMIT_VLAN_ACT_OFFSET                                                         (14)
  #define RTL9300_HSM1_DATA9_MAC_LIMIT_VLAN_ACT_MASK                                                           (0x7 << RTL9300_HSM1_DATA9_MAC_LIMIT_VLAN_ACT_OFFSET)
  #define RTL9300_HSM1_DATA9_MAC_LIMIT_ACT_OFFSET                                                              (11)
  #define RTL9300_HSM1_DATA9_MAC_LIMIT_ACT_MASK                                                                (0x7 << RTL9300_HSM1_DATA9_MAC_LIMIT_ACT_OFFSET)
  #define RTL9300_HSM1_DATA9_L3_DA_IDX_OFFSET                                                                  (0)
  #define RTL9300_HSM1_DATA9_L3_DA_IDX_MASK                                                                    (0x7FF << RTL9300_HSM1_DATA9_L3_DA_IDX_OFFSET)

#define RTL9300_HSM1_DATA10_ADDR                                                                               (0xB810)
  #define RTL9300_HSM1_DATA10_HASH_TYPE_OFFSET                                                                 (8)
  #define RTL9300_HSM1_DATA10_HASH_TYPE_MASK                                                                   (0x3 << RTL9300_HSM1_DATA10_HASH_TYPE_OFFSET)
  #define RTL9300_HSM1_DATA10_DA_TYPE_OFFSET                                                                   (6)
  #define RTL9300_HSM1_DATA10_DA_TYPE_MASK                                                                     (0x3 << RTL9300_HSM1_DATA10_DA_TYPE_OFFSET)
  #define RTL9300_HSM1_DATA10_NEW_SA_ACT_OFFSET                                                                (3)
  #define RTL9300_HSM1_DATA10_NEW_SA_ACT_MASK                                                                  (0x7 << RTL9300_HSM1_DATA10_NEW_SA_ACT_OFFSET)
  #define RTL9300_HSM1_DATA10_STTC_PM_ACT_OFFSET                                                               (0)
  #define RTL9300_HSM1_DATA10_STTC_PM_ACT_MASK                                                                 (0x7 << RTL9300_HSM1_DATA10_STTC_PM_ACT_OFFSET)

#define RTL9300_HSM1_DATA11_ADDR                                                                               (0xB814)
  #define RTL9300_HSM1_DATA11_IS_MCAST_SA_OFFSET                                                               (31)
  #define RTL9300_HSM1_DATA11_IS_MCAST_SA_MASK                                                                 (0x1 << RTL9300_HSM1_DATA11_IS_MCAST_SA_OFFSET)
  #define RTL9300_HSM1_DATA11_IGR_VLAN_FLTR_ACT_OFFSET                                                         (29)
  #define RTL9300_HSM1_DATA11_IGR_VLAN_FLTR_ACT_MASK                                                           (0x3 << RTL9300_HSM1_DATA11_IGR_VLAN_FLTR_ACT_OFFSET)
  #define RTL9300_HSM1_DATA11_DPM_OFFSET                                                                       (0)
  #define RTL9300_HSM1_DATA11_DPM_MASK                                                                         (0x1FFFFFFF << RTL9300_HSM1_DATA11_DPM_OFFSET)

#define RTL9300_HSM1_DATA12_ADDR                                                                               (0xB818)
  #define RTL9300_HSM1_DATA12_NEXTHOP_IF_OFFSET                                                                (31)
  #define RTL9300_HSM1_DATA12_NEXTHOP_IF_MASK                                                                  (0x1 << RTL9300_HSM1_DATA12_NEXTHOP_IF_OFFSET)
  #define RTL9300_HSM1_DATA12_NEXTHOP_AGEOUT_OFFSET                                                            (30)
  #define RTL9300_HSM1_DATA12_NEXTHOP_AGEOUT_MASK                                                              (0x1 << RTL9300_HSM1_DATA12_NEXTHOP_AGEOUT_OFFSET)
  #define RTL9300_HSM1_DATA12_RMA_BYP_NEW_SA_DROP_OFFSET                                                       (29)
  #define RTL9300_HSM1_DATA12_RMA_BYP_NEW_SA_DROP_MASK                                                         (0x1 << RTL9300_HSM1_DATA12_RMA_BYP_NEW_SA_DROP_OFFSET)
  #define RTL9300_HSM1_DATA12_RMA_BYP_VLAN_FLTR_OFFSET                                                         (28)
  #define RTL9300_HSM1_DATA12_RMA_BYP_VLAN_FLTR_MASK                                                           (0x1 << RTL9300_HSM1_DATA12_RMA_BYP_VLAN_FLTR_OFFSET)
  #define RTL9300_HSM1_DATA12_IACL_BYP_ACT_OFFSET                                                              (24)
  #define RTL9300_HSM1_DATA12_IACL_BYP_ACT_MASK                                                                (0xF << RTL9300_HSM1_DATA12_IACL_BYP_ACT_OFFSET)
  #define RTL9300_HSM1_DATA12_CTAG_FLAG_OFFSET                                                                 (18)
  #define RTL9300_HSM1_DATA12_CTAG_FLAG_MASK                                                                   (0x3F << RTL9300_HSM1_DATA12_CTAG_FLAG_OFFSET)
  #define RTL9300_HSM1_DATA12_ORG_SPA_OFFSET                                                                   (7)
  #define RTL9300_HSM1_DATA12_ORG_SPA_MASK                                                                     (0x7FF << RTL9300_HSM1_DATA12_ORG_SPA_OFFSET)
  #define RTL9300_HSM1_DATA12_FORBID_PM_ACT_OFFSET                                                             (4)
  #define RTL9300_HSM1_DATA12_FORBID_PM_ACT_MASK                                                               (0x7 << RTL9300_HSM1_DATA12_FORBID_PM_ACT_OFFSET)
  #define RTL9300_HSM1_DATA12_DYN_PM_ACT_OFFSET                                                                (1)
  #define RTL9300_HSM1_DATA12_DYN_PM_ACT_MASK                                                                  (0x7 << RTL9300_HSM1_DATA12_DYN_PM_ACT_OFFSET)
  #define RTL9300_HSM1_DATA12_SRC_PORT_FLTR_EN_OFFSET                                                          (0)
  #define RTL9300_HSM1_DATA12_SRC_PORT_FLTR_EN_MASK                                                            (0x1 << RTL9300_HSM1_DATA12_SRC_PORT_FLTR_EN_OFFSET)

#define RTL9300_HSM1_DATA13_ADDR                                                                               (0xB81C)
  #define RTL9300_HSM1_DATA13_SPCL_ACT_OFFSET                                                                  (23)
  #define RTL9300_HSM1_DATA13_SPCL_ACT_MASK                                                                    (0x1FF << RTL9300_HSM1_DATA13_SPCL_ACT_OFFSET)
  #define RTL9300_HSM1_DATA13_IP_RSV_ACT_OFFSET                                                                (20)
  #define RTL9300_HSM1_DATA13_IP_RSV_ACT_MASK                                                                  (0x7 << RTL9300_HSM1_DATA13_IP_RSV_ACT_OFFSET)
  #define RTL9300_HSM1_DATA13_RIP_IF_OFFSET                                                                    (19)
  #define RTL9300_HSM1_DATA13_RIP_IF_MASK                                                                      (0x1 << RTL9300_HSM1_DATA13_RIP_IF_OFFSET)
  #define RTL9300_HSM1_DATA13_DHCP_IF_OFFSET                                                                   (18)
  #define RTL9300_HSM1_DATA13_DHCP_IF_MASK                                                                     (0x1 << RTL9300_HSM1_DATA13_DHCP_IF_OFFSET)
  #define RTL9300_HSM1_DATA13_RMA_RSN_OFFSET                                                                   (11)
  #define RTL9300_HSM1_DATA13_RMA_RSN_MASK                                                                     (0x7F << RTL9300_HSM1_DATA13_RMA_RSN_OFFSET)
  #define RTL9300_HSM1_DATA13_L2_HASH_FULL_ACT_OFFSET                                                          (8)
  #define RTL9300_HSM1_DATA13_L2_HASH_FULL_ACT_MASK                                                            (0x7 << RTL9300_HSM1_DATA13_L2_HASH_FULL_ACT_OFFSET)
  #define RTL9300_HSM1_DATA13_IACL_METADATA_OFFSET                                                             (0)
  #define RTL9300_HSM1_DATA13_IACL_METADATA_MASK                                                               (0xFF << RTL9300_HSM1_DATA13_IACL_METADATA_OFFSET)

#define RTL9300_HSM1_DATA14_ADDR                                                                               (0xB820)
  #define RTL9300_HSM1_DATA14_ROUTE_ACT_31_0_OFFSET                                                            (0)
  #define RTL9300_HSM1_DATA14_ROUTE_ACT_31_0_MASK                                                              (0xFFFFFFFF << RTL9300_HSM1_DATA14_ROUTE_ACT_31_0_OFFSET)

#define RTL9300_HSM1_DATA15_ADDR                                                                               (0xB824)
  #define RTL9300_HSM1_DATA15_ND_PKT_IF_OFFSET                                                                 (24)
  #define RTL9300_HSM1_DATA15_ND_PKT_IF_MASK                                                                   (0x1 << RTL9300_HSM1_DATA15_ND_PKT_IF_OFFSET)
  #define RTL9300_HSM1_DATA15_UC_TO_STK_OFFSET                                                                 (23)
  #define RTL9300_HSM1_DATA15_UC_TO_STK_MASK                                                                   (0x1 << RTL9300_HSM1_DATA15_UC_TO_STK_OFFSET)
  #define RTL9300_HSM1_DATA15_MCMIS_ACT_OFFSET                                                                 (11)
  #define RTL9300_HSM1_DATA15_MCMIS_ACT_MASK                                                                   (0xFFF << RTL9300_HSM1_DATA15_MCMIS_ACT_OFFSET)
  #define RTL9300_HSM1_DATA15_PORT_MV_OFFSET                                                                   (10)
  #define RTL9300_HSM1_DATA15_PORT_MV_MASK                                                                     (0x1 << RTL9300_HSM1_DATA15_PORT_MV_OFFSET)
  #define RTL9300_HSM1_DATA15_ROUTE_ACT_41_32_OFFSET                                                           (0)
  #define RTL9300_HSM1_DATA15_ROUTE_ACT_41_32_MASK                                                             (0x3FF << RTL9300_HSM1_DATA15_ROUTE_ACT_41_32_OFFSET)

#define RTL9300_HSM1_DATA16_ADDR                                                                               (0xB828)
  #define RTL9300_HSM1_DATA16_TRK_HIT_IDX_OFFSET                                                               (17)
  #define RTL9300_HSM1_DATA16_TRK_HIT_IDX_MASK                                                                 (0x1 << RTL9300_HSM1_DATA16_TRK_HIT_IDX_OFFSET)
  #define RTL9300_HSM1_DATA16_TRK_UC_OFFSET                                                                    (16)
  #define RTL9300_HSM1_DATA16_TRK_UC_MASK                                                                      (0x1 << RTL9300_HSM1_DATA16_TRK_UC_OFFSET)
  #define RTL9300_HSM1_DATA16_ST_SA_LRN_OFFSET                                                                 (15)
  #define RTL9300_HSM1_DATA16_ST_SA_LRN_MASK                                                                   (0x1 << RTL9300_HSM1_DATA16_ST_SA_LRN_OFFSET)
  #define RTL9300_HSM1_DATA16_DP_INFO_OFFSET                                                                   (3)
  #define RTL9300_HSM1_DATA16_DP_INFO_MASK                                                                     (0xFFF << RTL9300_HSM1_DATA16_DP_INFO_OFFSET)
  #define RTL9300_HSM1_DATA16_DP_FMT_OFFSET                                                                    (2)
  #define RTL9300_HSM1_DATA16_DP_FMT_MASK                                                                      (0x1 << RTL9300_HSM1_DATA16_DP_FMT_OFFSET)
  #define RTL9300_HSM1_DATA16_FWD_TYPE_OFFSET                                                                  (0)
  #define RTL9300_HSM1_DATA16_FWD_TYPE_MASK                                                                    (0x3 << RTL9300_HSM1_DATA16_FWD_TYPE_OFFSET)

#define RTL9300_HSM2_DATA0_ADDR                                                                                (0xB82C)
  #define RTL9300_HSM2_DATA0_IP_LENGTH_OFFSET                                                                  (14)
  #define RTL9300_HSM2_DATA0_IP_LENGTH_MASK                                                                    (0xFFFF << RTL9300_HSM2_DATA0_IP_LENGTH_OFFSET)
  #define RTL9300_HSM2_DATA0_IP_TTL_OFFSET                                                                     (6)
  #define RTL9300_HSM2_DATA0_IP_TTL_MASK                                                                       (0xFF << RTL9300_HSM2_DATA0_IP_TTL_OFFSET)
  #define RTL9300_HSM2_DATA0_ERR_PKT_OFFSET                                                                    (5)
  #define RTL9300_HSM2_DATA0_ERR_PKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA0_ERR_PKT_OFFSET)
  #define RTL9300_HSM2_DATA0_IPV4_CHKSUM_OK_OFFSET                                                             (4)
  #define RTL9300_HSM2_DATA0_IPV4_CHKSUM_OK_MASK                                                               (0x1 << RTL9300_HSM2_DATA0_IPV4_CHKSUM_OK_OFFSET)
  #define RTL9300_HSM2_DATA0_HOL_PRVNT_OFFSET                                                                  (3)
  #define RTL9300_HSM2_DATA0_HOL_PRVNT_MASK                                                                    (0x1 << RTL9300_HSM2_DATA0_HOL_PRVNT_OFFSET)
  #define RTL9300_HSM2_DATA0_IPV6_MLD_OFFSET                                                                   (2)
  #define RTL9300_HSM2_DATA0_IPV6_MLD_MASK                                                                     (0x1 << RTL9300_HSM2_DATA0_IPV6_MLD_OFFSET)
  #define RTL9300_HSM2_DATA0_IPV4_IGMP_OFFSET                                                                  (1)
  #define RTL9300_HSM2_DATA0_IPV4_IGMP_MASK                                                                    (0x1 << RTL9300_HSM2_DATA0_IPV4_IGMP_OFFSET)
  #define RTL9300_HSM2_DATA0_OAM_PDU_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA0_OAM_PDU_MASK                                                                      (0x1 << RTL9300_HSM2_DATA0_OAM_PDU_OFFSET)

#define RTL9300_HSM2_DATA1_ADDR                                                                                (0xB830)
  #define RTL9300_HSM2_DATA1_RFC1042_OFFSET                                                                    (16)
  #define RTL9300_HSM2_DATA1_RFC1042_MASK                                                                      (0x1 << RTL9300_HSM2_DATA1_RFC1042_OFFSET)
  #define RTL9300_HSM2_DATA1_PPPOE_PKT_OFFSET                                                                  (15)
  #define RTL9300_HSM2_DATA1_PPPOE_PKT_MASK                                                                    (0x1 << RTL9300_HSM2_DATA1_PPPOE_PKT_OFFSET)
  #define RTL9300_HSM2_DATA1_LLC_OTHER_OFFSET                                                                  (14)
  #define RTL9300_HSM2_DATA1_LLC_OTHER_MASK                                                                    (0x1 << RTL9300_HSM2_DATA1_LLC_OTHER_OFFSET)
  #define RTL9300_HSM2_DATA1_PKT_LEN_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA1_PKT_LEN_MASK                                                                      (0x3FFF << RTL9300_HSM2_DATA1_PKT_LEN_OFFSET)

#define RTL9300_HSM2_DATA2_ADDR                                                                                (0xB834)
  #define RTL9300_HSM2_DATA2_OTAG_EXIST_OFFSET                                                                 (16)
  #define RTL9300_HSM2_DATA2_OTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM2_DATA2_OTAG_EXIST_OFFSET)
  #define RTL9300_HSM2_DATA2_ITAG_EXIST_OFFSET                                                                 (15)
  #define RTL9300_HSM2_DATA2_ITAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM2_DATA2_ITAG_EXIST_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_EXIST_OFFSET                                                                 (14)
  #define RTL9300_HSM2_DATA2_CTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM2_DATA2_CTAG_EXIST_OFFSET)
  #define RTL9300_HSM2_DATA2_ETAG_EXIST_OFFSET                                                                 (13)
  #define RTL9300_HSM2_DATA2_ETAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM2_DATA2_ETAG_EXIST_OFFSET)
  #define RTL9300_HSM2_DATA2_RTAG_EXIST_OFFSET                                                                 (12)
  #define RTL9300_HSM2_DATA2_RTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM2_DATA2_RTAG_EXIST_OFFSET)
  #define RTL9300_HSM2_DATA2_RTAG_TYPE_OFFSET                                                                  (11)
  #define RTL9300_HSM2_DATA2_RTAG_TYPE_MASK                                                                    (0x1 << RTL9300_HSM2_DATA2_RTAG_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA2_IGR_ERR_OFFSET                                                                    (10)
  #define RTL9300_HSM2_DATA2_IGR_ERR_MASK                                                                      (0x1 << RTL9300_HSM2_DATA2_IGR_ERR_OFFSET)
  #define RTL9300_HSM2_DATA2_SPHY_OFFSET                                                                       (4)
  #define RTL9300_HSM2_DATA2_SPHY_MASK                                                                         (0x3F << RTL9300_HSM2_DATA2_SPHY_OFFSET)
  #define RTL9300_HSM2_DATA2_ITPID_IDX_OFFSET                                                                  (2)
  #define RTL9300_HSM2_DATA2_ITPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM2_DATA2_ITPID_IDX_OFFSET)
  #define RTL9300_HSM2_DATA2_OTPID_IDX_OFFSET                                                                  (0)
  #define RTL9300_HSM2_DATA2_OTPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM2_DATA2_OTPID_IDX_OFFSET)

#define RTL9300_HSM2_DATA3_ADDR                                                                                (0xB838)
  #define RTL9300_HSM2_DATA3_OTAG_CONTENT_OFFSET                                                               (16)
  #define RTL9300_HSM2_DATA3_OTAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSM2_DATA3_OTAG_CONTENT_OFFSET)
  #define RTL9300_HSM2_DATA3_ITAG_CONTENT_OFFSET                                                               (0)
  #define RTL9300_HSM2_DATA3_ITAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSM2_DATA3_ITAG_CONTENT_OFFSET)

#define RTL9300_HSM2_DATA4_ADDR                                                                                (0xB83C)
  #define RTL9300_HSM2_DATA4_RMA_EAPOL_PKT_OFFSET                                                              (11)
  #define RTL9300_HSM2_DATA4_RMA_EAPOL_PKT_MASK                                                                (0x1 << RTL9300_HSM2_DATA4_RMA_EAPOL_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_ARP_PKT_OFFSET                                                                    (10)
  #define RTL9300_HSM2_DATA4_ARP_PKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA4_ARP_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_RTK_PKT_OFFSET                                                                    (9)
  #define RTL9300_HSM2_DATA4_RTK_PKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA4_RTK_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_RLDP_RLPP_PKT_OFFSET                                                              (8)
  #define RTL9300_HSM2_DATA4_RLDP_RLPP_PKT_MASK                                                                (0x1 << RTL9300_HSM2_DATA4_RLDP_RLPP_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_ETH_OFFSET                                                                        (7)
  #define RTL9300_HSM2_DATA4_ETH_MASK                                                                          (0x1 << RTL9300_HSM2_DATA4_ETH_OFFSET)
  #define RTL9300_HSM2_DATA4_RMA_BPDU_PKT_OFFSET                                                               (6)
  #define RTL9300_HSM2_DATA4_RMA_BPDU_PKT_MASK                                                                 (0x1 << RTL9300_HSM2_DATA4_RMA_BPDU_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_DA_BCAST_OFFSET                                                                   (5)
  #define RTL9300_HSM2_DATA4_DA_BCAST_MASK                                                                     (0x1 << RTL9300_HSM2_DATA4_DA_BCAST_OFFSET)
  #define RTL9300_HSM2_DATA4_DA_MCAST_OFFSET                                                                   (4)
  #define RTL9300_HSM2_DATA4_DA_MCAST_MASK                                                                     (0x1 << RTL9300_HSM2_DATA4_DA_MCAST_OFFSET)
  #define RTL9300_HSM2_DATA4_SA_ZERO_OFFSET                                                                    (3)
  #define RTL9300_HSM2_DATA4_SA_ZERO_MASK                                                                      (0x1 << RTL9300_HSM2_DATA4_SA_ZERO_OFFSET)
  #define RTL9300_HSM2_DATA4_IS_MCAST_SA_OFFSET                                                                (2)
  #define RTL9300_HSM2_DATA4_IS_MCAST_SA_MASK                                                                  (0x1 << RTL9300_HSM2_DATA4_IS_MCAST_SA_OFFSET)
  #define RTL9300_HSM2_DATA4_IPV4_PKT_OFFSET                                                                   (1)
  #define RTL9300_HSM2_DATA4_IPV4_PKT_MASK                                                                     (0x1 << RTL9300_HSM2_DATA4_IPV4_PKT_OFFSET)
  #define RTL9300_HSM2_DATA4_IPV6_PKT_OFFSET                                                                   (0)
  #define RTL9300_HSM2_DATA4_IPV6_PKT_MASK                                                                     (0x1 << RTL9300_HSM2_DATA4_IPV6_PKT_OFFSET)

#define RTL9300_HSM2_DATA5_ADDR                                                                                (0xB840)
  #define RTL9300_HSM2_DATA5_PAGE_CNT_OFFSET                                                                   (24)
  #define RTL9300_HSM2_DATA5_PAGE_CNT_MASK                                                                     (0x3F << RTL9300_HSM2_DATA5_PAGE_CNT_OFFSET)
  #define RTL9300_HSM2_DATA5_FST_DSC_OFFSET                                                                    (12)
  #define RTL9300_HSM2_DATA5_FST_DSC_MASK                                                                      (0xFFF << RTL9300_HSM2_DATA5_FST_DSC_OFFSET)
  #define RTL9300_HSM2_DATA5_LST_DSC_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA5_LST_DSC_MASK                                                                      (0xFFF << RTL9300_HSM2_DATA5_LST_DSC_OFFSET)

#define RTL9300_HSM2_DATA6_ADDR                                                                                (0xB844)
  #define RTL9300_HSM2_DATA6_DA_TYPE_OFFSET                                                                    (24)
  #define RTL9300_HSM2_DATA6_DA_TYPE_MASK                                                                      (0x3 << RTL9300_HSM2_DATA6_DA_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA6_L2_SA_HIT_OFFSET                                                                  (23)
  #define RTL9300_HSM2_DATA6_L2_SA_HIT_MASK                                                                    (0x1 << RTL9300_HSM2_DATA6_L2_SA_HIT_OFFSET)
  #define RTL9300_HSM2_DATA6_L2_SA_BLOCK_OFFSET                                                                (22)
  #define RTL9300_HSM2_DATA6_L2_SA_BLOCK_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_L2_SA_BLOCK_OFFSET)
  #define RTL9300_HSM2_DATA6_IGR_STP_STATUS_OFFSET                                                             (20)
  #define RTL9300_HSM2_DATA6_IGR_STP_STATUS_MASK                                                               (0x3 << RTL9300_HSM2_DATA6_IGR_STP_STATUS_OFFSET)
  #define RTL9300_HSM2_DATA6_VLAN_CFI_ACT_OFFSET                                                               (18)
  #define RTL9300_HSM2_DATA6_VLAN_CFI_ACT_MASK                                                                 (0x3 << RTL9300_HSM2_DATA6_VLAN_CFI_ACT_OFFSET)
  #define RTL9300_HSM2_DATA6_VLAN_AFT_DROP_OFFSET                                                              (17)
  #define RTL9300_HSM2_DATA6_VLAN_AFT_DROP_MASK                                                                (0x1 << RTL9300_HSM2_DATA6_VLAN_AFT_DROP_OFFSET)
  #define RTL9300_HSM2_DATA6_CAPWAP_TRAP_OFFSET                                                                (16)
  #define RTL9300_HSM2_DATA6_CAPWAP_TRAP_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_CAPWAP_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA6_PROTO_STORM_DROP_OFFSET                                                           (15)
  #define RTL9300_HSM2_DATA6_PROTO_STORM_DROP_MASK                                                             (0x1 << RTL9300_HSM2_DATA6_PROTO_STORM_DROP_OFFSET)
  #define RTL9300_HSM2_DATA6_EAV_CLASS_A_OFFSET                                                                (14)
  #define RTL9300_HSM2_DATA6_EAV_CLASS_A_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_EAV_CLASS_A_OFFSET)
  #define RTL9300_HSM2_DATA6_EAV_CLASS_B_OFFSET                                                                (13)
  #define RTL9300_HSM2_DATA6_EAV_CLASS_B_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_EAV_CLASS_B_OFFSET)
  #define RTL9300_HSM2_DATA6_RMA_PKT_OFFSET                                                                    (12)
  #define RTL9300_HSM2_DATA6_RMA_PKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA6_RMA_PKT_OFFSET)
  #define RTL9300_HSM2_DATA6_RMA_ACT_OFFSET                                                                    (9)
  #define RTL9300_HSM2_DATA6_RMA_ACT_MASK                                                                      (0x7 << RTL9300_HSM2_DATA6_RMA_ACT_OFFSET)
  #define RTL9300_HSM2_DATA6_RMA_BYP_VLAN_FLTR_OFFSET                                                          (8)
  #define RTL9300_HSM2_DATA6_RMA_BYP_VLAN_FLTR_MASK                                                            (0x1 << RTL9300_HSM2_DATA6_RMA_BYP_VLAN_FLTR_OFFSET)
  #define RTL9300_HSM2_DATA6_RMA_BYP_STP_OFFSET                                                                (7)
  #define RTL9300_HSM2_DATA6_RMA_BYP_STP_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_RMA_BYP_STP_OFFSET)
  #define RTL9300_HSM2_DATA6_RMA_RSN_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA6_RMA_RSN_MASK                                                                      (0x7F << RTL9300_HSM2_DATA6_RMA_RSN_OFFSET)

#define RTL9300_HSM2_DATA7_ADDR                                                                                (0xB848)
  #define RTL9300_HSM2_DATA7_VLAN_SP_FLTR_ACT_OFFSET                                                           (30)
  #define RTL9300_HSM2_DATA7_VLAN_SP_FLTR_ACT_MASK                                                             (0x3 << RTL9300_HSM2_DATA7_VLAN_SP_FLTR_ACT_OFFSET)
  #define RTL9300_HSM2_DATA7_RX_PORT_IN_VLAN_OFFSET                                                            (29)
  #define RTL9300_HSM2_DATA7_RX_PORT_IN_VLAN_MASK                                                              (0x1 << RTL9300_HSM2_DATA7_RX_PORT_IN_VLAN_OFFSET)
  #define RTL9300_HSM2_DATA7_DPM_OFFSET                                                                        (0)
  #define RTL9300_HSM2_DATA7_DPM_MASK                                                                          (0x1FFFFFFF << RTL9300_HSM2_DATA7_DPM_OFFSET)

#define RTL9300_HSM2_DATA8_ADDR                                                                                (0xB84C)
  #define RTL9300_HSM2_DATA8_TRK_HASH_1_OFFSET                                                                 (26)
  #define RTL9300_HSM2_DATA8_TRK_HASH_1_MASK                                                                   (0x3F << RTL9300_HSM2_DATA8_TRK_HASH_1_OFFSET)
  #define RTL9300_HSM2_DATA8_UNKN_TRK_HASH_0_OFFSET                                                            (20)
  #define RTL9300_HSM2_DATA8_UNKN_TRK_HASH_0_MASK                                                              (0x3F << RTL9300_HSM2_DATA8_UNKN_TRK_HASH_0_OFFSET)
  #define RTL9300_HSM2_DATA8_UNKN_TRK_HASH_1_OFFSET                                                            (14)
  #define RTL9300_HSM2_DATA8_UNKN_TRK_HASH_1_MASK                                                              (0x3F << RTL9300_HSM2_DATA8_UNKN_TRK_HASH_1_OFFSET)
  #define RTL9300_HSM2_DATA8_HASH_UC_OFFSET                                                                    (13)
  #define RTL9300_HSM2_DATA8_HASH_UC_MASK                                                                      (0x1 << RTL9300_HSM2_DATA8_HASH_UC_OFFSET)
  #define RTL9300_HSM2_DATA8_HASH_IDX_OFFSET                                                                   (12)
  #define RTL9300_HSM2_DATA8_HASH_IDX_MASK                                                                     (0x1 << RTL9300_HSM2_DATA8_HASH_IDX_OFFSET)
  #define RTL9300_HSM2_DATA8_SRC_PORT_FLTR_EN_OFFSET                                                           (11)
  #define RTL9300_HSM2_DATA8_SRC_PORT_FLTR_EN_MASK                                                             (0x1 << RTL9300_HSM2_DATA8_SRC_PORT_FLTR_EN_OFFSET)
  #define RTL9300_HSM2_DATA8_TRK_ID_OFFSET                                                                     (4)
  #define RTL9300_HSM2_DATA8_TRK_ID_MASK                                                                       (0x7F << RTL9300_HSM2_DATA8_TRK_ID_OFFSET)
  #define RTL9300_HSM2_DATA8_RMA_BYP_NEW_SA_DROP_OFFSET                                                        (3)
  #define RTL9300_HSM2_DATA8_RMA_BYP_NEW_SA_DROP_MASK                                                          (0x1 << RTL9300_HSM2_DATA8_RMA_BYP_NEW_SA_DROP_OFFSET)
  #define RTL9300_HSM2_DATA8_IACL_BYP_ACT_OFFSET                                                               (0)
  #define RTL9300_HSM2_DATA8_IACL_BYP_ACT_MASK                                                                 (0x7 << RTL9300_HSM2_DATA8_IACL_BYP_ACT_OFFSET)

#define RTL9300_HSM2_DATA9_ADDR                                                                                (0xB850)
  #define RTL9300_HSM2_DATA9_ACL_CPU_FMT_OFFSET                                                                (29)
  #define RTL9300_HSM2_DATA9_ACL_CPU_FMT_MASK                                                                  (0x3 << RTL9300_HSM2_DATA9_ACL_CPU_FMT_OFFSET)
  #define RTL9300_HSM2_DATA9_ACL_REDI_OFFSET                                                                   (28)
  #define RTL9300_HSM2_DATA9_ACL_REDI_MASK                                                                     (0x1 << RTL9300_HSM2_DATA9_ACL_REDI_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_IACL_ITAG_STATUS_AS_OFFSET                                                    (27)
  #define RTL9300_HSM2_DATA9_IVC_IACL_ITAG_STATUS_AS_MASK                                                      (0x1 << RTL9300_HSM2_DATA9_IVC_IACL_ITAG_STATUS_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_IACL_OTAG_STATUS_AS_OFFSET                                                    (26)
  #define RTL9300_HSM2_DATA9_IVC_IACL_OTAG_STATUS_AS_MASK                                                      (0x1 << RTL9300_HSM2_DATA9_IVC_IACL_OTAG_STATUS_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_IACL_IPRI_AS_OFFSET                                                           (25)
  #define RTL9300_HSM2_DATA9_IVC_IACL_IPRI_AS_MASK                                                             (0x1 << RTL9300_HSM2_DATA9_IVC_IACL_IPRI_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_IACL_OPRI_AS_OFFSET                                                           (24)
  #define RTL9300_HSM2_DATA9_IVC_IACL_OPRI_AS_MASK                                                             (0x1 << RTL9300_HSM2_DATA9_IVC_IACL_OPRI_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_ITPID_AS_OFFSET                                                               (23)
  #define RTL9300_HSM2_DATA9_IVC_ITPID_AS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA9_IVC_ITPID_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_IVC_OTPID_AS_OFFSET                                                               (22)
  #define RTL9300_HSM2_DATA9_IVC_OTPID_AS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA9_IVC_OTPID_AS_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_ITAG_STATUS_OFFSET                                                            (20)
  #define RTL9300_HSM2_DATA9_EGR_ITAG_STATUS_MASK                                                              (0x3 << RTL9300_HSM2_DATA9_EGR_ITAG_STATUS_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_OTAG_STATUS_OFFSET                                                            (18)
  #define RTL9300_HSM2_DATA9_EGR_OTAG_STATUS_MASK                                                              (0x3 << RTL9300_HSM2_DATA9_EGR_OTAG_STATUS_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_IPRI_OFFSET                                                                   (15)
  #define RTL9300_HSM2_DATA9_EGR_IPRI_MASK                                                                     (0x7 << RTL9300_HSM2_DATA9_EGR_IPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_OPRI_OFFSET                                                                   (12)
  #define RTL9300_HSM2_DATA9_EGR_OPRI_MASK                                                                     (0x7 << RTL9300_HSM2_DATA9_EGR_OPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_INT_ICFI_OFFSET                                                                   (11)
  #define RTL9300_HSM2_DATA9_INT_ICFI_MASK                                                                     (0x1 << RTL9300_HSM2_DATA9_INT_ICFI_OFFSET)
  #define RTL9300_HSM2_DATA9_INT_OCFI_OFFSET                                                                   (10)
  #define RTL9300_HSM2_DATA9_INT_OCFI_MASK                                                                     (0x1 << RTL9300_HSM2_DATA9_INT_OCFI_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_ITPID_IDX_OFFSET                                                              (8)
  #define RTL9300_HSM2_DATA9_EGR_ITPID_IDX_MASK                                                                (0x3 << RTL9300_HSM2_DATA9_EGR_ITPID_IDX_OFFSET)
  #define RTL9300_HSM2_DATA9_EGR_OTPID_IDX_OFFSET                                                              (6)
  #define RTL9300_HSM2_DATA9_EGR_OTPID_IDX_MASK                                                                (0x3 << RTL9300_HSM2_DATA9_EGR_OTPID_IDX_OFFSET)
  #define RTL9300_HSM2_DATA9_TRK_HASH_0_OFFSET                                                                 (0)
  #define RTL9300_HSM2_DATA9_TRK_HASH_0_MASK                                                                   (0x3F << RTL9300_HSM2_DATA9_TRK_HASH_0_OFFSET)

#define RTL9300_HSM2_DATA10_ADDR                                                                               (0xB854)
  #define RTL9300_HSM2_DATA10_IGR_OVID_OFFSET                                                                  (20)
  #define RTL9300_HSM2_DATA10_IGR_OVID_MASK                                                                    (0xFFF << RTL9300_HSM2_DATA10_IGR_OVID_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_OVID_AS_OFFSET                                                              (19)
  #define RTL9300_HSM2_DATA10_EACL_OVID_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_OVID_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_N_1_OVID_AS_OFFSET                                                               (18)
  #define RTL9300_HSM2_DATA10_N_1_OVID_AS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA10_N_1_OVID_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_ITAG_AS_OFFSET                                                              (17)
  #define RTL9300_HSM2_DATA10_EACL_ITAG_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_ITAG_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_OTAG_AS_OFFSET                                                              (16)
  #define RTL9300_HSM2_DATA10_EACL_OTAG_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_OTAG_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_IPRI_AS_OFFSET                                                              (15)
  #define RTL9300_HSM2_DATA10_EACL_IPRI_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_IPRI_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_OPRI_AS_OFFSET                                                              (14)
  #define RTL9300_HSM2_DATA10_EACL_OPRI_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_OPRI_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_ITPID_AS_OFFSET                                                             (13)
  #define RTL9300_HSM2_DATA10_EACL_ITPID_AS_MASK                                                               (0x1 << RTL9300_HSM2_DATA10_EACL_ITPID_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_OTPID_AS_OFFSET                                                             (12)
  #define RTL9300_HSM2_DATA10_EACL_OTPID_AS_MASK                                                               (0x1 << RTL9300_HSM2_DATA10_EACL_OTPID_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_MIR_ACT_OFFSET                                                              (8)
  #define RTL9300_HSM2_DATA10_EACL_MIR_ACT_MASK                                                                (0xF << RTL9300_HSM2_DATA10_EACL_MIR_ACT_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_MIR_HIT_OFFSET                                                              (7)
  #define RTL9300_HSM2_DATA10_EACL_MIR_HIT_MASK                                                                (0x1 << RTL9300_HSM2_DATA10_EACL_MIR_HIT_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_PRI_AS_OFFSET                                                               (6)
  #define RTL9300_HSM2_DATA10_EACL_PRI_AS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA10_EACL_PRI_AS_OFFSET)
  #define RTL9300_HSM2_DATA10_EACL_QID_OFFSET                                                                  (0)
  #define RTL9300_HSM2_DATA10_EACL_QID_MASK                                                                    (0x3F << RTL9300_HSM2_DATA10_EACL_QID_OFFSET)

#define RTL9300_HSM2_DATA11_ADDR                                                                               (0xB858)
  #define RTL9300_HSM2_DATA11_ACL_RMK_VAL_OFFSET                                                               (15)
  #define RTL9300_HSM2_DATA11_ACL_RMK_VAL_MASK                                                                 (0xFF << RTL9300_HSM2_DATA11_ACL_RMK_VAL_OFFSET)
  #define RTL9300_HSM2_DATA11_EACL_RMK_HIT_OFFSET                                                              (14)
  #define RTL9300_HSM2_DATA11_EACL_RMK_HIT_MASK                                                                (0x1 << RTL9300_HSM2_DATA11_EACL_RMK_HIT_OFFSET)
  #define RTL9300_HSM2_DATA11_IGR_IVID_OFFSET                                                                  (2)
  #define RTL9300_HSM2_DATA11_IGR_IVID_MASK                                                                    (0xFFF << RTL9300_HSM2_DATA11_IGR_IVID_OFFSET)
  #define RTL9300_HSM2_DATA11_EACL_IVID_AS_OFFSET                                                              (1)
  #define RTL9300_HSM2_DATA11_EACL_IVID_AS_MASK                                                                (0x1 << RTL9300_HSM2_DATA11_EACL_IVID_AS_OFFSET)
  #define RTL9300_HSM2_DATA11_N_1_IVID_AS_OFFSET                                                               (0)
  #define RTL9300_HSM2_DATA11_N_1_IVID_AS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA11_N_1_IVID_AS_OFFSET)

#define RTL9300_HSM2_DATA12_ADDR                                                                               (0xB85C)
  #define RTL9300_HSM2_DATA12_BYP_IGR_BWCTRL_OFFSET                                                            (29)
  #define RTL9300_HSM2_DATA12_BYP_IGR_BWCTRL_MASK                                                              (0x1 << RTL9300_HSM2_DATA12_BYP_IGR_BWCTRL_OFFSET)
  #define RTL9300_HSM2_DATA12_INT_PRI_OFFSET                                                                   (26)
  #define RTL9300_HSM2_DATA12_INT_PRI_MASK                                                                     (0x7 << RTL9300_HSM2_DATA12_INT_PRI_OFFSET)
  #define RTL9300_HSM2_DATA12_INT_PRI_ROUTE_OFFSET                                                             (23)
  #define RTL9300_HSM2_DATA12_INT_PRI_ROUTE_MASK                                                               (0x7 << RTL9300_HSM2_DATA12_INT_PRI_ROUTE_OFFSET)
  #define RTL9300_HSM2_DATA12_IACL_QID_OFFSET                                                                  (17)
  #define RTL9300_HSM2_DATA12_IACL_QID_MASK                                                                    (0x3F << RTL9300_HSM2_DATA12_IACL_QID_OFFSET)
  #define RTL9300_HSM2_DATA12_ACL_TRAP_HIT_OFFSET                                                              (16)
  #define RTL9300_HSM2_DATA12_ACL_TRAP_HIT_MASK                                                                (0x1 << RTL9300_HSM2_DATA12_ACL_TRAP_HIT_OFFSET)
  #define RTL9300_HSM2_DATA12_ACL_IDX_OFFSET                                                                   (5)
  #define RTL9300_HSM2_DATA12_ACL_IDX_MASK                                                                     (0x7FF << RTL9300_HSM2_DATA12_ACL_IDX_OFFSET)
  #define RTL9300_HSM2_DATA12_IACL_MIR_HIT_OFFSET                                                              (4)
  #define RTL9300_HSM2_DATA12_IACL_MIR_HIT_MASK                                                                (0x1 << RTL9300_HSM2_DATA12_IACL_MIR_HIT_OFFSET)
  #define RTL9300_HSM2_DATA12_IACL_MIR_ACT_OFFSET                                                              (1)
  #define RTL9300_HSM2_DATA12_IACL_MIR_ACT_MASK                                                                (0x7 << RTL9300_HSM2_DATA12_IACL_MIR_ACT_OFFSET)

#define RTL9300_HSM2_DATA13_ADDR                                                                               (0xB860)
  #define RTL9300_HSM2_DATA13_ORG_SPA_OFFSET                                                                   (19)
  #define RTL9300_HSM2_DATA13_ORG_SPA_MASK                                                                     (0x7FF << RTL9300_HSM2_DATA13_ORG_SPA_OFFSET)
  #define RTL9300_HSM2_DATA13_MCRT_RPF_ASST_OFFSET                                                             (18)
  #define RTL9300_HSM2_DATA13_MCRT_RPF_ASST_MASK                                                               (0x1 << RTL9300_HSM2_DATA13_MCRT_RPF_ASST_OFFSET)
  #define RTL9300_HSM2_DATA13_MCRT_OIL_IDX_OFFSET                                                              (9)
  #define RTL9300_HSM2_DATA13_MCRT_OIL_IDX_MASK                                                                (0x1FF << RTL9300_HSM2_DATA13_MCRT_OIL_IDX_OFFSET)
  #define RTL9300_HSM2_DATA13_OAM_ACT_OFFSET                                                                   (7)
  #define RTL9300_HSM2_DATA13_OAM_ACT_MASK                                                                     (0x3 << RTL9300_HSM2_DATA13_OAM_ACT_OFFSET)
  #define RTL9300_HSM2_DATA13_ATK_ACT_OFFSET                                                                   (5)
  #define RTL9300_HSM2_DATA13_ATK_ACT_MASK                                                                     (0x3 << RTL9300_HSM2_DATA13_ATK_ACT_OFFSET)
  #define RTL9300_HSM2_DATA13_ATK_TYPE_OFFSET                                                                  (0)
  #define RTL9300_HSM2_DATA13_ATK_TYPE_MASK                                                                    (0x1F << RTL9300_HSM2_DATA13_ATK_TYPE_OFFSET)

#define RTL9300_HSM2_DATA14_ADDR                                                                               (0xB864)
  #define RTL9300_HSM2_DATA14_FWD_BASE_OFFSET                                                                  (26)
  #define RTL9300_HSM2_DATA14_FWD_BASE_MASK                                                                    (0x1 << RTL9300_HSM2_DATA14_FWD_BASE_OFFSET)
  #define RTL9300_HSM2_DATA14_ORIG_FWD_VID_OFFSET                                                              (14)
  #define RTL9300_HSM2_DATA14_ORIG_FWD_VID_MASK                                                                (0xFFF << RTL9300_HSM2_DATA14_ORIG_FWD_VID_OFFSET)
  #define RTL9300_HSM2_DATA14_FWD_VID_OFFSET                                                                   (2)
  #define RTL9300_HSM2_DATA14_FWD_VID_MASK                                                                     (0xFFF << RTL9300_HSM2_DATA14_FWD_VID_OFFSET)
  #define RTL9300_HSM2_DATA14_L2_DA_HIT_OFFSET                                                                 (1)
  #define RTL9300_HSM2_DATA14_L2_DA_HIT_MASK                                                                   (0x1 << RTL9300_HSM2_DATA14_L2_DA_HIT_OFFSET)
  #define RTL9300_HSM2_DATA14_L2_DA_BLOCK_OFFSET                                                               (0)
  #define RTL9300_HSM2_DATA14_L2_DA_BLOCK_MASK                                                                 (0x1 << RTL9300_HSM2_DATA14_L2_DA_BLOCK_OFFSET)

#define RTL9300_HSM2_DATA15_ADDR                                                                               (0xB868)
  #define RTL9300_HSM2_DATA15_EACL_METER_DROP_OFFSET                                                           (20)
  #define RTL9300_HSM2_DATA15_EACL_METER_DROP_MASK                                                             (0x1 << RTL9300_HSM2_DATA15_EACL_METER_DROP_OFFSET)
  #define RTL9300_HSM2_DATA15_IACL_METER_DROP_OFFSET                                                           (19)
  #define RTL9300_HSM2_DATA15_IACL_METER_DROP_MASK                                                             (0x1 << RTL9300_HSM2_DATA15_IACL_METER_DROP_OFFSET)
  #define RTL9300_HSM2_DATA15_NEXTHOP_IF_OFFSET                                                                (18)
  #define RTL9300_HSM2_DATA15_NEXTHOP_IF_MASK                                                                  (0x1 << RTL9300_HSM2_DATA15_NEXTHOP_IF_OFFSET)
  #define RTL9300_HSM2_DATA15_NEXTHOP_AGEOUT_OFFSET                                                            (17)
  #define RTL9300_HSM2_DATA15_NEXTHOP_AGEOUT_MASK                                                              (0x1 << RTL9300_HSM2_DATA15_NEXTHOP_AGEOUT_OFFSET)
  #define RTL9300_HSM2_DATA15_STORM_LKMIS_OFFSET                                                               (16)
  #define RTL9300_HSM2_DATA15_STORM_LKMIS_MASK                                                                 (0x1 << RTL9300_HSM2_DATA15_STORM_LKMIS_OFFSET)
  #define RTL9300_HSM2_DATA15_TRK_MC_HIT_OFFSET                                                                (15)
  #define RTL9300_HSM2_DATA15_TRK_MC_HIT_MASK                                                                  (0x1 << RTL9300_HSM2_DATA15_TRK_MC_HIT_OFFSET)
  #define RTL9300_HSM2_DATA15_DP_OFFSET                                                                        (13)
  #define RTL9300_HSM2_DATA15_DP_MASK                                                                          (0x3 << RTL9300_HSM2_DATA15_DP_OFFSET)
  #define RTL9300_HSM2_DATA15_HASH_TYPE_OFFSET                                                                 (11)
  #define RTL9300_HSM2_DATA15_HASH_TYPE_MASK                                                                   (0x3 << RTL9300_HSM2_DATA15_HASH_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA15_L3_DA_IDX_OFFSET                                                                 (0)
  #define RTL9300_HSM2_DATA15_L3_DA_IDX_MASK                                                                   (0x7FF << RTL9300_HSM2_DATA15_L3_DA_IDX_OFFSET)

#define RTL9300_HSM2_DATA16_ADDR                                                                               (0xB86C)
  #define RTL9300_HSM2_DATA16_RIP_IF_OFFSET                                                                    (22)
  #define RTL9300_HSM2_DATA16_RIP_IF_MASK                                                                      (0x1 << RTL9300_HSM2_DATA16_RIP_IF_OFFSET)
  #define RTL9300_HSM2_DATA16_DHCP_IF_OFFSET                                                                   (21)
  #define RTL9300_HSM2_DATA16_DHCP_IF_MASK                                                                     (0x1 << RTL9300_HSM2_DATA16_DHCP_IF_OFFSET)
  #define RTL9300_HSM2_DATA16_GARP_ACT_OFFSET                                                                  (19)
  #define RTL9300_HSM2_DATA16_GARP_ACT_MASK                                                                    (0x3 << RTL9300_HSM2_DATA16_GARP_ACT_OFFSET)
  #define RTL9300_HSM2_DATA16_ACL_REDIR_COPY_OFFSET                                                            (18)
  #define RTL9300_HSM2_DATA16_ACL_REDIR_COPY_MASK                                                              (0x1 << RTL9300_HSM2_DATA16_ACL_REDIR_COPY_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_DISABLE_OFFSET                                                              (17)
  #define RTL9300_HSM2_DATA16_EACL_DISABLE_MASK                                                                (0x1 << RTL9300_HSM2_DATA16_EACL_DISABLE_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_DROP_OFFSET                                                                 (16)
  #define RTL9300_HSM2_DATA16_IACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_IACL_DROP_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_DROP_ACT_OFFSET                                                             (15)
  #define RTL9300_HSM2_DATA16_IACL_DROP_ACT_MASK                                                               (0x1 << RTL9300_HSM2_DATA16_IACL_DROP_ACT_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_REDIR_ZERO_OFFSET                                                           (14)
  #define RTL9300_HSM2_DATA16_IACL_REDIR_ZERO_MASK                                                             (0x1 << RTL9300_HSM2_DATA16_IACL_REDIR_ZERO_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_TRAP_OFFSET                                                                 (13)
  #define RTL9300_HSM2_DATA16_IACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_IACL_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_COPY_OFFSET                                                                 (12)
  #define RTL9300_HSM2_DATA16_IACL_COPY_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_IACL_COPY_OFFSET)
  #define RTL9300_HSM2_DATA16_IACL_TRAP_MASTER_OFFSET                                                          (11)
  #define RTL9300_HSM2_DATA16_IACL_TRAP_MASTER_MASK                                                            (0x1 << RTL9300_HSM2_DATA16_IACL_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_DROP_OFFSET                                                                 (10)
  #define RTL9300_HSM2_DATA16_EACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_EACL_DROP_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_DROP_ACT_OFFSET                                                             (9)
  #define RTL9300_HSM2_DATA16_EACL_DROP_ACT_MASK                                                               (0x1 << RTL9300_HSM2_DATA16_EACL_DROP_ACT_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_REDIR_ZERO_OFFSET                                                           (8)
  #define RTL9300_HSM2_DATA16_EACL_REDIR_ZERO_MASK                                                             (0x1 << RTL9300_HSM2_DATA16_EACL_REDIR_ZERO_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_TRAP_OFFSET                                                                 (7)
  #define RTL9300_HSM2_DATA16_EACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_EACL_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_COPY_OFFSET                                                                 (6)
  #define RTL9300_HSM2_DATA16_EACL_COPY_MASK                                                                   (0x1 << RTL9300_HSM2_DATA16_EACL_COPY_OFFSET)
  #define RTL9300_HSM2_DATA16_EACL_TRAP_MASTER_OFFSET                                                          (5)
  #define RTL9300_HSM2_DATA16_EACL_TRAP_MASTER_MASK                                                            (0x1 << RTL9300_HSM2_DATA16_EACL_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM2_DATA16_IVC_DROP_OFFSET                                                                  (4)
  #define RTL9300_HSM2_DATA16_IVC_DROP_MASK                                                                    (0x1 << RTL9300_HSM2_DATA16_IVC_DROP_OFFSET)
  #define RTL9300_HSM2_DATA16_IVC_TRAP_OFFSET                                                                  (3)
  #define RTL9300_HSM2_DATA16_IVC_TRAP_MASK                                                                    (0x1 << RTL9300_HSM2_DATA16_IVC_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA16_IVC_TRAP_MASTER_OFFSET                                                           (2)
  #define RTL9300_HSM2_DATA16_IVC_TRAP_MASTER_MASK                                                             (0x1 << RTL9300_HSM2_DATA16_IVC_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM2_DATA16_IVC_COPY_OFFSET                                                                  (1)
  #define RTL9300_HSM2_DATA16_IVC_COPY_MASK                                                                    (0x1 << RTL9300_HSM2_DATA16_IVC_COPY_OFFSET)
  #define RTL9300_HSM2_DATA16_IVC_BYP_IGR_VLAN_FLTR_OFFSET                                                     (0)
  #define RTL9300_HSM2_DATA16_IVC_BYP_IGR_VLAN_FLTR_MASK                                                       (0x1 << RTL9300_HSM2_DATA16_IVC_BYP_IGR_VLAN_FLTR_OFFSET)

#define RTL9300_HSM2_DATA17_ADDR                                                                               (0xB870)
  #define RTL9300_HSM2_DATA17_DP_FMT_OFFSET                                                                    (26)
  #define RTL9300_HSM2_DATA17_DP_FMT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA17_DP_FMT_OFFSET)
  #define RTL9300_HSM2_DATA17_DP_INFO_OFFSET                                                                   (14)
  #define RTL9300_HSM2_DATA17_DP_INFO_MASK                                                                     (0xFFF << RTL9300_HSM2_DATA17_DP_INFO_OFFSET)
  #define RTL9300_HSM2_DATA17_FWD_TYPE_OFFSET                                                                  (12)
  #define RTL9300_HSM2_DATA17_FWD_TYPE_MASK                                                                    (0x3 << RTL9300_HSM2_DATA17_FWD_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA17_ST_CTAG_IF_OFFSET                                                                (10)
  #define RTL9300_HSM2_DATA17_ST_CTAG_IF_MASK                                                                  (0x3 << RTL9300_HSM2_DATA17_ST_CTAG_IF_OFFSET)
  #define RTL9300_HSM2_DATA17_MIR_ID_OFFSET                                                                    (8)
  #define RTL9300_HSM2_DATA17_MIR_ID_MASK                                                                      (0x3 << RTL9300_HSM2_DATA17_MIR_ID_OFFSET)
  #define RTL9300_HSM2_DATA17_TRK_HASH_OFFSET                                                                  (2)
  #define RTL9300_HSM2_DATA17_TRK_HASH_MASK                                                                    (0x3F << RTL9300_HSM2_DATA17_TRK_HASH_OFFSET)
  #define RTL9300_HSM2_DATA17_ST_DA_HIT_OFFSET                                                                 (1)
  #define RTL9300_HSM2_DATA17_ST_DA_HIT_MASK                                                                   (0x1 << RTL9300_HSM2_DATA17_ST_DA_HIT_OFFSET)
  #define RTL9300_HSM2_DATA17_ST_SA_LRN_OFFSET                                                                 (0)
  #define RTL9300_HSM2_DATA17_ST_SA_LRN_MASK                                                                   (0x1 << RTL9300_HSM2_DATA17_ST_SA_LRN_OFFSET)

#define RTL9300_HSM2_DATA18_ADDR                                                                               (0xB874)
  #define RTL9300_HSM2_DATA18_VB_ISO_MBR_OFFSET                                                                (31)
  #define RTL9300_HSM2_DATA18_VB_ISO_MBR_MASK                                                                  (0x1 << RTL9300_HSM2_DATA18_VB_ISO_MBR_OFFSET)
  #define RTL9300_HSM2_DATA18_CTAG_FLAG_OFFSET                                                                 (25)
  #define RTL9300_HSM2_DATA18_CTAG_FLAG_MASK                                                                   (0x3F << RTL9300_HSM2_DATA18_CTAG_FLAG_OFFSET)
  #define RTL9300_HSM2_DATA18_META_DATA_OFFSET                                                                 (17)
  #define RTL9300_HSM2_DATA18_META_DATA_MASK                                                                   (0xFF << RTL9300_HSM2_DATA18_META_DATA_OFFSET)
  #define RTL9300_HSM2_DATA18_ACL_LB_ACT_OFFSET                                                                (16)
  #define RTL9300_HSM2_DATA18_ACL_LB_ACT_MASK                                                                  (0x1 << RTL9300_HSM2_DATA18_ACL_LB_ACT_OFFSET)
  #define RTL9300_HSM2_DATA18_LB_TTL_OFFSET                                                                    (13)
  #define RTL9300_HSM2_DATA18_LB_TTL_MASK                                                                      (0x7 << RTL9300_HSM2_DATA18_LB_TTL_OFFSET)
  #define RTL9300_HSM2_DATA18_LB_PKT_OFFSET                                                                    (12)
  #define RTL9300_HSM2_DATA18_LB_PKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA18_LB_PKT_OFFSET)
  #define RTL9300_HSM2_DATA18_STK_IF_OFFSET                                                                    (11)
  #define RTL9300_HSM2_DATA18_STK_IF_MASK                                                                      (0x1 << RTL9300_HSM2_DATA18_STK_IF_OFFSET)
  #define RTL9300_HSM2_DATA18_SP_INFO_OFFSET                                                                   (1)
  #define RTL9300_HSM2_DATA18_SP_INFO_MASK                                                                     (0x3FF << RTL9300_HSM2_DATA18_SP_INFO_OFFSET)
  #define RTL9300_HSM2_DATA18_SP_FLTR_EN_OFFSET                                                                (0)
  #define RTL9300_HSM2_DATA18_SP_FLTR_EN_MASK                                                                  (0x1 << RTL9300_HSM2_DATA18_SP_FLTR_EN_OFFSET)

#define RTL9300_HSM2_DATA19_ADDR                                                                               (0xB878)
  #define RTL9300_HSM2_DATA19_SPCL_ACT_OFFSET                                                                  (22)
  #define RTL9300_HSM2_DATA19_SPCL_ACT_MASK                                                                    (0x1FF << RTL9300_HSM2_DATA19_SPCL_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_NEW_SA_ACT_OFFSET                                                                (19)
  #define RTL9300_HSM2_DATA19_NEW_SA_ACT_MASK                                                                  (0x7 << RTL9300_HSM2_DATA19_NEW_SA_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_MAC_LIMIT_ACT_OFFSET                                                             (16)
  #define RTL9300_HSM2_DATA19_MAC_LIMIT_ACT_MASK                                                               (0x7 << RTL9300_HSM2_DATA19_MAC_LIMIT_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_MAC_LIMIT_VLAN_ACT_OFFSET                                                        (13)
  #define RTL9300_HSM2_DATA19_MAC_LIMIT_VLAN_ACT_MASK                                                          (0x7 << RTL9300_HSM2_DATA19_MAC_LIMIT_VLAN_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_STTC_PM_ACT_OFFSET                                                               (10)
  #define RTL9300_HSM2_DATA19_STTC_PM_ACT_MASK                                                                 (0x7 << RTL9300_HSM2_DATA19_STTC_PM_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_DYN_PM_ACT_OFFSET                                                                (7)
  #define RTL9300_HSM2_DATA19_DYN_PM_ACT_MASK                                                                  (0x7 << RTL9300_HSM2_DATA19_DYN_PM_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_FORCE_PMOVE_OFFSET                                                               (4)
  #define RTL9300_HSM2_DATA19_FORCE_PMOVE_MASK                                                                 (0x7 << RTL9300_HSM2_DATA19_FORCE_PMOVE_OFFSET)
  #define RTL9300_HSM2_DATA19_L2_HASH_FULL_ACT_OFFSET                                                          (1)
  #define RTL9300_HSM2_DATA19_L2_HASH_FULL_ACT_MASK                                                            (0x7 << RTL9300_HSM2_DATA19_L2_HASH_FULL_ACT_OFFSET)
  #define RTL9300_HSM2_DATA19_IP_RSVD_INVERT_OFFSET                                                            (0)
  #define RTL9300_HSM2_DATA19_IP_RSVD_INVERT_MASK                                                              (0x1 << RTL9300_HSM2_DATA19_IP_RSVD_INVERT_OFFSET)

#define RTL9300_HSM2_DATA20_ADDR                                                                               (0xB87C)
  #define RTL9300_HSM2_DATA20_MCMIS_ACT_OFFSET                                                                 (3)
  #define RTL9300_HSM2_DATA20_MCMIS_ACT_MASK                                                                   (0xFFF << RTL9300_HSM2_DATA20_MCMIS_ACT_OFFSET)
  #define RTL9300_HSM2_DATA20_IP_RSV_ACT_OFFSET                                                                (0)
  #define RTL9300_HSM2_DATA20_IP_RSV_ACT_MASK                                                                  (0x7 << RTL9300_HSM2_DATA20_IP_RSV_ACT_OFFSET)

#define RTL9300_HSM2_DATA21_ADDR                                                                               (0xB880)
  #define RTL9300_HSM2_DATA21_CTX_DPM_27_0_OFFSET                                                              (4)
  #define RTL9300_HSM2_DATA21_CTX_DPM_27_0_MASK                                                                (0xFFFFFFF << RTL9300_HSM2_DATA21_CTX_DPM_27_0_OFFSET)
  #define RTL9300_HSM2_DATA21_CTX_DEV_ID_OFFSET                                                                (0)
  #define RTL9300_HSM2_DATA21_CTX_DEV_ID_MASK                                                                  (0xF << RTL9300_HSM2_DATA21_CTX_DEV_ID_OFFSET)

#define RTL9300_HSM2_DATA22_ADDR                                                                               (0xB884)
  #define RTL9300_HSM2_DATA22_CTX_DPM_TYPE_OFFSET                                                              (28)
  #define RTL9300_HSM2_DATA22_CTX_DPM_TYPE_MASK                                                                (0xF << RTL9300_HSM2_DATA22_CTX_DPM_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA22_CTX_DPM_55_28_OFFSET                                                             (0)
  #define RTL9300_HSM2_DATA22_CTX_DPM_55_28_MASK                                                               (0xFFFFFFF << RTL9300_HSM2_DATA22_CTX_DPM_55_28_OFFSET)

#define RTL9300_HSM2_DATA23_ADDR                                                                               (0xB888)
  #define RTL9300_HSM2_DATA23_CTX_ACL_ACT_OFFSET                                                               (29)
  #define RTL9300_HSM2_DATA23_CTX_ACL_ACT_MASK                                                                 (0x1 << RTL9300_HSM2_DATA23_CTX_ACL_ACT_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_CNGST_DROP_OFFSET                                                            (28)
  #define RTL9300_HSM2_DATA23_CTX_CNGST_DROP_MASK                                                              (0x1 << RTL9300_HSM2_DATA23_CTX_CNGST_DROP_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_DG_OFFSET                                                                    (27)
  #define RTL9300_HSM2_DATA23_CTX_DG_MASK                                                                      (0x1 << RTL9300_HSM2_DATA23_CTX_DG_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_BP_FLTR_EGR_OFFSET                                                           (26)
  #define RTL9300_HSM2_DATA23_CTX_BP_FLTR_EGR_MASK                                                             (0x1 << RTL9300_HSM2_DATA23_CTX_BP_FLTR_EGR_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_BP_STP_EGR_OFFSET                                                            (25)
  #define RTL9300_HSM2_DATA23_CTX_BP_STP_EGR_MASK                                                              (0x1 << RTL9300_HSM2_DATA23_CTX_BP_STP_EGR_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_BP_VLAN_EGR_OFFSET                                                           (24)
  #define RTL9300_HSM2_DATA23_CTX_BP_VLAN_EGR_MASK                                                             (0x1 << RTL9300_HSM2_DATA23_CTX_BP_VLAN_EGR_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_TAG_AS_OFFSET                                                                (23)
  #define RTL9300_HSM2_DATA23_CTX_TAG_AS_MASK                                                                  (0x1 << RTL9300_HSM2_DATA23_CTX_TAG_AS_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_L3_ACT_OFFSET                                                                (22)
  #define RTL9300_HSM2_DATA23_CTX_L3_ACT_MASK                                                                  (0x1 << RTL9300_HSM2_DATA23_CTX_L3_ACT_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_ORI_TAG_OFFSET                                                               (19)
  #define RTL9300_HSM2_DATA23_CTX_ORI_TAG_MASK                                                                 (0x7 << RTL9300_HSM2_DATA23_CTX_ORI_TAG_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_QID_OFFSET                                                                   (14)
  #define RTL9300_HSM2_DATA23_CTX_QID_MASK                                                                     (0x1F << RTL9300_HSM2_DATA23_CTX_QID_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_AS_QID_OFFSET                                                                (13)
  #define RTL9300_HSM2_DATA23_CTX_AS_QID_MASK                                                                  (0x1 << RTL9300_HSM2_DATA23_CTX_AS_QID_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_FWD_VID_EN_OFFSET                                                            (12)
  #define RTL9300_HSM2_DATA23_CTX_FWD_VID_EN_MASK                                                              (0x1 << RTL9300_HSM2_DATA23_CTX_FWD_VID_EN_OFFSET)
  #define RTL9300_HSM2_DATA23_CTX_SP_FLTR_OFFSET                                                               (0)
  #define RTL9300_HSM2_DATA23_CTX_SP_FLTR_MASK                                                                 (0xFFF << RTL9300_HSM2_DATA23_CTX_SP_FLTR_OFFSET)

#define RTL9300_HSM2_DATA24_ADDR                                                                               (0xB88C)
  #define RTL9300_HSM2_DATA24_CRX_DATA_31_0_OFFSET                                                             (0)
  #define RTL9300_HSM2_DATA24_CRX_DATA_31_0_MASK                                                               (0xFFFFFFFF << RTL9300_HSM2_DATA24_CRX_DATA_31_0_OFFSET)

#define RTL9300_HSM2_DATA25_ADDR                                                                               (0xB890)
  #define RTL9300_HSM2_DATA25_CRX_DATA_63_32_OFFSET                                                            (0)
  #define RTL9300_HSM2_DATA25_CRX_DATA_63_32_MASK                                                              (0xFFFFFFFF << RTL9300_HSM2_DATA25_CRX_DATA_63_32_OFFSET)

#define RTL9300_HSM2_DATA26_ADDR                                                                               (0xB894)
  #define RTL9300_HSM2_DATA26_ST_PMSK_OFFSET                                                                   (17)
  #define RTL9300_HSM2_DATA26_ST_PMSK_MASK                                                                     (0xF << RTL9300_HSM2_DATA26_ST_PMSK_OFFSET)
  #define RTL9300_HSM2_DATA26_L3_UC_KN_OFFSET                                                                  (16)
  #define RTL9300_HSM2_DATA26_L3_UC_KN_MASK                                                                    (0x1 << RTL9300_HSM2_DATA26_L3_UC_KN_OFFSET)
  #define RTL9300_HSM2_DATA26_CRX_DATA_79_64_OFFSET                                                            (0)
  #define RTL9300_HSM2_DATA26_CRX_DATA_79_64_MASK                                                              (0xFFFF << RTL9300_HSM2_DATA26_CRX_DATA_79_64_OFFSET)

#define RTL9300_HSM2_DATA27_ADDR                                                                               (0xB898)
  #define RTL9300_HSM2_DATA27_ND_PKT_IF_OFFSET                                                                 (20)
  #define RTL9300_HSM2_DATA27_ND_PKT_IF_MASK                                                                   (0x1 << RTL9300_HSM2_DATA27_ND_PKT_IF_OFFSET)
  #define RTL9300_HSM2_DATA27_IP_ROUTE_EN_OFFSET                                                               (19)
  #define RTL9300_HSM2_DATA27_IP_ROUTE_EN_MASK                                                                 (0x1 << RTL9300_HSM2_DATA27_IP_ROUTE_EN_OFFSET)
  #define RTL9300_HSM2_DATA27_L3_TTL_DEC_OFFSET                                                                (18)
  #define RTL9300_HSM2_DATA27_L3_TTL_DEC_MASK                                                                  (0x1 << RTL9300_HSM2_DATA27_L3_TTL_DEC_OFFSET)
  #define RTL9300_HSM2_DATA27_L3_DA_REP_OFFSET                                                                 (17)
  #define RTL9300_HSM2_DATA27_L3_DA_REP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA27_L3_DA_REP_OFFSET)
  #define RTL9300_HSM2_DATA27_L3_SA_REP_OFFSET                                                                 (16)
  #define RTL9300_HSM2_DATA27_L3_SA_REP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA27_L3_SA_REP_OFFSET)
  #define RTL9300_HSM2_DATA27_L3_SA_IDX_OFFSET                                                                 (10)
  #define RTL9300_HSM2_DATA27_L3_SA_IDX_MASK                                                                   (0x3F << RTL9300_HSM2_DATA27_L3_SA_IDX_OFFSET)
  #define RTL9300_HSM2_DATA27_RT_EVENT_OFFSET                                                                  (0)
  #define RTL9300_HSM2_DATA27_RT_EVENT_MASK                                                                    (0x3FF << RTL9300_HSM2_DATA27_RT_EVENT_OFFSET)

#define RTL9300_HSM3_DATA0_ADDR                                                                                (0xB89C)
  #define RTL9300_HSM3_DATA0_IP_LENGTH_OFFSET                                                                  (14)
  #define RTL9300_HSM3_DATA0_IP_LENGTH_MASK                                                                    (0xFFFF << RTL9300_HSM3_DATA0_IP_LENGTH_OFFSET)
  #define RTL9300_HSM3_DATA0_IP_TTL_OFFSET                                                                     (6)
  #define RTL9300_HSM3_DATA0_IP_TTL_MASK                                                                       (0xFF << RTL9300_HSM3_DATA0_IP_TTL_OFFSET)
  #define RTL9300_HSM3_DATA0_ERR_PKT_OFFSET                                                                    (5)
  #define RTL9300_HSM3_DATA0_ERR_PKT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA0_ERR_PKT_OFFSET)
  #define RTL9300_HSM3_DATA0_IPV4_CHKSUM_OK_OFFSET                                                             (4)
  #define RTL9300_HSM3_DATA0_IPV4_CHKSUM_OK_MASK                                                               (0x1 << RTL9300_HSM3_DATA0_IPV4_CHKSUM_OK_OFFSET)
  #define RTL9300_HSM3_DATA0_HOL_PRVNT_OFFSET                                                                  (3)
  #define RTL9300_HSM3_DATA0_HOL_PRVNT_MASK                                                                    (0x1 << RTL9300_HSM3_DATA0_HOL_PRVNT_OFFSET)
  #define RTL9300_HSM3_DATA0_IPV6_MLD_OFFSET                                                                   (2)
  #define RTL9300_HSM3_DATA0_IPV6_MLD_MASK                                                                     (0x1 << RTL9300_HSM3_DATA0_IPV6_MLD_OFFSET)
  #define RTL9300_HSM3_DATA0_IPV4_IGMP_OFFSET                                                                  (1)
  #define RTL9300_HSM3_DATA0_IPV4_IGMP_MASK                                                                    (0x1 << RTL9300_HSM3_DATA0_IPV4_IGMP_OFFSET)
  #define RTL9300_HSM3_DATA0_OAM_PDU_OFFSET                                                                    (0)
  #define RTL9300_HSM3_DATA0_OAM_PDU_MASK                                                                      (0x1 << RTL9300_HSM3_DATA0_OAM_PDU_OFFSET)

#define RTL9300_HSM3_DATA1_ADDR                                                                                (0xB8A0)
  #define RTL9300_HSM3_DATA1_RFC1042_OFFSET                                                                    (16)
  #define RTL9300_HSM3_DATA1_RFC1042_MASK                                                                      (0x1 << RTL9300_HSM3_DATA1_RFC1042_OFFSET)
  #define RTL9300_HSM3_DATA1_PPPOE_PKT_OFFSET                                                                  (15)
  #define RTL9300_HSM3_DATA1_PPPOE_PKT_MASK                                                                    (0x1 << RTL9300_HSM3_DATA1_PPPOE_PKT_OFFSET)
  #define RTL9300_HSM3_DATA1_LLC_OTHER_OFFSET                                                                  (14)
  #define RTL9300_HSM3_DATA1_LLC_OTHER_MASK                                                                    (0x1 << RTL9300_HSM3_DATA1_LLC_OTHER_OFFSET)
  #define RTL9300_HSM3_DATA1_PKT_LEN_OFFSET                                                                    (0)
  #define RTL9300_HSM3_DATA1_PKT_LEN_MASK                                                                      (0x3FFF << RTL9300_HSM3_DATA1_PKT_LEN_OFFSET)

#define RTL9300_HSM3_DATA2_ADDR                                                                                (0xB8A4)
  #define RTL9300_HSM3_DATA2_OTAG_EXIST_OFFSET                                                                 (16)
  #define RTL9300_HSM3_DATA2_OTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM3_DATA2_OTAG_EXIST_OFFSET)
  #define RTL9300_HSM3_DATA2_ITAG_EXIST_OFFSET                                                                 (15)
  #define RTL9300_HSM3_DATA2_ITAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM3_DATA2_ITAG_EXIST_OFFSET)
  #define RTL9300_HSM3_DATA2_CTAG_EXIST_OFFSET                                                                 (14)
  #define RTL9300_HSM3_DATA2_CTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM3_DATA2_CTAG_EXIST_OFFSET)
  #define RTL9300_HSM3_DATA2_ETAG_EXIST_OFFSET                                                                 (13)
  #define RTL9300_HSM3_DATA2_ETAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM3_DATA2_ETAG_EXIST_OFFSET)
  #define RTL9300_HSM3_DATA2_RTAG_EXIST_OFFSET                                                                 (12)
  #define RTL9300_HSM3_DATA2_RTAG_EXIST_MASK                                                                   (0x1 << RTL9300_HSM3_DATA2_RTAG_EXIST_OFFSET)
  #define RTL9300_HSM3_DATA2_RTAG_TYPE_OFFSET                                                                  (11)
  #define RTL9300_HSM3_DATA2_RTAG_TYPE_MASK                                                                    (0x1 << RTL9300_HSM3_DATA2_RTAG_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA2_IGR_ERR_OFFSET                                                                    (10)
  #define RTL9300_HSM3_DATA2_IGR_ERR_MASK                                                                      (0x1 << RTL9300_HSM3_DATA2_IGR_ERR_OFFSET)
  #define RTL9300_HSM3_DATA2_SPHY_OFFSET                                                                       (4)
  #define RTL9300_HSM3_DATA2_SPHY_MASK                                                                         (0x3F << RTL9300_HSM3_DATA2_SPHY_OFFSET)
  #define RTL9300_HSM3_DATA2_ITPID_IDX_OFFSET                                                                  (2)
  #define RTL9300_HSM3_DATA2_ITPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM3_DATA2_ITPID_IDX_OFFSET)
  #define RTL9300_HSM3_DATA2_OTPID_IDX_OFFSET                                                                  (0)
  #define RTL9300_HSM3_DATA2_OTPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM3_DATA2_OTPID_IDX_OFFSET)

#define RTL9300_HSM3_DATA3_ADDR                                                                                (0xB8A8)
  #define RTL9300_HSM3_DATA3_OTAG_CONTENT_OFFSET                                                               (16)
  #define RTL9300_HSM3_DATA3_OTAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSM3_DATA3_OTAG_CONTENT_OFFSET)
  #define RTL9300_HSM3_DATA3_ITAG_CONTENT_OFFSET                                                               (0)
  #define RTL9300_HSM3_DATA3_ITAG_CONTENT_MASK                                                                 (0xFFFF << RTL9300_HSM3_DATA3_ITAG_CONTENT_OFFSET)

#define RTL9300_HSM3_DATA4_ADDR                                                                                (0xB8AC)
  #define RTL9300_HSM3_DATA4_RMA_EAPOL_PKT_OFFSET                                                              (11)
  #define RTL9300_HSM3_DATA4_RMA_EAPOL_PKT_MASK                                                                (0x1 << RTL9300_HSM3_DATA4_RMA_EAPOL_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_ARP_PKT_OFFSET                                                                    (10)
  #define RTL9300_HSM3_DATA4_ARP_PKT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA4_ARP_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_RTK_PKT_OFFSET                                                                    (9)
  #define RTL9300_HSM3_DATA4_RTK_PKT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA4_RTK_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_RLDP_RLPP_PKT_OFFSET                                                              (8)
  #define RTL9300_HSM3_DATA4_RLDP_RLPP_PKT_MASK                                                                (0x1 << RTL9300_HSM3_DATA4_RLDP_RLPP_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_ETH_OFFSET                                                                        (7)
  #define RTL9300_HSM3_DATA4_ETH_MASK                                                                          (0x1 << RTL9300_HSM3_DATA4_ETH_OFFSET)
  #define RTL9300_HSM3_DATA4_RMA_BPDU_PKT_OFFSET                                                               (6)
  #define RTL9300_HSM3_DATA4_RMA_BPDU_PKT_MASK                                                                 (0x1 << RTL9300_HSM3_DATA4_RMA_BPDU_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_DA_BCAST_OFFSET                                                                   (5)
  #define RTL9300_HSM3_DATA4_DA_BCAST_MASK                                                                     (0x1 << RTL9300_HSM3_DATA4_DA_BCAST_OFFSET)
  #define RTL9300_HSM3_DATA4_DA_MCAST_OFFSET                                                                   (4)
  #define RTL9300_HSM3_DATA4_DA_MCAST_MASK                                                                     (0x1 << RTL9300_HSM3_DATA4_DA_MCAST_OFFSET)
  #define RTL9300_HSM3_DATA4_SA_ZERO_OFFSET                                                                    (3)
  #define RTL9300_HSM3_DATA4_SA_ZERO_MASK                                                                      (0x1 << RTL9300_HSM3_DATA4_SA_ZERO_OFFSET)
  #define RTL9300_HSM3_DATA4_IS_MCAST_SA_OFFSET                                                                (2)
  #define RTL9300_HSM3_DATA4_IS_MCAST_SA_MASK                                                                  (0x1 << RTL9300_HSM3_DATA4_IS_MCAST_SA_OFFSET)
  #define RTL9300_HSM3_DATA4_IPV4_PKT_OFFSET                                                                   (1)
  #define RTL9300_HSM3_DATA4_IPV4_PKT_MASK                                                                     (0x1 << RTL9300_HSM3_DATA4_IPV4_PKT_OFFSET)
  #define RTL9300_HSM3_DATA4_IPV6_PKT_OFFSET                                                                   (0)
  #define RTL9300_HSM3_DATA4_IPV6_PKT_MASK                                                                     (0x1 << RTL9300_HSM3_DATA4_IPV6_PKT_OFFSET)

#define RTL9300_HSM3_DATA5_ADDR                                                                                (0xB8B0)
  #define RTL9300_HSM3_DATA5_PAGE_CNT_OFFSET                                                                   (24)
  #define RTL9300_HSM3_DATA5_PAGE_CNT_MASK                                                                     (0x3F << RTL9300_HSM3_DATA5_PAGE_CNT_OFFSET)
  #define RTL9300_HSM3_DATA5_FST_DSC_OFFSET                                                                    (12)
  #define RTL9300_HSM3_DATA5_FST_DSC_MASK                                                                      (0xFFF << RTL9300_HSM3_DATA5_FST_DSC_OFFSET)
  #define RTL9300_HSM3_DATA5_LST_DSC_OFFSET                                                                    (0)
  #define RTL9300_HSM3_DATA5_LST_DSC_MASK                                                                      (0xFFF << RTL9300_HSM3_DATA5_LST_DSC_OFFSET)

#define RTL9300_HSM3_DATA6_ADDR                                                                                (0xB8B4)
  #define RTL9300_HSM3_DATA6_DA_TYPE_OFFSET                                                                    (24)
  #define RTL9300_HSM3_DATA6_DA_TYPE_MASK                                                                      (0x3 << RTL9300_HSM3_DATA6_DA_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA6_L2_SA_HIT_OFFSET                                                                  (23)
  #define RTL9300_HSM3_DATA6_L2_SA_HIT_MASK                                                                    (0x1 << RTL9300_HSM3_DATA6_L2_SA_HIT_OFFSET)
  #define RTL9300_HSM3_DATA6_L2_SA_BLOCK_OFFSET                                                                (22)
  #define RTL9300_HSM3_DATA6_L2_SA_BLOCK_MASK                                                                  (0x1 << RTL9300_HSM3_DATA6_L2_SA_BLOCK_OFFSET)
  #define RTL9300_HSM3_DATA6_IGR_STP_STATUS_OFFSET                                                             (20)
  #define RTL9300_HSM3_DATA6_IGR_STP_STATUS_MASK                                                               (0x3 << RTL9300_HSM3_DATA6_IGR_STP_STATUS_OFFSET)
  #define RTL9300_HSM3_DATA6_VLAN_CFI_ACT_OFFSET                                                               (18)
  #define RTL9300_HSM3_DATA6_VLAN_CFI_ACT_MASK                                                                 (0x3 << RTL9300_HSM3_DATA6_VLAN_CFI_ACT_OFFSET)
  #define RTL9300_HSM3_DATA6_VLAN_AFT_DROP_OFFSET                                                              (17)
  #define RTL9300_HSM3_DATA6_VLAN_AFT_DROP_MASK                                                                (0x1 << RTL9300_HSM3_DATA6_VLAN_AFT_DROP_OFFSET)
  #define RTL9300_HSM3_DATA6_CAPWAP_TRAP_OFFSET                                                                (16)
  #define RTL9300_HSM3_DATA6_CAPWAP_TRAP_MASK                                                                  (0x1 << RTL9300_HSM3_DATA6_CAPWAP_TRAP_OFFSET)
  #define RTL9300_HSM3_DATA6_PROTO_STORM_DROP_OFFSET                                                           (15)
  #define RTL9300_HSM3_DATA6_PROTO_STORM_DROP_MASK                                                             (0x1 << RTL9300_HSM3_DATA6_PROTO_STORM_DROP_OFFSET)
  #define RTL9300_HSM3_DATA6_EAV_CLASS_A_OFFSET                                                                (14)
  #define RTL9300_HSM3_DATA6_EAV_CLASS_A_MASK                                                                  (0x1 << RTL9300_HSM3_DATA6_EAV_CLASS_A_OFFSET)
  #define RTL9300_HSM3_DATA6_EAV_CLASS_B_OFFSET                                                                (13)
  #define RTL9300_HSM3_DATA6_EAV_CLASS_B_MASK                                                                  (0x1 << RTL9300_HSM3_DATA6_EAV_CLASS_B_OFFSET)
  #define RTL9300_HSM3_DATA6_RMA_PKT_OFFSET                                                                    (12)
  #define RTL9300_HSM3_DATA6_RMA_PKT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA6_RMA_PKT_OFFSET)
  #define RTL9300_HSM3_DATA6_RMA_ACT_OFFSET                                                                    (9)
  #define RTL9300_HSM3_DATA6_RMA_ACT_MASK                                                                      (0x7 << RTL9300_HSM3_DATA6_RMA_ACT_OFFSET)
  #define RTL9300_HSM3_DATA6_RMA_BYP_VLAN_FLTR_OFFSET                                                          (8)
  #define RTL9300_HSM3_DATA6_RMA_BYP_VLAN_FLTR_MASK                                                            (0x1 << RTL9300_HSM3_DATA6_RMA_BYP_VLAN_FLTR_OFFSET)
  #define RTL9300_HSM3_DATA6_RMA_BYP_STP_OFFSET                                                                (7)
  #define RTL9300_HSM3_DATA6_RMA_BYP_STP_MASK                                                                  (0x1 << RTL9300_HSM3_DATA6_RMA_BYP_STP_OFFSET)
  #define RTL9300_HSM3_DATA6_RMA_RSN_OFFSET                                                                    (0)
  #define RTL9300_HSM3_DATA6_RMA_RSN_MASK                                                                      (0x7F << RTL9300_HSM3_DATA6_RMA_RSN_OFFSET)

#define RTL9300_HSM3_DATA7_ADDR                                                                                (0xB8B8)
  #define RTL9300_HSM3_DATA7_VLAN_SP_FLTR_ACT_OFFSET                                                           (30)
  #define RTL9300_HSM3_DATA7_VLAN_SP_FLTR_ACT_MASK                                                             (0x3 << RTL9300_HSM3_DATA7_VLAN_SP_FLTR_ACT_OFFSET)
  #define RTL9300_HSM3_DATA7_RX_PORT_IN_VLAN_OFFSET                                                            (29)
  #define RTL9300_HSM3_DATA7_RX_PORT_IN_VLAN_MASK                                                              (0x1 << RTL9300_HSM3_DATA7_RX_PORT_IN_VLAN_OFFSET)
  #define RTL9300_HSM3_DATA7_DPM_OFFSET                                                                        (0)
  #define RTL9300_HSM3_DATA7_DPM_MASK                                                                          (0x1FFFFFFF << RTL9300_HSM3_DATA7_DPM_OFFSET)

#define RTL9300_HSM3_DATA8_ADDR                                                                                (0xB8BC)
  #define RTL9300_HSM3_DATA8_TRK_HASH_1_OFFSET                                                                 (26)
  #define RTL9300_HSM3_DATA8_TRK_HASH_1_MASK                                                                   (0x3F << RTL9300_HSM3_DATA8_TRK_HASH_1_OFFSET)
  #define RTL9300_HSM3_DATA8_UNKN_TRK_HASH_0_OFFSET                                                            (20)
  #define RTL9300_HSM3_DATA8_UNKN_TRK_HASH_0_MASK                                                              (0x3F << RTL9300_HSM3_DATA8_UNKN_TRK_HASH_0_OFFSET)
  #define RTL9300_HSM3_DATA8_UNKN_TRK_HASH_1_OFFSET                                                            (14)
  #define RTL9300_HSM3_DATA8_UNKN_TRK_HASH_1_MASK                                                              (0x3F << RTL9300_HSM3_DATA8_UNKN_TRK_HASH_1_OFFSET)
  #define RTL9300_HSM3_DATA8_HASH_UC_OFFSET                                                                    (13)
  #define RTL9300_HSM3_DATA8_HASH_UC_MASK                                                                      (0x1 << RTL9300_HSM3_DATA8_HASH_UC_OFFSET)
  #define RTL9300_HSM3_DATA8_HASH_IDX_OFFSET                                                                   (12)
  #define RTL9300_HSM3_DATA8_HASH_IDX_MASK                                                                     (0x1 << RTL9300_HSM3_DATA8_HASH_IDX_OFFSET)
  #define RTL9300_HSM3_DATA8_SRC_PORT_FLTR_EN_OFFSET                                                           (11)
  #define RTL9300_HSM3_DATA8_SRC_PORT_FLTR_EN_MASK                                                             (0x1 << RTL9300_HSM3_DATA8_SRC_PORT_FLTR_EN_OFFSET)
  #define RTL9300_HSM3_DATA8_TRK_ID_OFFSET                                                                     (4)
  #define RTL9300_HSM3_DATA8_TRK_ID_MASK                                                                       (0x7F << RTL9300_HSM3_DATA8_TRK_ID_OFFSET)
  #define RTL9300_HSM3_DATA8_RMA_BYP_NEW_SA_DROP_OFFSET                                                        (3)
  #define RTL9300_HSM3_DATA8_RMA_BYP_NEW_SA_DROP_MASK                                                          (0x1 << RTL9300_HSM3_DATA8_RMA_BYP_NEW_SA_DROP_OFFSET)
  #define RTL9300_HSM3_DATA8_IACL_BYP_ACT_OFFSET                                                               (0)
  #define RTL9300_HSM3_DATA8_IACL_BYP_ACT_MASK                                                                 (0x7 << RTL9300_HSM3_DATA8_IACL_BYP_ACT_OFFSET)

#define RTL9300_HSM3_DATA9_ADDR                                                                                (0xB8C0)
  #define RTL9300_HSM3_DATA9_ACL_CPU_FMT_OFFSET                                                                (29)
  #define RTL9300_HSM3_DATA9_ACL_CPU_FMT_MASK                                                                  (0x3 << RTL9300_HSM3_DATA9_ACL_CPU_FMT_OFFSET)
  #define RTL9300_HSM3_DATA9_ACL_REDI_OFFSET                                                                   (28)
  #define RTL9300_HSM3_DATA9_ACL_REDI_MASK                                                                     (0x1 << RTL9300_HSM3_DATA9_ACL_REDI_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_IACL_ITAG_STATUS_AS_OFFSET                                                    (27)
  #define RTL9300_HSM3_DATA9_IVC_IACL_ITAG_STATUS_AS_MASK                                                      (0x1 << RTL9300_HSM3_DATA9_IVC_IACL_ITAG_STATUS_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_IACL_OTAG_STATUS_AS_OFFSET                                                    (26)
  #define RTL9300_HSM3_DATA9_IVC_IACL_OTAG_STATUS_AS_MASK                                                      (0x1 << RTL9300_HSM3_DATA9_IVC_IACL_OTAG_STATUS_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_IACL_IPRI_AS_OFFSET                                                           (25)
  #define RTL9300_HSM3_DATA9_IVC_IACL_IPRI_AS_MASK                                                             (0x1 << RTL9300_HSM3_DATA9_IVC_IACL_IPRI_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_IACL_OPRI_AS_OFFSET                                                           (24)
  #define RTL9300_HSM3_DATA9_IVC_IACL_OPRI_AS_MASK                                                             (0x1 << RTL9300_HSM3_DATA9_IVC_IACL_OPRI_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_ITPID_AS_OFFSET                                                               (23)
  #define RTL9300_HSM3_DATA9_IVC_ITPID_AS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA9_IVC_ITPID_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_IVC_OTPID_AS_OFFSET                                                               (22)
  #define RTL9300_HSM3_DATA9_IVC_OTPID_AS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA9_IVC_OTPID_AS_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_ITAG_STATUS_OFFSET                                                            (20)
  #define RTL9300_HSM3_DATA9_EGR_ITAG_STATUS_MASK                                                              (0x3 << RTL9300_HSM3_DATA9_EGR_ITAG_STATUS_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_OTAG_STATUS_OFFSET                                                            (18)
  #define RTL9300_HSM3_DATA9_EGR_OTAG_STATUS_MASK                                                              (0x3 << RTL9300_HSM3_DATA9_EGR_OTAG_STATUS_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_IPRI_OFFSET                                                                   (15)
  #define RTL9300_HSM3_DATA9_EGR_IPRI_MASK                                                                     (0x7 << RTL9300_HSM3_DATA9_EGR_IPRI_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_OPRI_OFFSET                                                                   (12)
  #define RTL9300_HSM3_DATA9_EGR_OPRI_MASK                                                                     (0x7 << RTL9300_HSM3_DATA9_EGR_OPRI_OFFSET)
  #define RTL9300_HSM3_DATA9_INT_ICFI_OFFSET                                                                   (11)
  #define RTL9300_HSM3_DATA9_INT_ICFI_MASK                                                                     (0x1 << RTL9300_HSM3_DATA9_INT_ICFI_OFFSET)
  #define RTL9300_HSM3_DATA9_INT_OCFI_OFFSET                                                                   (10)
  #define RTL9300_HSM3_DATA9_INT_OCFI_MASK                                                                     (0x1 << RTL9300_HSM3_DATA9_INT_OCFI_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_ITPID_IDX_OFFSET                                                              (8)
  #define RTL9300_HSM3_DATA9_EGR_ITPID_IDX_MASK                                                                (0x3 << RTL9300_HSM3_DATA9_EGR_ITPID_IDX_OFFSET)
  #define RTL9300_HSM3_DATA9_EGR_OTPID_IDX_OFFSET                                                              (6)
  #define RTL9300_HSM3_DATA9_EGR_OTPID_IDX_MASK                                                                (0x3 << RTL9300_HSM3_DATA9_EGR_OTPID_IDX_OFFSET)
  #define RTL9300_HSM3_DATA9_TRK_HASH_0_OFFSET                                                                 (0)
  #define RTL9300_HSM3_DATA9_TRK_HASH_0_MASK                                                                   (0x3F << RTL9300_HSM3_DATA9_TRK_HASH_0_OFFSET)

#define RTL9300_HSM3_DATA10_ADDR                                                                               (0xB8C4)
  #define RTL9300_HSM3_DATA10_IGR_OVID_OFFSET                                                                  (20)
  #define RTL9300_HSM3_DATA10_IGR_OVID_MASK                                                                    (0xFFF << RTL9300_HSM3_DATA10_IGR_OVID_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_OVID_AS_OFFSET                                                              (19)
  #define RTL9300_HSM3_DATA10_EACL_OVID_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_OVID_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_N_1_OVID_AS_OFFSET                                                               (18)
  #define RTL9300_HSM3_DATA10_N_1_OVID_AS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA10_N_1_OVID_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_ITAG_AS_OFFSET                                                              (17)
  #define RTL9300_HSM3_DATA10_EACL_ITAG_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_ITAG_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_OTAG_AS_OFFSET                                                              (16)
  #define RTL9300_HSM3_DATA10_EACL_OTAG_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_OTAG_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_IPRI_AS_OFFSET                                                              (15)
  #define RTL9300_HSM3_DATA10_EACL_IPRI_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_IPRI_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_OPRI_AS_OFFSET                                                              (14)
  #define RTL9300_HSM3_DATA10_EACL_OPRI_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_OPRI_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_ITPID_AS_OFFSET                                                             (13)
  #define RTL9300_HSM3_DATA10_EACL_ITPID_AS_MASK                                                               (0x1 << RTL9300_HSM3_DATA10_EACL_ITPID_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_OTPID_AS_OFFSET                                                             (12)
  #define RTL9300_HSM3_DATA10_EACL_OTPID_AS_MASK                                                               (0x1 << RTL9300_HSM3_DATA10_EACL_OTPID_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_MIR_ACT_OFFSET                                                              (8)
  #define RTL9300_HSM3_DATA10_EACL_MIR_ACT_MASK                                                                (0xF << RTL9300_HSM3_DATA10_EACL_MIR_ACT_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_MIR_HIT_OFFSET                                                              (7)
  #define RTL9300_HSM3_DATA10_EACL_MIR_HIT_MASK                                                                (0x1 << RTL9300_HSM3_DATA10_EACL_MIR_HIT_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_PRI_AS_OFFSET                                                               (6)
  #define RTL9300_HSM3_DATA10_EACL_PRI_AS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA10_EACL_PRI_AS_OFFSET)
  #define RTL9300_HSM3_DATA10_EACL_QID_OFFSET                                                                  (0)
  #define RTL9300_HSM3_DATA10_EACL_QID_MASK                                                                    (0x3F << RTL9300_HSM3_DATA10_EACL_QID_OFFSET)

#define RTL9300_HSM3_DATA11_ADDR                                                                               (0xB8C8)
  #define RTL9300_HSM3_DATA11_ACL_RMK_VAL_OFFSET                                                               (15)
  #define RTL9300_HSM3_DATA11_ACL_RMK_VAL_MASK                                                                 (0xFF << RTL9300_HSM3_DATA11_ACL_RMK_VAL_OFFSET)
  #define RTL9300_HSM3_DATA11_EACL_RMK_HIT_OFFSET                                                              (14)
  #define RTL9300_HSM3_DATA11_EACL_RMK_HIT_MASK                                                                (0x1 << RTL9300_HSM3_DATA11_EACL_RMK_HIT_OFFSET)
  #define RTL9300_HSM3_DATA11_IGR_IVID_OFFSET                                                                  (2)
  #define RTL9300_HSM3_DATA11_IGR_IVID_MASK                                                                    (0xFFF << RTL9300_HSM3_DATA11_IGR_IVID_OFFSET)
  #define RTL9300_HSM3_DATA11_EACL_IVID_AS_OFFSET                                                              (1)
  #define RTL9300_HSM3_DATA11_EACL_IVID_AS_MASK                                                                (0x1 << RTL9300_HSM3_DATA11_EACL_IVID_AS_OFFSET)
  #define RTL9300_HSM3_DATA11_N_1_IVID_AS_OFFSET                                                               (0)
  #define RTL9300_HSM3_DATA11_N_1_IVID_AS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA11_N_1_IVID_AS_OFFSET)

#define RTL9300_HSM3_DATA12_ADDR                                                                               (0xB8CC)
  #define RTL9300_HSM3_DATA12_BYP_IGR_BWCTRL_OFFSET                                                            (29)
  #define RTL9300_HSM3_DATA12_BYP_IGR_BWCTRL_MASK                                                              (0x1 << RTL9300_HSM3_DATA12_BYP_IGR_BWCTRL_OFFSET)
  #define RTL9300_HSM3_DATA12_INT_PRI_OFFSET                                                                   (26)
  #define RTL9300_HSM3_DATA12_INT_PRI_MASK                                                                     (0x7 << RTL9300_HSM3_DATA12_INT_PRI_OFFSET)
  #define RTL9300_HSM3_DATA12_INT_PRI_ROUTE_OFFSET                                                             (23)
  #define RTL9300_HSM3_DATA12_INT_PRI_ROUTE_MASK                                                               (0x7 << RTL9300_HSM3_DATA12_INT_PRI_ROUTE_OFFSET)
  #define RTL9300_HSM3_DATA12_IACL_QID_OFFSET                                                                  (17)
  #define RTL9300_HSM3_DATA12_IACL_QID_MASK                                                                    (0x3F << RTL9300_HSM3_DATA12_IACL_QID_OFFSET)
  #define RTL9300_HSM3_DATA12_ACL_TRAP_HIT_OFFSET                                                              (16)
  #define RTL9300_HSM3_DATA12_ACL_TRAP_HIT_MASK                                                                (0x1 << RTL9300_HSM3_DATA12_ACL_TRAP_HIT_OFFSET)
  #define RTL9300_HSM3_DATA12_ACL_IDX_OFFSET                                                                   (5)
  #define RTL9300_HSM3_DATA12_ACL_IDX_MASK                                                                     (0x7FF << RTL9300_HSM3_DATA12_ACL_IDX_OFFSET)
  #define RTL9300_HSM3_DATA12_IACL_MIR_HIT_OFFSET                                                              (4)
  #define RTL9300_HSM3_DATA12_IACL_MIR_HIT_MASK                                                                (0x1 << RTL9300_HSM3_DATA12_IACL_MIR_HIT_OFFSET)
  #define RTL9300_HSM3_DATA12_IACL_MIR_ACT_OFFSET                                                              (1)
  #define RTL9300_HSM3_DATA12_IACL_MIR_ACT_MASK                                                                (0x7 << RTL9300_HSM3_DATA12_IACL_MIR_ACT_OFFSET)

#define RTL9300_HSM3_DATA13_ADDR                                                                               (0xB8D0)
  #define RTL9300_HSM3_DATA13_ORG_SPA_OFFSET                                                                   (19)
  #define RTL9300_HSM3_DATA13_ORG_SPA_MASK                                                                     (0x7FF << RTL9300_HSM3_DATA13_ORG_SPA_OFFSET)
  #define RTL9300_HSM3_DATA13_MCRT_RPF_ASST_OFFSET                                                             (18)
  #define RTL9300_HSM3_DATA13_MCRT_RPF_ASST_MASK                                                               (0x1 << RTL9300_HSM3_DATA13_MCRT_RPF_ASST_OFFSET)
  #define RTL9300_HSM3_DATA13_MCRT_OIL_IDX_OFFSET                                                              (9)
  #define RTL9300_HSM3_DATA13_MCRT_OIL_IDX_MASK                                                                (0x1FF << RTL9300_HSM3_DATA13_MCRT_OIL_IDX_OFFSET)
  #define RTL9300_HSM3_DATA13_OAM_ACT_OFFSET                                                                   (7)
  #define RTL9300_HSM3_DATA13_OAM_ACT_MASK                                                                     (0x3 << RTL9300_HSM3_DATA13_OAM_ACT_OFFSET)
  #define RTL9300_HSM3_DATA13_ATK_ACT_OFFSET                                                                   (5)
  #define RTL9300_HSM3_DATA13_ATK_ACT_MASK                                                                     (0x3 << RTL9300_HSM3_DATA13_ATK_ACT_OFFSET)
  #define RTL9300_HSM3_DATA13_ATK_TYPE_OFFSET                                                                  (0)
  #define RTL9300_HSM3_DATA13_ATK_TYPE_MASK                                                                    (0x1F << RTL9300_HSM3_DATA13_ATK_TYPE_OFFSET)

#define RTL9300_HSM3_DATA14_ADDR                                                                               (0xB8D4)
  #define RTL9300_HSM3_DATA14_FWD_BASE_OFFSET                                                                  (26)
  #define RTL9300_HSM3_DATA14_FWD_BASE_MASK                                                                    (0x1 << RTL9300_HSM3_DATA14_FWD_BASE_OFFSET)
  #define RTL9300_HSM3_DATA14_ORIG_FWD_VID_OFFSET                                                              (14)
  #define RTL9300_HSM3_DATA14_ORIG_FWD_VID_MASK                                                                (0xFFF << RTL9300_HSM3_DATA14_ORIG_FWD_VID_OFFSET)
  #define RTL9300_HSM3_DATA14_FWD_VID_OFFSET                                                                   (2)
  #define RTL9300_HSM3_DATA14_FWD_VID_MASK                                                                     (0xFFF << RTL9300_HSM3_DATA14_FWD_VID_OFFSET)
  #define RTL9300_HSM3_DATA14_L2_DA_HIT_OFFSET                                                                 (1)
  #define RTL9300_HSM3_DATA14_L2_DA_HIT_MASK                                                                   (0x1 << RTL9300_HSM3_DATA14_L2_DA_HIT_OFFSET)
  #define RTL9300_HSM3_DATA14_L2_DA_BLOCK_OFFSET                                                               (0)
  #define RTL9300_HSM3_DATA14_L2_DA_BLOCK_MASK                                                                 (0x1 << RTL9300_HSM3_DATA14_L2_DA_BLOCK_OFFSET)

#define RTL9300_HSM3_DATA15_ADDR                                                                               (0xB8D8)
  #define RTL9300_HSM3_DATA15_EACL_METER_DROP_OFFSET                                                           (20)
  #define RTL9300_HSM3_DATA15_EACL_METER_DROP_MASK                                                             (0x1 << RTL9300_HSM3_DATA15_EACL_METER_DROP_OFFSET)
  #define RTL9300_HSM3_DATA15_IACL_METER_DROP_OFFSET                                                           (19)
  #define RTL9300_HSM3_DATA15_IACL_METER_DROP_MASK                                                             (0x1 << RTL9300_HSM3_DATA15_IACL_METER_DROP_OFFSET)
  #define RTL9300_HSM3_DATA15_NEXTHOP_IF_OFFSET                                                                (18)
  #define RTL9300_HSM3_DATA15_NEXTHOP_IF_MASK                                                                  (0x1 << RTL9300_HSM3_DATA15_NEXTHOP_IF_OFFSET)
  #define RTL9300_HSM3_DATA15_NEXTHOP_AGEOUT_OFFSET                                                            (17)
  #define RTL9300_HSM3_DATA15_NEXTHOP_AGEOUT_MASK                                                              (0x1 << RTL9300_HSM3_DATA15_NEXTHOP_AGEOUT_OFFSET)
  #define RTL9300_HSM3_DATA15_STORM_LKMIS_OFFSET                                                               (16)
  #define RTL9300_HSM3_DATA15_STORM_LKMIS_MASK                                                                 (0x1 << RTL9300_HSM3_DATA15_STORM_LKMIS_OFFSET)
  #define RTL9300_HSM3_DATA15_TRK_MC_HIT_OFFSET                                                                (15)
  #define RTL9300_HSM3_DATA15_TRK_MC_HIT_MASK                                                                  (0x1 << RTL9300_HSM3_DATA15_TRK_MC_HIT_OFFSET)
  #define RTL9300_HSM3_DATA15_DP_OFFSET                                                                        (13)
  #define RTL9300_HSM3_DATA15_DP_MASK                                                                          (0x3 << RTL9300_HSM3_DATA15_DP_OFFSET)
  #define RTL9300_HSM3_DATA15_HASH_TYPE_OFFSET                                                                 (11)
  #define RTL9300_HSM3_DATA15_HASH_TYPE_MASK                                                                   (0x3 << RTL9300_HSM3_DATA15_HASH_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA15_L3_DA_IDX_OFFSET                                                                 (0)
  #define RTL9300_HSM3_DATA15_L3_DA_IDX_MASK                                                                   (0x7FF << RTL9300_HSM3_DATA15_L3_DA_IDX_OFFSET)

#define RTL9300_HSM3_DATA16_ADDR                                                                               (0xB8DC)
  #define RTL9300_HSM3_DATA16_RIP_IF_OFFSET                                                                    (22)
  #define RTL9300_HSM3_DATA16_RIP_IF_MASK                                                                      (0x1 << RTL9300_HSM3_DATA16_RIP_IF_OFFSET)
  #define RTL9300_HSM3_DATA16_DHCP_IF_OFFSET                                                                   (21)
  #define RTL9300_HSM3_DATA16_DHCP_IF_MASK                                                                     (0x1 << RTL9300_HSM3_DATA16_DHCP_IF_OFFSET)
  #define RTL9300_HSM3_DATA16_GARP_ACT_OFFSET                                                                  (19)
  #define RTL9300_HSM3_DATA16_GARP_ACT_MASK                                                                    (0x3 << RTL9300_HSM3_DATA16_GARP_ACT_OFFSET)
  #define RTL9300_HSM3_DATA16_ACL_REDIR_COPY_OFFSET                                                            (18)
  #define RTL9300_HSM3_DATA16_ACL_REDIR_COPY_MASK                                                              (0x1 << RTL9300_HSM3_DATA16_ACL_REDIR_COPY_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_DISABLE_OFFSET                                                              (17)
  #define RTL9300_HSM3_DATA16_EACL_DISABLE_MASK                                                                (0x1 << RTL9300_HSM3_DATA16_EACL_DISABLE_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_DROP_OFFSET                                                                 (16)
  #define RTL9300_HSM3_DATA16_IACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_IACL_DROP_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_DROP_ACT_OFFSET                                                             (15)
  #define RTL9300_HSM3_DATA16_IACL_DROP_ACT_MASK                                                               (0x1 << RTL9300_HSM3_DATA16_IACL_DROP_ACT_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_REDIR_ZERO_OFFSET                                                           (14)
  #define RTL9300_HSM3_DATA16_IACL_REDIR_ZERO_MASK                                                             (0x1 << RTL9300_HSM3_DATA16_IACL_REDIR_ZERO_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_TRAP_OFFSET                                                                 (13)
  #define RTL9300_HSM3_DATA16_IACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_IACL_TRAP_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_COPY_OFFSET                                                                 (12)
  #define RTL9300_HSM3_DATA16_IACL_COPY_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_IACL_COPY_OFFSET)
  #define RTL9300_HSM3_DATA16_IACL_TRAP_MASTER_OFFSET                                                          (11)
  #define RTL9300_HSM3_DATA16_IACL_TRAP_MASTER_MASK                                                            (0x1 << RTL9300_HSM3_DATA16_IACL_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_DROP_OFFSET                                                                 (10)
  #define RTL9300_HSM3_DATA16_EACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_EACL_DROP_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_DROP_ACT_OFFSET                                                             (9)
  #define RTL9300_HSM3_DATA16_EACL_DROP_ACT_MASK                                                               (0x1 << RTL9300_HSM3_DATA16_EACL_DROP_ACT_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_REDIR_ZERO_OFFSET                                                           (8)
  #define RTL9300_HSM3_DATA16_EACL_REDIR_ZERO_MASK                                                             (0x1 << RTL9300_HSM3_DATA16_EACL_REDIR_ZERO_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_TRAP_OFFSET                                                                 (7)
  #define RTL9300_HSM3_DATA16_EACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_EACL_TRAP_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_COPY_OFFSET                                                                 (6)
  #define RTL9300_HSM3_DATA16_EACL_COPY_MASK                                                                   (0x1 << RTL9300_HSM3_DATA16_EACL_COPY_OFFSET)
  #define RTL9300_HSM3_DATA16_EACL_TRAP_MASTER_OFFSET                                                          (5)
  #define RTL9300_HSM3_DATA16_EACL_TRAP_MASTER_MASK                                                            (0x1 << RTL9300_HSM3_DATA16_EACL_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM3_DATA16_IVC_DROP_OFFSET                                                                  (4)
  #define RTL9300_HSM3_DATA16_IVC_DROP_MASK                                                                    (0x1 << RTL9300_HSM3_DATA16_IVC_DROP_OFFSET)
  #define RTL9300_HSM3_DATA16_IVC_TRAP_OFFSET                                                                  (3)
  #define RTL9300_HSM3_DATA16_IVC_TRAP_MASK                                                                    (0x1 << RTL9300_HSM3_DATA16_IVC_TRAP_OFFSET)
  #define RTL9300_HSM3_DATA16_IVC_TRAP_MASTER_OFFSET                                                           (2)
  #define RTL9300_HSM3_DATA16_IVC_TRAP_MASTER_MASK                                                             (0x1 << RTL9300_HSM3_DATA16_IVC_TRAP_MASTER_OFFSET)
  #define RTL9300_HSM3_DATA16_IVC_COPY_OFFSET                                                                  (1)
  #define RTL9300_HSM3_DATA16_IVC_COPY_MASK                                                                    (0x1 << RTL9300_HSM3_DATA16_IVC_COPY_OFFSET)
  #define RTL9300_HSM3_DATA16_IVC_BYP_IGR_VLAN_FLTR_OFFSET                                                     (0)
  #define RTL9300_HSM3_DATA16_IVC_BYP_IGR_VLAN_FLTR_MASK                                                       (0x1 << RTL9300_HSM3_DATA16_IVC_BYP_IGR_VLAN_FLTR_OFFSET)

#define RTL9300_HSM3_DATA17_ADDR                                                                               (0xB8E0)
  #define RTL9300_HSM3_DATA17_DP_FMT_OFFSET                                                                    (26)
  #define RTL9300_HSM3_DATA17_DP_FMT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA17_DP_FMT_OFFSET)
  #define RTL9300_HSM3_DATA17_DP_INFO_OFFSET                                                                   (14)
  #define RTL9300_HSM3_DATA17_DP_INFO_MASK                                                                     (0xFFF << RTL9300_HSM3_DATA17_DP_INFO_OFFSET)
  #define RTL9300_HSM3_DATA17_FWD_TYPE_OFFSET                                                                  (12)
  #define RTL9300_HSM3_DATA17_FWD_TYPE_MASK                                                                    (0x3 << RTL9300_HSM3_DATA17_FWD_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA17_ST_CTAG_IF_OFFSET                                                                (10)
  #define RTL9300_HSM3_DATA17_ST_CTAG_IF_MASK                                                                  (0x3 << RTL9300_HSM3_DATA17_ST_CTAG_IF_OFFSET)
  #define RTL9300_HSM3_DATA17_MIR_ID_OFFSET                                                                    (8)
  #define RTL9300_HSM3_DATA17_MIR_ID_MASK                                                                      (0x3 << RTL9300_HSM3_DATA17_MIR_ID_OFFSET)
  #define RTL9300_HSM3_DATA17_TRK_HASH_OFFSET                                                                  (2)
  #define RTL9300_HSM3_DATA17_TRK_HASH_MASK                                                                    (0x3F << RTL9300_HSM3_DATA17_TRK_HASH_OFFSET)
  #define RTL9300_HSM3_DATA17_ST_DA_HIT_OFFSET                                                                 (1)
  #define RTL9300_HSM3_DATA17_ST_DA_HIT_MASK                                                                   (0x1 << RTL9300_HSM3_DATA17_ST_DA_HIT_OFFSET)
  #define RTL9300_HSM3_DATA17_ST_SA_LRN_OFFSET                                                                 (0)
  #define RTL9300_HSM3_DATA17_ST_SA_LRN_MASK                                                                   (0x1 << RTL9300_HSM3_DATA17_ST_SA_LRN_OFFSET)

#define RTL9300_HSM3_DATA18_ADDR                                                                               (0xB8E4)
  #define RTL9300_HSM3_DATA18_VB_ISO_MBR_OFFSET                                                                (31)
  #define RTL9300_HSM3_DATA18_VB_ISO_MBR_MASK                                                                  (0x1 << RTL9300_HSM3_DATA18_VB_ISO_MBR_OFFSET)
  #define RTL9300_HSM3_DATA18_CTAG_FLAG_OFFSET                                                                 (25)
  #define RTL9300_HSM3_DATA18_CTAG_FLAG_MASK                                                                   (0x3F << RTL9300_HSM3_DATA18_CTAG_FLAG_OFFSET)
  #define RTL9300_HSM3_DATA18_META_DATA_OFFSET                                                                 (17)
  #define RTL9300_HSM3_DATA18_META_DATA_MASK                                                                   (0xFF << RTL9300_HSM3_DATA18_META_DATA_OFFSET)
  #define RTL9300_HSM3_DATA18_ACL_LB_ACT_OFFSET                                                                (16)
  #define RTL9300_HSM3_DATA18_ACL_LB_ACT_MASK                                                                  (0x1 << RTL9300_HSM3_DATA18_ACL_LB_ACT_OFFSET)
  #define RTL9300_HSM3_DATA18_LB_TTL_OFFSET                                                                    (13)
  #define RTL9300_HSM3_DATA18_LB_TTL_MASK                                                                      (0x7 << RTL9300_HSM3_DATA18_LB_TTL_OFFSET)
  #define RTL9300_HSM3_DATA18_LB_PKT_OFFSET                                                                    (12)
  #define RTL9300_HSM3_DATA18_LB_PKT_MASK                                                                      (0x1 << RTL9300_HSM3_DATA18_LB_PKT_OFFSET)
  #define RTL9300_HSM3_DATA18_STK_IF_OFFSET                                                                    (11)
  #define RTL9300_HSM3_DATA18_STK_IF_MASK                                                                      (0x1 << RTL9300_HSM3_DATA18_STK_IF_OFFSET)
  #define RTL9300_HSM3_DATA18_SP_INFO_OFFSET                                                                   (1)
  #define RTL9300_HSM3_DATA18_SP_INFO_MASK                                                                     (0x3FF << RTL9300_HSM3_DATA18_SP_INFO_OFFSET)
  #define RTL9300_HSM3_DATA18_SP_FLTR_EN_OFFSET                                                                (0)
  #define RTL9300_HSM3_DATA18_SP_FLTR_EN_MASK                                                                  (0x1 << RTL9300_HSM3_DATA18_SP_FLTR_EN_OFFSET)

#define RTL9300_HSM3_DATA19_ADDR                                                                               (0xB8E8)
  #define RTL9300_HSM3_DATA19_SPCL_ACT_OFFSET                                                                  (22)
  #define RTL9300_HSM3_DATA19_SPCL_ACT_MASK                                                                    (0x1FF << RTL9300_HSM3_DATA19_SPCL_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_NEW_SA_ACT_OFFSET                                                                (19)
  #define RTL9300_HSM3_DATA19_NEW_SA_ACT_MASK                                                                  (0x7 << RTL9300_HSM3_DATA19_NEW_SA_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_MAC_LIMIT_ACT_OFFSET                                                             (16)
  #define RTL9300_HSM3_DATA19_MAC_LIMIT_ACT_MASK                                                               (0x7 << RTL9300_HSM3_DATA19_MAC_LIMIT_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_MAC_LIMIT_VLAN_ACT_OFFSET                                                        (13)
  #define RTL9300_HSM3_DATA19_MAC_LIMIT_VLAN_ACT_MASK                                                          (0x7 << RTL9300_HSM3_DATA19_MAC_LIMIT_VLAN_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_STTC_PM_ACT_OFFSET                                                               (10)
  #define RTL9300_HSM3_DATA19_STTC_PM_ACT_MASK                                                                 (0x7 << RTL9300_HSM3_DATA19_STTC_PM_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_DYN_PM_ACT_OFFSET                                                                (7)
  #define RTL9300_HSM3_DATA19_DYN_PM_ACT_MASK                                                                  (0x7 << RTL9300_HSM3_DATA19_DYN_PM_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_FORCE_PMOVE_OFFSET                                                               (4)
  #define RTL9300_HSM3_DATA19_FORCE_PMOVE_MASK                                                                 (0x7 << RTL9300_HSM3_DATA19_FORCE_PMOVE_OFFSET)
  #define RTL9300_HSM3_DATA19_L2_HASH_FULL_ACT_OFFSET                                                          (1)
  #define RTL9300_HSM3_DATA19_L2_HASH_FULL_ACT_MASK                                                            (0x7 << RTL9300_HSM3_DATA19_L2_HASH_FULL_ACT_OFFSET)
  #define RTL9300_HSM3_DATA19_IP_RSVD_INVERT_OFFSET                                                            (0)
  #define RTL9300_HSM3_DATA19_IP_RSVD_INVERT_MASK                                                              (0x1 << RTL9300_HSM3_DATA19_IP_RSVD_INVERT_OFFSET)

#define RTL9300_HSM3_DATA20_ADDR                                                                               (0xB8EC)
  #define RTL9300_HSM3_DATA20_MCMIS_ACT_OFFSET                                                                 (3)
  #define RTL9300_HSM3_DATA20_MCMIS_ACT_MASK                                                                   (0xFFF << RTL9300_HSM3_DATA20_MCMIS_ACT_OFFSET)
  #define RTL9300_HSM3_DATA20_IP_RSV_ACT_OFFSET                                                                (0)
  #define RTL9300_HSM3_DATA20_IP_RSV_ACT_MASK                                                                  (0x7 << RTL9300_HSM3_DATA20_IP_RSV_ACT_OFFSET)

#define RTL9300_HSM3_DATA21_ADDR                                                                               (0xB8F0)
  #define RTL9300_HSM3_DATA21_CTX_DPM_27_0_OFFSET                                                              (4)
  #define RTL9300_HSM3_DATA21_CTX_DPM_27_0_MASK                                                                (0xFFFFFFF << RTL9300_HSM3_DATA21_CTX_DPM_27_0_OFFSET)
  #define RTL9300_HSM3_DATA21_CTX_DEV_ID_OFFSET                                                                (0)
  #define RTL9300_HSM3_DATA21_CTX_DEV_ID_MASK                                                                  (0xF << RTL9300_HSM3_DATA21_CTX_DEV_ID_OFFSET)

#define RTL9300_HSM3_DATA22_ADDR                                                                               (0xB8F4)
  #define RTL9300_HSM3_DATA22_CTX_DPM_TYPE_OFFSET                                                              (28)
  #define RTL9300_HSM3_DATA22_CTX_DPM_TYPE_MASK                                                                (0xF << RTL9300_HSM3_DATA22_CTX_DPM_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA22_CTX_DPM_55_28_OFFSET                                                             (0)
  #define RTL9300_HSM3_DATA22_CTX_DPM_55_28_MASK                                                               (0xFFFFFFF << RTL9300_HSM3_DATA22_CTX_DPM_55_28_OFFSET)

#define RTL9300_HSM3_DATA23_ADDR                                                                               (0xB8F8)
  #define RTL9300_HSM3_DATA23_CTX_ACL_ACT_OFFSET                                                               (29)
  #define RTL9300_HSM3_DATA23_CTX_ACL_ACT_MASK                                                                 (0x1 << RTL9300_HSM3_DATA23_CTX_ACL_ACT_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_CNGST_DROP_OFFSET                                                            (28)
  #define RTL9300_HSM3_DATA23_CTX_CNGST_DROP_MASK                                                              (0x1 << RTL9300_HSM3_DATA23_CTX_CNGST_DROP_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_DG_OFFSET                                                                    (27)
  #define RTL9300_HSM3_DATA23_CTX_DG_MASK                                                                      (0x1 << RTL9300_HSM3_DATA23_CTX_DG_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_BP_FLTR_EGR_OFFSET                                                           (26)
  #define RTL9300_HSM3_DATA23_CTX_BP_FLTR_EGR_MASK                                                             (0x1 << RTL9300_HSM3_DATA23_CTX_BP_FLTR_EGR_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_BP_STP_EGR_OFFSET                                                            (25)
  #define RTL9300_HSM3_DATA23_CTX_BP_STP_EGR_MASK                                                              (0x1 << RTL9300_HSM3_DATA23_CTX_BP_STP_EGR_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_BP_VLAN_EGR_OFFSET                                                           (24)
  #define RTL9300_HSM3_DATA23_CTX_BP_VLAN_EGR_MASK                                                             (0x1 << RTL9300_HSM3_DATA23_CTX_BP_VLAN_EGR_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_TAG_AS_OFFSET                                                                (23)
  #define RTL9300_HSM3_DATA23_CTX_TAG_AS_MASK                                                                  (0x1 << RTL9300_HSM3_DATA23_CTX_TAG_AS_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_L3_ACT_OFFSET                                                                (22)
  #define RTL9300_HSM3_DATA23_CTX_L3_ACT_MASK                                                                  (0x1 << RTL9300_HSM3_DATA23_CTX_L3_ACT_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_ORI_TAG_OFFSET                                                               (19)
  #define RTL9300_HSM3_DATA23_CTX_ORI_TAG_MASK                                                                 (0x7 << RTL9300_HSM3_DATA23_CTX_ORI_TAG_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_QID_OFFSET                                                                   (14)
  #define RTL9300_HSM3_DATA23_CTX_QID_MASK                                                                     (0x1F << RTL9300_HSM3_DATA23_CTX_QID_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_AS_QID_OFFSET                                                                (13)
  #define RTL9300_HSM3_DATA23_CTX_AS_QID_MASK                                                                  (0x1 << RTL9300_HSM3_DATA23_CTX_AS_QID_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_FWD_VID_EN_OFFSET                                                            (12)
  #define RTL9300_HSM3_DATA23_CTX_FWD_VID_EN_MASK                                                              (0x1 << RTL9300_HSM3_DATA23_CTX_FWD_VID_EN_OFFSET)
  #define RTL9300_HSM3_DATA23_CTX_SP_FLTR_OFFSET                                                               (0)
  #define RTL9300_HSM3_DATA23_CTX_SP_FLTR_MASK                                                                 (0xFFF << RTL9300_HSM3_DATA23_CTX_SP_FLTR_OFFSET)

#define RTL9300_HSM3_DATA24_ADDR                                                                               (0xB8FC)
  #define RTL9300_HSM3_DATA24_CRX_DATA_31_0_OFFSET                                                             (0)
  #define RTL9300_HSM3_DATA24_CRX_DATA_31_0_MASK                                                               (0xFFFFFFFF << RTL9300_HSM3_DATA24_CRX_DATA_31_0_OFFSET)

#define RTL9300_HSM3_DATA25_ADDR                                                                               (0xB900)
  #define RTL9300_HSM3_DATA25_CRX_DATA_63_32_OFFSET                                                            (0)
  #define RTL9300_HSM3_DATA25_CRX_DATA_63_32_MASK                                                              (0xFFFFFFFF << RTL9300_HSM3_DATA25_CRX_DATA_63_32_OFFSET)

#define RTL9300_HSM3_DATA26_ADDR                                                                               (0xB904)
  #define RTL9300_HSM3_DATA26_ST_PMSK_OFFSET                                                                   (17)
  #define RTL9300_HSM3_DATA26_ST_PMSK_MASK                                                                     (0xF << RTL9300_HSM3_DATA26_ST_PMSK_OFFSET)
  #define RTL9300_HSM3_DATA26_L3_UC_KN_OFFSET                                                                  (16)
  #define RTL9300_HSM3_DATA26_L3_UC_KN_MASK                                                                    (0x1 << RTL9300_HSM3_DATA26_L3_UC_KN_OFFSET)
  #define RTL9300_HSM3_DATA26_CRX_DATA_79_64_OFFSET                                                            (0)
  #define RTL9300_HSM3_DATA26_CRX_DATA_79_64_MASK                                                              (0xFFFF << RTL9300_HSM3_DATA26_CRX_DATA_79_64_OFFSET)

#define RTL9300_HSM3_DATA27_ADDR                                                                               (0xB908)
  #define RTL9300_HSM3_DATA27_ND_PKT_IF_OFFSET                                                                 (19)
  #define RTL9300_HSM3_DATA27_ND_PKT_IF_MASK                                                                   (0x1 << RTL9300_HSM3_DATA27_ND_PKT_IF_OFFSET)
  #define RTL9300_HSM3_DATA27_IP_ROUTE_EN_OFFSET                                                               (18)
  #define RTL9300_HSM3_DATA27_IP_ROUTE_EN_MASK                                                                 (0x1 << RTL9300_HSM3_DATA27_IP_ROUTE_EN_OFFSET)
  #define RTL9300_HSM3_DATA27_L3_TTL_DEC_OFFSET                                                                (17)
  #define RTL9300_HSM3_DATA27_L3_TTL_DEC_MASK                                                                  (0x1 << RTL9300_HSM3_DATA27_L3_TTL_DEC_OFFSET)
  #define RTL9300_HSM3_DATA27_L3_DA_REP_OFFSET                                                                 (16)
  #define RTL9300_HSM3_DATA27_L3_DA_REP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA27_L3_DA_REP_OFFSET)
  #define RTL9300_HSM3_DATA27_L3_SA_REP_OFFSET                                                                 (15)
  #define RTL9300_HSM3_DATA27_L3_SA_REP_MASK                                                                   (0x1 << RTL9300_HSM3_DATA27_L3_SA_REP_OFFSET)
  #define RTL9300_HSM3_DATA27_L3_SA_IDX_OFFSET                                                                 (9)
  #define RTL9300_HSM3_DATA27_L3_SA_IDX_MASK                                                                   (0x3F << RTL9300_HSM3_DATA27_L3_SA_IDX_OFFSET)
  #define RTL9300_HSM3_DATA27_IPMC_EN_OFFSET                                                                   (8)
  #define RTL9300_HSM3_DATA27_IPMC_EN_MASK                                                                     (0x1 << RTL9300_HSM3_DATA27_IPMC_EN_OFFSET)
  #define RTL9300_HSM3_DATA27_IPMC_PKT_OFFSET                                                                  (7)
  #define RTL9300_HSM3_DATA27_IPMC_PKT_MASK                                                                    (0x1 << RTL9300_HSM3_DATA27_IPMC_PKT_OFFSET)
  #define RTL9300_HSM3_DATA27_REPLICATE_TTL_DEC_OFFSET                                                         (6)
  #define RTL9300_HSM3_DATA27_REPLICATE_TTL_DEC_MASK                                                           (0x1 << RTL9300_HSM3_DATA27_REPLICATE_TTL_DEC_OFFSET)
  #define RTL9300_HSM3_DATA27_REPLICATE_TYPE_OFFSET                                                            (4)
  #define RTL9300_HSM3_DATA27_REPLICATE_TYPE_MASK                                                              (0x3 << RTL9300_HSM3_DATA27_REPLICATE_TYPE_OFFSET)
  #define RTL9300_HSM3_DATA27_IPMC_QID_OFFSET                                                                  (3)
  #define RTL9300_HSM3_DATA27_IPMC_QID_MASK                                                                    (0x1 << RTL9300_HSM3_DATA27_IPMC_QID_OFFSET)
  #define RTL9300_HSM3_DATA27_REPLICATE_NONE_OFFSET                                                            (2)
  #define RTL9300_HSM3_DATA27_REPLICATE_NONE_MASK                                                              (0x1 << RTL9300_HSM3_DATA27_REPLICATE_NONE_OFFSET)
  #define RTL9300_HSM3_DATA27_REPLICATE_FST_CP_OFFSET                                                          (1)
  #define RTL9300_HSM3_DATA27_REPLICATE_FST_CP_MASK                                                            (0x1 << RTL9300_HSM3_DATA27_REPLICATE_FST_CP_OFFSET)
  #define RTL9300_HSM3_DATA27_REPLICATE_LST_CP_OFFSET                                                          (0)
  #define RTL9300_HSM3_DATA27_REPLICATE_LST_CP_MASK                                                            (0x1 << RTL9300_HSM3_DATA27_REPLICATE_LST_CP_OFFSET)

#define RTL9300_DMY_REG0_HSM_ADDR                                                                              (0xB90C)
  #define RTL9300_DMY_REG0_HSM_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_HSM_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_HSM_DUMMY_OFFSET)

#define RTL9300_DMY_REG1_HSM_ADDR                                                                              (0xB910)
  #define RTL9300_DMY_REG1_HSM_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG1_HSM_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG1_HSM_DUMMY_OFFSET)

#define RTL9300_DMY_REG2_HSM_ADDR                                                                              (0xB914)
  #define RTL9300_DMY_REG2_HSM_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG2_HSM_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG2_HSM_DUMMY_OFFSET)

#define RTL9300_DMY_REG3_HSM_ADDR                                                                              (0xB918)
  #define RTL9300_DMY_REG3_HSM_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG3_HSM_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG3_HSM_DUMMY_OFFSET)

/*
 * Feature: Modifier HSA
 */
#define RTL9300_HSA_DATA0_ADDR                                                                                 (0xB520)
  #define RTL9300_HSA_DATA0_CTAG_IF_OFFSET                                                                     (31)
  #define RTL9300_HSA_DATA0_CTAG_IF_MASK                                                                       (0x1 << RTL9300_HSA_DATA0_CTAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_OTAG_IF_OFFSET                                                                 (30)
  #define RTL9300_HSA_DATA0_ORG_OTAG_IF_MASK                                                                   (0x1 << RTL9300_HSA_DATA0_ORG_OTAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_ITAG_IF_OFFSET                                                                 (29)
  #define RTL9300_HSA_DATA0_ORG_ITAG_IF_MASK                                                                   (0x1 << RTL9300_HSA_DATA0_ORG_ITAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_PPPOE_IF_OFFSET                                                                    (28)
  #define RTL9300_HSA_DATA0_PPPOE_IF_MASK                                                                      (0x1 << RTL9300_HSA_DATA0_PPPOE_IF_OFFSET)
  #define RTL9300_HSA_DATA0_LLC_OTHER_OFFSET                                                                   (27)
  #define RTL9300_HSA_DATA0_LLC_OTHER_MASK                                                                     (0x1 << RTL9300_HSA_DATA0_LLC_OTHER_OFFSET)
  #define RTL9300_HSA_DATA0_RFC1042_OFFSET                                                                     (26)
  #define RTL9300_HSA_DATA0_RFC1042_MASK                                                                       (0x1 << RTL9300_HSA_DATA0_RFC1042_OFFSET)
  #define RTL9300_HSA_DATA0_STK_SPA_TRK_ID_OFFSET                                                              (20)
  #define RTL9300_HSA_DATA0_STK_SPA_TRK_ID_MASK                                                                (0x3F << RTL9300_HSA_DATA0_STK_SPA_TRK_ID_OFFSET)
  #define RTL9300_HSA_DATA0_STK_SPA_IS_TRK_OFFSET                                                              (19)
  #define RTL9300_HSA_DATA0_STK_SPA_IS_TRK_MASK                                                                (0x1 << RTL9300_HSA_DATA0_STK_SPA_IS_TRK_OFFSET)
  #define RTL9300_HSA_DATA0_STK_SPA_OFFSET                                                                     (13)
  #define RTL9300_HSA_DATA0_STK_SPA_MASK                                                                       (0x3F << RTL9300_HSA_DATA0_STK_SPA_OFFSET)
  #define RTL9300_HSA_DATA0_STK_SUNIT_OFFSET                                                                   (9)
  #define RTL9300_HSA_DATA0_STK_SUNIT_MASK                                                                     (0xF << RTL9300_HSA_DATA0_STK_SUNIT_OFFSET)
  #define RTL9300_HSA_DATA0_SPHY_OFFSET                                                                        (4)
  #define RTL9300_HSA_DATA0_SPHY_MASK                                                                          (0x1F << RTL9300_HSA_DATA0_SPHY_OFFSET)
  #define RTL9300_HSA_DATA0_L2_ERR_PKT_OFFSET                                                                  (3)
  #define RTL9300_HSA_DATA0_L2_ERR_PKT_MASK                                                                    (0x1 << RTL9300_HSA_DATA0_L2_ERR_PKT_OFFSET)
  #define RTL9300_HSA_DATA0_L3_ERR_PKT_OFFSET                                                                  (2)
  #define RTL9300_HSA_DATA0_L3_ERR_PKT_MASK                                                                    (0x1 << RTL9300_HSA_DATA0_L3_ERR_PKT_OFFSET)
  #define RTL9300_HSA_DATA0_IPV6_PKT_OFFSET                                                                    (1)
  #define RTL9300_HSA_DATA0_IPV6_PKT_MASK                                                                      (0x1 << RTL9300_HSA_DATA0_IPV6_PKT_OFFSET)
  #define RTL9300_HSA_DATA0_IPV4_PKT_OFFSET                                                                    (0)
  #define RTL9300_HSA_DATA0_IPV4_PKT_MASK                                                                      (0x1 << RTL9300_HSA_DATA0_IPV4_PKT_OFFSET)

#define RTL9300_HSA_DATA1_ADDR                                                                                 (0xB524)
  #define RTL9300_HSA_DATA1_ORG_ITAG_CONTENT_OFFSET                                                            (1)
  #define RTL9300_HSA_DATA1_ORG_ITAG_CONTENT_MASK                                                              (0xFFFF << RTL9300_HSA_DATA1_ORG_ITAG_CONTENT_OFFSET)
  #define RTL9300_HSA_DATA1_ETAG_IF_OFFSET                                                                     (0)
  #define RTL9300_HSA_DATA1_ETAG_IF_MASK                                                                       (0x1 << RTL9300_HSA_DATA1_ETAG_IF_OFFSET)

#define RTL9300_HSA_DATA2_ADDR                                                                                 (0xB528)
  #define RTL9300_HSA_DATA2_FWD_VID_OFFSET                                                                     (20)
  #define RTL9300_HSA_DATA2_FWD_VID_MASK                                                                       (0xFFF << RTL9300_HSA_DATA2_FWD_VID_OFFSET)
  #define RTL9300_HSA_DATA2_ORG_OTPID_IDX_OFFSET                                                               (18)
  #define RTL9300_HSA_DATA2_ORG_OTPID_IDX_MASK                                                                 (0x3 << RTL9300_HSA_DATA2_ORG_OTPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA2_ORG_ITPID_IDX_OFFSET                                                               (16)
  #define RTL9300_HSA_DATA2_ORG_ITPID_IDX_MASK                                                                 (0x3 << RTL9300_HSA_DATA2_ORG_ITPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA2_ORG_OTAG_CONTENT_OFFSET                                                            (0)
  #define RTL9300_HSA_DATA2_ORG_OTAG_CONTENT_MASK                                                              (0xFFFF << RTL9300_HSA_DATA2_ORG_OTAG_CONTENT_OFFSET)

#define RTL9300_HSA_DATA3_ADDR                                                                                 (0xB52C)
  #define RTL9300_HSA_DATA3_EACL_OVID_AS_OFFSET                                                                (31)
  #define RTL9300_HSA_DATA3_EACL_OVID_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA3_EACL_OVID_AS_OFFSET)
  #define RTL9300_HSA_DATA3_N_1_OVID_AS_OFFSET                                                                 (30)
  #define RTL9300_HSA_DATA3_N_1_OVID_AS_MASK                                                                   (0x1 << RTL9300_HSA_DATA3_N_1_OVID_AS_OFFSET)
  #define RTL9300_HSA_DATA3_N_1_IVID_AS_OFFSET                                                                 (29)
  #define RTL9300_HSA_DATA3_N_1_IVID_AS_MASK                                                                   (0x1 << RTL9300_HSA_DATA3_N_1_IVID_AS_OFFSET)
  #define RTL9300_HSA_DATA3_TTL_DEC_OFFSET                                                                     (28)
  #define RTL9300_HSA_DATA3_TTL_DEC_MASK                                                                       (0x1 << RTL9300_HSA_DATA3_TTL_DEC_OFFSET)
  #define RTL9300_HSA_DATA3_L2_HASH_FULL_OFFSET                                                                (27)
  #define RTL9300_HSA_DATA3_L2_HASH_FULL_MASK                                                                  (0x1 << RTL9300_HSA_DATA3_L2_HASH_FULL_OFFSET)
  #define RTL9300_HSA_DATA3_INVALID_SA_OFFSET                                                                  (26)
  #define RTL9300_HSA_DATA3_INVALID_SA_MASK                                                                    (0x1 << RTL9300_HSA_DATA3_INVALID_SA_OFFSET)
  #define RTL9300_HSA_DATA3_ROUTED_PKT_OFFSET                                                                  (25)
  #define RTL9300_HSA_DATA3_ROUTED_PKT_MASK                                                                    (0x1 << RTL9300_HSA_DATA3_ROUTED_PKT_OFFSET)
  #define RTL9300_HSA_DATA3_CPU_FMT_EN_OFFSET                                                                  (24)
  #define RTL9300_HSA_DATA3_CPU_FMT_EN_MASK                                                                    (0x1 << RTL9300_HSA_DATA3_CPU_FMT_EN_OFFSET)
  #define RTL9300_HSA_DATA3_CPU_FMT_OFFSET                                                                     (23)
  #define RTL9300_HSA_DATA3_CPU_FMT_MASK                                                                       (0x1 << RTL9300_HSA_DATA3_CPU_FMT_OFFSET)
  #define RTL9300_HSA_DATA3_L3_SA_IDX_OFFSET                                                                   (17)
  #define RTL9300_HSA_DATA3_L3_SA_IDX_MASK                                                                     (0x3F << RTL9300_HSA_DATA3_L3_SA_IDX_OFFSET)
  #define RTL9300_HSA_DATA3_L3_DA_IDX_OFFSET                                                                   (6)
  #define RTL9300_HSA_DATA3_L3_DA_IDX_MASK                                                                     (0x7FF << RTL9300_HSA_DATA3_L3_DA_IDX_OFFSET)
  #define RTL9300_HSA_DATA3_L3_SA_IF_OFFSET                                                                    (5)
  #define RTL9300_HSA_DATA3_L3_SA_IF_MASK                                                                      (0x1 << RTL9300_HSA_DATA3_L3_SA_IF_OFFSET)
  #define RTL9300_HSA_DATA3_L3_DA_IF_OFFSET                                                                    (4)
  #define RTL9300_HSA_DATA3_L3_DA_IF_MASK                                                                      (0x1 << RTL9300_HSA_DATA3_L3_DA_IF_OFFSET)
  #define RTL9300_HSA_DATA3_OAM_SWAP_MAC_OFFSET                                                                (3)
  #define RTL9300_HSA_DATA3_OAM_SWAP_MAC_MASK                                                                  (0x1 << RTL9300_HSA_DATA3_OAM_SWAP_MAC_OFFSET)
  #define RTL9300_HSA_DATA3_DP_OFFSET                                                                          (1)
  #define RTL9300_HSA_DATA3_DP_MASK                                                                            (0x3 << RTL9300_HSA_DATA3_DP_OFFSET)
  #define RTL9300_HSA_DATA3_RVID_BASE_OFFSET                                                                   (0)
  #define RTL9300_HSA_DATA3_RVID_BASE_MASK                                                                     (0x1 << RTL9300_HSA_DATA3_RVID_BASE_OFFSET)

#define RTL9300_HSA_DATA4_ADDR                                                                                 (0xB530)
  #define RTL9300_HSA_DATA4_ALE_ITAG_CONTENT_OFFSET                                                            (1)
  #define RTL9300_HSA_DATA4_ALE_ITAG_CONTENT_MASK                                                              (0xFFFF << RTL9300_HSA_DATA4_ALE_ITAG_CONTENT_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_IVID_AS_OFFSET                                                                (0)
  #define RTL9300_HSA_DATA4_EACL_IVID_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA4_EACL_IVID_AS_OFFSET)

#define RTL9300_HSA_DATA5_ADDR                                                                                 (0xB534)
  #define RTL9300_HSA_DATA5_EACL_ITAG_STATUS_AS_OFFSET                                                         (31)
  #define RTL9300_HSA_DATA5_EACL_ITAG_STATUS_AS_MASK                                                           (0x1 << RTL9300_HSA_DATA5_EACL_ITAG_STATUS_AS_OFFSET)
  #define RTL9300_HSA_DATA5_EACL_OTAG_STATUS_AS_OFFSET                                                         (30)
  #define RTL9300_HSA_DATA5_EACL_OTAG_STATUS_AS_MASK                                                           (0x1 << RTL9300_HSA_DATA5_EACL_OTAG_STATUS_AS_OFFSET)
  #define RTL9300_HSA_DATA5_IACL_ITAG_STATUS_AS_OFFSET                                                         (29)
  #define RTL9300_HSA_DATA5_IACL_ITAG_STATUS_AS_MASK                                                           (0x1 << RTL9300_HSA_DATA5_IACL_ITAG_STATUS_AS_OFFSET)
  #define RTL9300_HSA_DATA5_IACL_OTAG_STATUS_AS_OFFSET                                                         (28)
  #define RTL9300_HSA_DATA5_IACL_OTAG_STATUS_AS_MASK                                                           (0x1 << RTL9300_HSA_DATA5_IACL_OTAG_STATUS_AS_OFFSET)
  #define RTL9300_HSA_DATA5_ALE_ITAG_STATUS_OFFSET                                                             (26)
  #define RTL9300_HSA_DATA5_ALE_ITAG_STATUS_MASK                                                               (0x3 << RTL9300_HSA_DATA5_ALE_ITAG_STATUS_OFFSET)
  #define RTL9300_HSA_DATA5_ALE_OTAG_STATUS_OFFSET                                                             (24)
  #define RTL9300_HSA_DATA5_ALE_OTAG_STATUS_MASK                                                               (0x3 << RTL9300_HSA_DATA5_ALE_OTAG_STATUS_OFFSET)
  #define RTL9300_HSA_DATA5_IACL_OTPID_AS_OFFSET                                                               (23)
  #define RTL9300_HSA_DATA5_IACL_OTPID_AS_MASK                                                                 (0x1 << RTL9300_HSA_DATA5_IACL_OTPID_AS_OFFSET)
  #define RTL9300_HSA_DATA5_IACL_ITPID_AS_OFFSET                                                               (22)
  #define RTL9300_HSA_DATA5_IACL_ITPID_AS_MASK                                                                 (0x1 << RTL9300_HSA_DATA5_IACL_ITPID_AS_OFFSET)
  #define RTL9300_HSA_DATA5_EACL_OTPID_AS_OFFSET                                                               (21)
  #define RTL9300_HSA_DATA5_EACL_OTPID_AS_MASK                                                                 (0x1 << RTL9300_HSA_DATA5_EACL_OTPID_AS_OFFSET)
  #define RTL9300_HSA_DATA5_EACL_ITPID_AS_OFFSET                                                               (20)
  #define RTL9300_HSA_DATA5_EACL_ITPID_AS_MASK                                                                 (0x1 << RTL9300_HSA_DATA5_EACL_ITPID_AS_OFFSET)
  #define RTL9300_HSA_DATA5_OTPID_IDX_OFFSET                                                                   (18)
  #define RTL9300_HSA_DATA5_OTPID_IDX_MASK                                                                     (0x3 << RTL9300_HSA_DATA5_OTPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA5_ITPID_IDX_OFFSET                                                                   (16)
  #define RTL9300_HSA_DATA5_ITPID_IDX_MASK                                                                     (0x3 << RTL9300_HSA_DATA5_ITPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA5_ALE_OTAG_CONTENT_OFFSET                                                            (0)
  #define RTL9300_HSA_DATA5_ALE_OTAG_CONTENT_MASK                                                              (0xFFFF << RTL9300_HSA_DATA5_ALE_OTAG_CONTENT_OFFSET)

#define RTL9300_HSA_DATA6_ADDR                                                                                 (0xB538)
  #define RTL9300_HSA_DATA6_IS_EAV_A_OFFSET                                                                    (24)
  #define RTL9300_HSA_DATA6_IS_EAV_A_MASK                                                                      (0x1 << RTL9300_HSA_DATA6_IS_EAV_A_OFFSET)
  #define RTL9300_HSA_DATA6_IS_EAV_B_OFFSET                                                                    (23)
  #define RTL9300_HSA_DATA6_IS_EAV_B_MASK                                                                      (0x1 << RTL9300_HSA_DATA6_IS_EAV_B_OFFSET)
  #define RTL9300_HSA_DATA6_REASON_OFFSET                                                                      (17)
  #define RTL9300_HSA_DATA6_REASON_MASK                                                                        (0x3F << RTL9300_HSA_DATA6_REASON_OFFSET)
  #define RTL9300_HSA_DATA6_INT_DSCP_HIT_OFFSET                                                                (16)
  #define RTL9300_HSA_DATA6_INT_DSCP_HIT_MASK                                                                  (0x1 << RTL9300_HSA_DATA6_INT_DSCP_HIT_OFFSET)
  #define RTL9300_HSA_DATA6_INT_DSCP_OFFSET                                                                    (8)
  #define RTL9300_HSA_DATA6_INT_DSCP_MASK                                                                      (0xFF << RTL9300_HSA_DATA6_INT_DSCP_OFFSET)
  #define RTL9300_HSA_DATA6_INT_PRI_OFFSET                                                                     (5)
  #define RTL9300_HSA_DATA6_INT_PRI_MASK                                                                       (0x7 << RTL9300_HSA_DATA6_INT_PRI_OFFSET)
  #define RTL9300_HSA_DATA6_EACL_OPRI_AS_OFFSET                                                                (4)
  #define RTL9300_HSA_DATA6_EACL_OPRI_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA6_EACL_OPRI_AS_OFFSET)
  #define RTL9300_HSA_DATA6_EACL_IPRI_AS_OFFSET                                                                (3)
  #define RTL9300_HSA_DATA6_EACL_IPRI_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA6_EACL_IPRI_AS_OFFSET)
  #define RTL9300_HSA_DATA6_IACL_OPRI_AS_OFFSET                                                                (2)
  #define RTL9300_HSA_DATA6_IACL_OPRI_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA6_IACL_OPRI_AS_OFFSET)
  #define RTL9300_HSA_DATA6_IACL_IPRI_AS_OFFSET                                                                (1)
  #define RTL9300_HSA_DATA6_IACL_IPRI_AS_MASK                                                                  (0x1 << RTL9300_HSA_DATA6_IACL_IPRI_AS_OFFSET)
  #define RTL9300_HSA_DATA6_CPU_TAGSTS_AS_OFFSET                                                               (0)
  #define RTL9300_HSA_DATA6_CPU_TAGSTS_AS_MASK                                                                 (0x1 << RTL9300_HSA_DATA6_CPU_TAGSTS_AS_OFFSET)

#define RTL9300_HSA_DATA7_ADDR                                                                                 (0xB53C)
  #define RTL9300_HSA_DATA7_L2_ORG_PORT_OFFSET                                                                 (22)
  #define RTL9300_HSA_DATA7_L2_ORG_PORT_MASK                                                                   (0x3FF << RTL9300_HSA_DATA7_L2_ORG_PORT_OFFSET)
  #define RTL9300_HSA_DATA7_L2_ORG_TRK_IF_OFFSET                                                               (21)
  #define RTL9300_HSA_DATA7_L2_ORG_TRK_IF_MASK                                                                 (0x1 << RTL9300_HSA_DATA7_L2_ORG_TRK_IF_OFFSET)
  #define RTL9300_HSA_DATA7_ATK_TYPE_OFFSET                                                                    (16)
  #define RTL9300_HSA_DATA7_ATK_TYPE_MASK                                                                      (0x1F << RTL9300_HSA_DATA7_ATK_TYPE_OFFSET)
  #define RTL9300_HSA_DATA7_ACL_IDX_OFFSET                                                                     (1)
  #define RTL9300_HSA_DATA7_ACL_IDX_MASK                                                                       (0x7FFF << RTL9300_HSA_DATA7_ACL_IDX_OFFSET)
  #define RTL9300_HSA_DATA7_ACL_HIT_OFFSET                                                                     (0)
  #define RTL9300_HSA_DATA7_ACL_HIT_MASK                                                                       (0x1 << RTL9300_HSA_DATA7_ACL_HIT_OFFSET)

#define RTL9300_HSA_DATA8_ADDR                                                                                 (0xB540)
  #define RTL9300_HSA_DATA8_CTX_FWD_TYPE_OFFSET                                                                (28)
  #define RTL9300_HSA_DATA8_CTX_FWD_TYPE_MASK                                                                  (0xF << RTL9300_HSA_DATA8_CTX_FWD_TYPE_OFFSET)
  #define RTL9300_HSA_DATA8_DP_INFO_OFFSET                                                                     (16)
  #define RTL9300_HSA_DATA8_DP_INFO_MASK                                                                       (0xFFF << RTL9300_HSA_DATA8_DP_INFO_OFFSET)
  #define RTL9300_HSA_DATA8_DP_FMT_OFFSET                                                                      (15)
  #define RTL9300_HSA_DATA8_DP_FMT_MASK                                                                        (0x1 << RTL9300_HSA_DATA8_DP_FMT_OFFSET)
  #define RTL9300_HSA_DATA8_FWD_TYPE_OFFSET                                                                    (13)
  #define RTL9300_HSA_DATA8_FWD_TYPE_MASK                                                                      (0x3 << RTL9300_HSA_DATA8_FWD_TYPE_OFFSET)
  #define RTL9300_HSA_DATA8_SA_LRN_OFFSET                                                                      (12)
  #define RTL9300_HSA_DATA8_SA_LRN_MASK                                                                        (0x1 << RTL9300_HSA_DATA8_SA_LRN_OFFSET)
  #define RTL9300_HSA_DATA8_VB_ISO_MBR_OFFSET                                                                  (11)
  #define RTL9300_HSA_DATA8_VB_ISO_MBR_MASK                                                                    (0x1 << RTL9300_HSA_DATA8_VB_ISO_MBR_OFFSET)
  #define RTL9300_HSA_DATA8_TRK_HASH_OFFSET                                                                    (5)
  #define RTL9300_HSA_DATA8_TRK_HASH_MASK                                                                      (0x3F << RTL9300_HSA_DATA8_TRK_HASH_OFFSET)
  #define RTL9300_HSA_DATA8_NEW_SA_OFFSET                                                                      (4)
  #define RTL9300_HSA_DATA8_NEW_SA_MASK                                                                        (0x1 << RTL9300_HSA_DATA8_NEW_SA_OFFSET)
  #define RTL9300_HSA_DATA8_L2_MAC_CST_OFFSET                                                                  (3)
  #define RTL9300_HSA_DATA8_L2_MAC_CST_MASK                                                                    (0x1 << RTL9300_HSA_DATA8_L2_MAC_CST_OFFSET)
  #define RTL9300_HSA_DATA8_PMV_FORBID_OFFSET                                                                  (2)
  #define RTL9300_HSA_DATA8_PMV_FORBID_MASK                                                                    (0x1 << RTL9300_HSA_DATA8_PMV_FORBID_OFFSET)
  #define RTL9300_HSA_DATA8_L2_DYN_PMV_OFFSET                                                                  (1)
  #define RTL9300_HSA_DATA8_L2_DYN_PMV_MASK                                                                    (0x1 << RTL9300_HSA_DATA8_L2_DYN_PMV_OFFSET)
  #define RTL9300_HSA_DATA8_L2_STTC_PMV_OFFSET                                                                 (0)
  #define RTL9300_HSA_DATA8_L2_STTC_PMV_MASK                                                                   (0x1 << RTL9300_HSA_DATA8_L2_STTC_PMV_OFFSET)

#define RTL9300_HSA_DATA9_ADDR                                                                                 (0xB544)
  #define RTL9300_HSA_DATA9_CTX_DPM_0_27_OFFSET                                                                (4)
  #define RTL9300_HSA_DATA9_CTX_DPM_0_27_MASK                                                                  (0xFFFFFFF << RTL9300_HSA_DATA9_CTX_DPM_0_27_OFFSET)
  #define RTL9300_HSA_DATA9_CTX_DEV_ID_OFFSET                                                                  (0)
  #define RTL9300_HSA_DATA9_CTX_DEV_ID_MASK                                                                    (0xF << RTL9300_HSA_DATA9_CTX_DEV_ID_OFFSET)

#define RTL9300_HSA_DATA10_ADDR                                                                                (0xB548)
  #define RTL9300_HSA_DATA10_CTX_DPM_28_55_OFFSET                                                              (0)
  #define RTL9300_HSA_DATA10_CTX_DPM_28_55_MASK                                                                (0xFFFFFFF << RTL9300_HSA_DATA10_CTX_DPM_28_55_OFFSET)

#define RTL9300_HSA_DATA11_ADDR                                                                                (0xB54C)
  #define RTL9300_HSA_DATA11_CTX_L3_ACT_OFFSET                                                                 (25)
  #define RTL9300_HSA_DATA11_CTX_L3_ACT_MASK                                                                   (0x1 << RTL9300_HSA_DATA11_CTX_L3_ACT_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_ACL_ACT_OFFSET                                                                (24)
  #define RTL9300_HSA_DATA11_CTX_ACL_ACT_MASK                                                                  (0x1 << RTL9300_HSA_DATA11_CTX_ACL_ACT_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_CNGST_DROP_OFFSET                                                             (23)
  #define RTL9300_HSA_DATA11_CTX_CNGST_DROP_MASK                                                               (0x1 << RTL9300_HSA_DATA11_CTX_CNGST_DROP_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_BP_FLTR_EGR_OFFSET                                                            (22)
  #define RTL9300_HSA_DATA11_CTX_BP_FLTR_EGR_MASK                                                              (0x1 << RTL9300_HSA_DATA11_CTX_BP_FLTR_EGR_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_BP_STP_EGR_OFFSET                                                             (21)
  #define RTL9300_HSA_DATA11_CTX_BP_STP_EGR_MASK                                                               (0x1 << RTL9300_HSA_DATA11_CTX_BP_STP_EGR_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_BP_VLAN_EGR_OFFSET                                                            (20)
  #define RTL9300_HSA_DATA11_CTX_BP_VLAN_EGR_MASK                                                              (0x1 << RTL9300_HSA_DATA11_CTX_BP_VLAN_EGR_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_QID_OFFSET                                                                    (15)
  #define RTL9300_HSA_DATA11_CTX_QID_MASK                                                                      (0x1F << RTL9300_HSA_DATA11_CTX_QID_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_AS_QID_OFFSET                                                                 (14)
  #define RTL9300_HSA_DATA11_CTX_AS_QID_MASK                                                                   (0x1 << RTL9300_HSA_DATA11_CTX_AS_QID_OFFSET)
  #define RTL9300_HSA_DATA11_SRC_FLTR_EN_OFFSET                                                                (13)
  #define RTL9300_HSA_DATA11_SRC_FLTR_EN_MASK                                                                  (0x1 << RTL9300_HSA_DATA11_SRC_FLTR_EN_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_FWD_VID_EN_OFFSET                                                             (12)
  #define RTL9300_HSA_DATA11_CTX_FWD_VID_EN_MASK                                                               (0x1 << RTL9300_HSA_DATA11_CTX_FWD_VID_EN_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_SPN_OFFSET                                                                    (2)
  #define RTL9300_HSA_DATA11_CTX_SPN_MASK                                                                      (0x3FF << RTL9300_HSA_DATA11_CTX_SPN_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_SPN_IS_TRK_OFFSET                                                             (1)
  #define RTL9300_HSA_DATA11_CTX_SPN_IS_TRK_MASK                                                               (0x1 << RTL9300_HSA_DATA11_CTX_SPN_IS_TRK_OFFSET)
  #define RTL9300_HSA_DATA11_CTX_SP_FLTR_EN_OFFSET                                                             (0)
  #define RTL9300_HSA_DATA11_CTX_SP_FLTR_EN_MASK                                                               (0x1 << RTL9300_HSA_DATA11_CTX_SP_FLTR_EN_OFFSET)

#define RTL9300_HSA_DATA12_ADDR                                                                                (0xB550)
  #define RTL9300_HSA_DATA12_NOR_CPU_SEL_OFFSET                                                                (20)
  #define RTL9300_HSA_DATA12_NOR_CPU_SEL_MASK                                                                  (0x1 << RTL9300_HSA_DATA12_NOR_CPU_SEL_OFFSET)
  #define RTL9300_HSA_DATA12_TXQID_CPU_OFFSET                                                                  (15)
  #define RTL9300_HSA_DATA12_TXQID_CPU_MASK                                                                    (0x1F << RTL9300_HSA_DATA12_TXQID_CPU_OFFSET)
  #define RTL9300_HSA_DATA12_LB_PKT_OFFSET                                                                     (14)
  #define RTL9300_HSA_DATA12_LB_PKT_MASK                                                                       (0x1 << RTL9300_HSA_DATA12_LB_PKT_OFFSET)
  #define RTL9300_HSA_DATA12_IP_RSVD_INVERT_OFFSET                                                             (13)
  #define RTL9300_HSA_DATA12_IP_RSVD_INVERT_MASK                                                               (0x1 << RTL9300_HSA_DATA12_IP_RSVD_INVERT_OFFSET)
  #define RTL9300_HSA_DATA12_DA_HIT_OFFSET                                                                     (12)
  #define RTL9300_HSA_DATA12_DA_HIT_MASK                                                                       (0x1 << RTL9300_HSA_DATA12_DA_HIT_OFFSET)
  #define RTL9300_HSA_DATA12_STK_MIR_OFFSET                                                                    (11)
  #define RTL9300_HSA_DATA12_STK_MIR_MASK                                                                      (0x1 << RTL9300_HSA_DATA12_STK_MIR_OFFSET)
  #define RTL9300_HSA_DATA12_LB_TTL_OFFSET                                                                     (8)
  #define RTL9300_HSA_DATA12_LB_TTL_MASK                                                                       (0x7 << RTL9300_HSA_DATA12_LB_TTL_OFFSET)
  #define RTL9300_HSA_DATA12_META_DATA_OFFSET                                                                  (0)
  #define RTL9300_HSA_DATA12_META_DATA_MASK                                                                    (0xFF << RTL9300_HSA_DATA12_META_DATA_OFFSET)

#define RTL9300_HSA_DATA13_ADDR                                                                                (0xB554)
  #define RTL9300_HSA_DATA13_PKT_LEN_OFFSET                                                                    (14)
  #define RTL9300_HSA_DATA13_PKT_LEN_MASK                                                                      (0x3FFF << RTL9300_HSA_DATA13_PKT_LEN_OFFSET)
  #define RTL9300_HSA_DATA13_LST_DSC_OFFSET                                                                    (2)
  #define RTL9300_HSA_DATA13_LST_DSC_MASK                                                                      (0xFFF << RTL9300_HSA_DATA13_LST_DSC_OFFSET)
  #define RTL9300_HSA_DATA13_IPMC_QID_OFFSET                                                                   (1)
  #define RTL9300_HSA_DATA13_IPMC_QID_MASK                                                                     (0x1 << RTL9300_HSA_DATA13_IPMC_QID_OFFSET)
  #define RTL9300_HSA_DATA13_IPMC_PKT_OFFSET                                                                   (0)
  #define RTL9300_HSA_DATA13_IPMC_PKT_MASK                                                                     (0x1 << RTL9300_HSA_DATA13_IPMC_PKT_OFFSET)

#define RTL9300_HSA_DATA14_ADDR                                                                                (0xB558)
  #define RTL9300_HSA_DATA14_MIR2_INFO_OFFSET                                                                  (26)
  #define RTL9300_HSA_DATA14_MIR2_INFO_MASK                                                                    (0x1F << RTL9300_HSA_DATA14_MIR2_INFO_OFFSET)
  #define RTL9300_HSA_DATA14_MIR1_INFO_OFFSET                                                                  (21)
  #define RTL9300_HSA_DATA14_MIR1_INFO_MASK                                                                    (0x1F << RTL9300_HSA_DATA14_MIR1_INFO_OFFSET)
  #define RTL9300_HSA_DATA14_MIR0_INFO_OFFSET                                                                  (16)
  #define RTL9300_HSA_DATA14_MIR0_INFO_MASK                                                                    (0x1F << RTL9300_HSA_DATA14_MIR0_INFO_OFFSET)
  #define RTL9300_HSA_DATA14_MIR_NORMAL_FWD_OFFSET                                                             (12)
  #define RTL9300_HSA_DATA14_MIR_NORMAL_FWD_MASK                                                               (0xF << RTL9300_HSA_DATA14_MIR_NORMAL_FWD_OFFSET)
  #define RTL9300_HSA_DATA14_DY_GASP_OFFSET                                                                    (11)
  #define RTL9300_HSA_DATA14_DY_GASP_MASK                                                                      (0x1 << RTL9300_HSA_DATA14_DY_GASP_OFFSET)
  #define RTL9300_HSA_DATA14_DPC_OFFSET                                                                        (6)
  #define RTL9300_HSA_DATA14_DPC_MASK                                                                          (0x1F << RTL9300_HSA_DATA14_DPC_OFFSET)
  #define RTL9300_HSA_DATA14_PAGE_CNT_OFFSET                                                                   (0)
  #define RTL9300_HSA_DATA14_PAGE_CNT_MASK                                                                     (0x3F << RTL9300_HSA_DATA14_PAGE_CNT_OFFSET)

#define RTL9300_HSA_DATA15_ADDR                                                                                (0xB55C)
  #define RTL9300_HSA_DATA15_STK_CPU_FWD_OFFSET                                                                (25)
  #define RTL9300_HSA_DATA15_STK_CPU_FWD_MASK                                                                  (0xF << RTL9300_HSA_DATA15_STK_CPU_FWD_OFFSET)
  #define RTL9300_HSA_DATA15_MIRING_PORT_3_OFFSET                                                              (20)
  #define RTL9300_HSA_DATA15_MIRING_PORT_3_MASK                                                                (0x1F << RTL9300_HSA_DATA15_MIRING_PORT_3_OFFSET)
  #define RTL9300_HSA_DATA15_MIRING_PORT_2_OFFSET                                                              (15)
  #define RTL9300_HSA_DATA15_MIRING_PORT_2_MASK                                                                (0x1F << RTL9300_HSA_DATA15_MIRING_PORT_2_OFFSET)
  #define RTL9300_HSA_DATA15_MIRING_PORT_1_OFFSET                                                              (10)
  #define RTL9300_HSA_DATA15_MIRING_PORT_1_MASK                                                                (0x1F << RTL9300_HSA_DATA15_MIRING_PORT_1_OFFSET)
  #define RTL9300_HSA_DATA15_MIRING_PORT_0_OFFSET                                                              (5)
  #define RTL9300_HSA_DATA15_MIRING_PORT_0_MASK                                                                (0x1F << RTL9300_HSA_DATA15_MIRING_PORT_0_OFFSET)
  #define RTL9300_HSA_DATA15_MIR3_INFO_OFFSET                                                                  (0)
  #define RTL9300_HSA_DATA15_MIR3_INFO_MASK                                                                    (0x1F << RTL9300_HSA_DATA15_MIR3_INFO_OFFSET)

#define RTL9300_HSA_DATA16_ADDR                                                                                (0xB560)
  #define RTL9300_HSA_DATA16_REPLICATE_LST_CP_OFFSET                                                           (17)
  #define RTL9300_HSA_DATA16_REPLICATE_LST_CP_MASK                                                             (0x1 << RTL9300_HSA_DATA16_REPLICATE_LST_CP_OFFSET)
  #define RTL9300_HSA_DATA16_REPLICATE_FST_CP_OFFSET                                                           (16)
  #define RTL9300_HSA_DATA16_REPLICATE_FST_CP_MASK                                                             (0x1 << RTL9300_HSA_DATA16_REPLICATE_FST_CP_OFFSET)
  #define RTL9300_HSA_DATA16_REPLICATE_NONE_OFFSET                                                             (15)
  #define RTL9300_HSA_DATA16_REPLICATE_NONE_MASK                                                               (0x1 << RTL9300_HSA_DATA16_REPLICATE_NONE_OFFSET)
  #define RTL9300_HSA_DATA16_REPLICATE_TYPE_OFFSET                                                             (13)
  #define RTL9300_HSA_DATA16_REPLICATE_TYPE_MASK                                                               (0x3 << RTL9300_HSA_DATA16_REPLICATE_TYPE_OFFSET)
  #define RTL9300_HSA_DATA16_SFLOW_SMPL_PORT_OFFSET                                                            (10)
  #define RTL9300_HSA_DATA16_SFLOW_SMPL_PORT_MASK                                                              (0x7 << RTL9300_HSA_DATA16_SFLOW_SMPL_PORT_OFFSET)
  #define RTL9300_HSA_DATA16_SFLOW_INFO_OFFSET                                                                 (5)
  #define RTL9300_HSA_DATA16_SFLOW_INFO_MASK                                                                   (0x1F << RTL9300_HSA_DATA16_SFLOW_INFO_OFFSET)
  #define RTL9300_HSA_DATA16_SFLOW_NOR_FWD_OFFSET                                                              (4)
  #define RTL9300_HSA_DATA16_SFLOW_NOR_FWD_MASK                                                                (0x1 << RTL9300_HSA_DATA16_SFLOW_NOR_FWD_OFFSET)
  #define RTL9300_HSA_DATA16_STK_NOR_FWD_OFFSET                                                                (0)
  #define RTL9300_HSA_DATA16_STK_NOR_FWD_MASK                                                                  (0xF << RTL9300_HSA_DATA16_STK_NOR_FWD_OFFSET)

#define RTL9300_HSA_DATA17_ADDR                                                                                (0xB564)
  #define RTL9300_HSA_DATA17_DPM_LB_OFFSET                                                                     (29)
  #define RTL9300_HSA_DATA17_DPM_LB_MASK                                                                       (0x1 << RTL9300_HSA_DATA17_DPM_LB_OFFSET)
  #define RTL9300_HSA_DATA17_DPM_OFFSET                                                                        (0)
  #define RTL9300_HSA_DATA17_DPM_MASK                                                                          (0x1FFFFFFF << RTL9300_HSA_DATA17_DPM_OFFSET)

#define RTL9300_HSA_DATA18_ADDR                                                                                (0xB568)
  #define RTL9300_HSA_DATA18_TXQID_NORMAL_31_0_OFFSET                                                          (0)
  #define RTL9300_HSA_DATA18_TXQID_NORMAL_31_0_MASK                                                            (0xFFFFFFFF << RTL9300_HSA_DATA18_TXQID_NORMAL_31_0_OFFSET)

#define RTL9300_HSA_DATA19_ADDR                                                                                (0xB56C)
  #define RTL9300_HSA_DATA19_TXQID_NORMAL_63_32_OFFSET                                                         (0)
  #define RTL9300_HSA_DATA19_TXQID_NORMAL_63_32_MASK                                                           (0xFFFFFFFF << RTL9300_HSA_DATA19_TXQID_NORMAL_63_32_OFFSET)

#define RTL9300_HSA_DATA20_ADDR                                                                                (0xB570)
  #define RTL9300_HSA_DATA20_TXQID_STK_PORT_OFFSET                                                             (8)
  #define RTL9300_HSA_DATA20_TXQID_STK_PORT_MASK                                                               (0xFFFF << RTL9300_HSA_DATA20_TXQID_STK_PORT_OFFSET)
  #define RTL9300_HSA_DATA20_TXQID_NORMAL_71_64_OFFSET                                                         (0)
  #define RTL9300_HSA_DATA20_TXQID_NORMAL_71_64_MASK                                                           (0xFF << RTL9300_HSA_DATA20_TXQID_NORMAL_71_64_OFFSET)

#define RTL9300_HSA_DATA21_ADDR                                                                                (0xB574)
  #define RTL9300_HSA_DATA21_DROP_RSN_OFFSET                                                                   (12)
  #define RTL9300_HSA_DATA21_DROP_RSN_MASK                                                                     (0x7F << RTL9300_HSA_DATA21_DROP_RSN_OFFSET)
  #define RTL9300_HSA_DATA21_FST_DSC_OFFSET                                                                    (0)
  #define RTL9300_HSA_DATA21_FST_DSC_MASK                                                                      (0xFFF << RTL9300_HSA_DATA21_FST_DSC_OFFSET)

#define RTL9300_DMY_REG0_HSA_ADDR                                                                              (0xB578)
  #define RTL9300_DMY_REG0_HSA_DUMMY_OFFSET                                                                    (0)
  #define RTL9300_DMY_REG0_HSA_DUMMY_MASK                                                                      (0xFFFFFFFF << RTL9300_DMY_REG0_HSA_DUMMY_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM)
 */
#define RTL9300_TEST_MODE_ALE_CTRL_ADDR                                                                        (0xB51C)
  #define RTL9300_TEST_MODE_ALE_CTRL_LATCH_OFFSET                                                              (1)
  #define RTL9300_TEST_MODE_ALE_CTRL_LATCH_MASK                                                                (0x1 << RTL9300_TEST_MODE_ALE_CTRL_LATCH_OFFSET)
  #define RTL9300_TEST_MODE_ALE_CTRL_EN_OFFSET                                                                 (0)
  #define RTL9300_TEST_MODE_ALE_CTRL_EN_MASK                                                                   (0x1 << RTL9300_TEST_MODE_ALE_CTRL_EN_OFFSET)

#define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_ADDR                                                              (0xD72C)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_OFFSET                                                    (1)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_MASK                                                      (0x1 << RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_OFFSET                                                       (0)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_MASK                                                         (0x1 << RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_OFFSET)

#define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_ADDR                                                              (0x7AA8)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET                                                      (2)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_MASK                                                        (0xFF << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET                                                  (1)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_MASK                                                    (0x1 << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET                                                       (0)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_MASK                                                         (0x1 << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET)

#define RTL9300_DMY_REG4_RT_REG_ADDR                                                                           (0xACD0)
  #define RTL9300_DMY_REG4_RT_REG_DUMMY_OFFSET                                                                 (0)
  #define RTL9300_DMY_REG4_RT_REG_DUMMY_MASK                                                                   (0xFFFFFFFF << RTL9300_DMY_REG4_RT_REG_DUMMY_OFFSET)

#define RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_ADDR                                                               (0x7AAC)
  #define RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_CON_OFFSET                                                       (1)
  #define RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_CON_MASK                                                         (0x1 << RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_CON_OFFSET)
  #define RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_EN_OFFSET                                                        (0)
  #define RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_EN_MASK                                                          (0x1 << RTL9300_TEST_MODE_ALE_LOOPBACK_CTRL_EN_OFFSET)

/*
 * Feature: Smart Packet Generator
 */
#define RTL9300_SPG_GLB_CTRL_ADDR                                                                              (0x7AB0)
  #define RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET                                                               (1)
  #define RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_MASK                                                                 (0x3 << RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET)
  #define RTL9300_SPG_GLB_CTRL_SPG_MODE_OFFSET                                                                 (0)
  #define RTL9300_SPG_GLB_CTRL_SPG_MODE_MASK                                                                   (0x1 << RTL9300_SPG_GLB_CTRL_SPG_MODE_OFFSET)

#define RTL9300_PKB_ACC_DEBUG_CTRL_ADDR                                                                        (0xDCEC)
  #define RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET                                                     (0)
  #define RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_MASK                                                       (0x1 << RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET)

#define RTL9300_SPG_PORT_TX_GRP_CTRL_ADDR                                                                      (0x7AB4)
  #define RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET                                                      (0)
  #define RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK                                                        (0xFFFFFFF << RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET)

#define RTL9300_SPG_GLOBAL_STS_ADDR                                                                            (0x7AB8)
  #define RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET                                                           (0)
  #define RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_MASK                                                             (0xFFFFFFF << RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET)

#define RTL9300_SPG_PORT_IPG_CTRL_ADDR(port)                                                                   (0x328C + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET                                                             (0)
  #define RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_MASK                                                               (0xFFFFF << RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_H_ADDR(port)                                                                  (0x67E4 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET                                                       (0)
  #define RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_MASK                                                         (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_L_ADDR(port)                                                                  (0x67E8 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET                                                        (0)
  #define RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_MASK                                                          (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_DBG_H_ADDR(port)                                                              (0x67EC + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_DBG_L_ADDR(port)                                                              (0x67F0 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET                                                (0)
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_MASK                                                  (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL0_ADDR(port)                                                              (0x67F4 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET                                                   (13)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_MASK                                                     (0x1 << RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET                                                (11)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET                                                (9)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET                                              (7)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_MASK                                                (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_OFFSET                                        (2)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_MASK                                          (0x1F << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_MASK                                             (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL1_ADDR(port)                                                              (0x67F8 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL2_ADDR(port)                                                              (0x67FC + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_MASK                                           (0x3FFF << RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_MASK                                             (0x3FFF << RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL3_ADDR(port)                                                              (0x6800 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_OFFSET                                         (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL4_ADDR(port)                                                              (0x6804 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_OFFSET                                        (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_MASK                                          (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL0_ADDR(port)                                                              (0x6808 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_OFFSET                                                   (13)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_MASK                                                     (0x1 << RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_OFFSET                                                (11)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_OFFSET                                                (9)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_OFFSET                                              (7)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_MASK                                                (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_OFFSET_1_OFFSET                                        (2)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_OFFSET_1_MASK                                          (0x1F << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_OFFSET_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_MASK                                             (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL1_ADDR(port)                                                              (0x680C + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL2_ADDR(port)                                                              (0x6810 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_MASK                                           (0x3FFF << RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_MASK                                             (0x3FFF << RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL3_ADDR(port)                                                              (0x6814 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_OFFSET                                         (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL4_ADDR(port)                                                              (0x6818 + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_OFFSET                                        (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_MASK                                          (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL0_ADDR                                                                       (0xDCF0)
  #define RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET                                                          (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_MASK                                                            (0x3F << RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL1_ADDR                                                                       (0xDCF4)
  #define RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET                                                       (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_MASK                                                         (0xFFFFFFFF << RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL2_ADDR                                                                       (0xDCF8)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET                                                           (31)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_MASK                                                             (0x1 << RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET                                                           (30)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_MASK                                                             (0x1 << RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET                                                     (8)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_MASK                                                       (0xFF << RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET                                                     (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_MASK                                                       (0xFF << RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET)

#define RTL9300_SPG_PORT_INDEX_CTRL0_ADDR(port)                                                                (0x681C + (((port) * 96))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_OFFSET                                                   (16)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_MASK                                                     (0xFFF << RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_OFFSET)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_OFFSET                                                   (0)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_MASK                                                     (0xFFF << RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_OFFSET)

#define RTL9300_SPG_GLOBAL_INDEX_CTRL0_ADDR(index)                                                             (0xDCFC + (((index) << 2))) /* index: 0-27 */
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_OFFSET                                                 (16)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_MASK                                                   (0xFFF << RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_OFFSET)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_OFFSET                                                   (0)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_MASK                                                     (0xFFF << RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_OFFSET)

/*
 * Feature: Auto Recovery
 */
#define RTL9300_RXPORT_DSC_STS_ADDR(port)                                                                      (0xDD6C + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_MASK(port)                                                     (0x1 << RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET(port))

#define RTL9300_RXPORT_DSC_ERR_ADDR(port)                                                                      (0xDD70 + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port)                                                   (port % 0x20)
  #define RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_MASK(port)                                                     (0x1 << RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port))

#define RTL9300_SW_Q_RST_SYS_THR_ADDR                                                                          (0xDD74)
  #define RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET                                                     (0)
  #define RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_MASK                                                       (0xFFF << RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET)

#define RTL9300_SW_Q_RST_P_THR_ADDR                                                                            (0xDD78)
  #define RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET                                                         (0)
  #define RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_MASK                                                           (0xFFF << RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET)

#define RTL9300_DMY_REG1TO28_INGRESS_CTRL_2_ADDR(port)                                                         (0xDD7C + (((port) << 2))) /* port: 0-27 */
  #define RTL9300_DMY_REG1TO28_INGRESS_CTRL_2_DUMMY_OFFSET                                                     (0)
  #define RTL9300_DMY_REG1TO28_INGRESS_CTRL_2_DUMMY_MASK                                                       (0xFFFFFFFF << RTL9300_DMY_REG1TO28_INGRESS_CTRL_2_DUMMY_OFFSET)

#define RTL9300_LD_TX_DSC_STS_ADDR(port)                                                                       (0x7ABC + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port)                                                     (port % 0x20)
  #define RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_MASK(port)                                                       (0x1 << RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port))

#define RTL9300_LD_TX_DSC_ERR_ADDR(port)                                                                       (0x7AC0 + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port)                                                     (port % 0x20)
  #define RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_MASK(port)                                                       (0x1 << RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port))

#define RTL9300_TX_DSC_CHK_TMR_ADDR                                                                            (0x7AC4)
  #define RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET                                                         (0)
  #define RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_MASK                                                           (0xF << RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET)

#define RTL9300_RXFIFO_OVERFLOW_STS_ADDR(port)                                                                 (0x3BDC + (((port / 31) << 2))) /* port: 0-30 */
  #define RTL9300_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_OFFSET(port)                                         (port % 0x1F)
  #define RTL9300_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_MASK(port)                                           (0x1 << RTL9300_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_OFFSET(port))

#define RTL9300_RXFIFO_OVERFLOW_ERR_ADDR(port)                                                                 (0x3BE0 + (((port / 31) << 2))) /* port: 0-30 */
  #define RTL9300_RXFIFO_OVERFLOW_ERR_RXFIFO_OVERFLOW_ERR_OFFSET(port)                                         (port % 0x1F)
  #define RTL9300_RXFIFO_OVERFLOW_ERR_RXFIFO_OVERFLOW_ERR_MASK(port)                                           (0x1 << RTL9300_RXFIFO_OVERFLOW_ERR_RXFIFO_OVERFLOW_ERR_OFFSET(port))

#define RTL9300_RXFIFO_RDEMPTY_STS_ADDR(port)                                                                  (0x3BE4 + (((port / 31) << 2))) /* port: 0-30 */
  #define RTL9300_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_OFFSET(port)                                           (port % 0x1F)
  #define RTL9300_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_MASK(port)                                             (0x1 << RTL9300_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_OFFSET(port))

#define RTL9300_RXFIFO_RDEMPTY_ERR_ADDR(port)                                                                  (0x3BE8 + (((port / 31) << 2))) /* port: 0-30 */
  #define RTL9300_RXFIFO_RDEMPTY_ERR_RXFIFO_RDEMPTY_ERR_OFFSET(port)                                           (port % 0x1F)
  #define RTL9300_RXFIFO_RDEMPTY_ERR_RXFIFO_RDEMPTY_ERR_MASK(port)                                             (0x1 << RTL9300_RXFIFO_RDEMPTY_ERR_RXFIFO_RDEMPTY_ERR_OFFSET(port))

#define RTL9300_TXFIFO_OVERFLOW_STS_ADDR(port)                                                                 (0x3BEC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_OFFSET(port)                                         (port % 0x1D)
  #define RTL9300_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_MASK(port)                                           (0x1 << RTL9300_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_OFFSET(port))

#define RTL9300_TXFIFO_OVERFLOW_ERR_ADDR(port)                                                                 (0x3BF0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_OVERFLOW_ERR_TXFIFO_OVERFLOW_ERR_OFFSET(port)                                         (port % 0x1D)
  #define RTL9300_TXFIFO_OVERFLOW_ERR_TXFIFO_OVERFLOW_ERR_MASK(port)                                           (0x1 << RTL9300_TXFIFO_OVERFLOW_ERR_TXFIFO_OVERFLOW_ERR_OFFSET(port))

#define RTL9300_TXFIFO_RDEMPTY_STS_ADDR(port)                                                                  (0x3BF4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_MASK(port)                                             (0x1 << RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET(port))

#define RTL9300_TXFIFO_RDEMPTY_ERR_ADDR(port)                                                                  (0x3BF8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_MASK(port)                                             (0x1 << RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_OFFSET(port))

#define RTL9300_PINGPONG_PLUS_STS_ADDR(port)                                                                   (0x7AC8 + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET(port)                                             (port % 0x20)
  #define RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_MASK(port)                                               (0x1 << RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET(port))

#define RTL9300_PINGPONG_PLUS_ERR_ADDR(port)                                                                   (0x7ACC + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_OFFSET(port)                                             (port % 0x20)
  #define RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_MASK(port)                                               (0x1 << RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_OFFSET(port))

#define RTL9300_TOKEN_STS_ADDR(port)                                                                           (0xDDEC + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_TOKEN_STS_TOKEN_STS_OFFSET(port)                                                             (port % 0x20)
  #define RTL9300_TOKEN_STS_TOKEN_STS_MASK(port)                                                               (0x1 << RTL9300_TOKEN_STS_TOKEN_STS_OFFSET(port))

#define RTL9300_TOKEN_ERR_ADDR(port)                                                                           (0xDDF0 + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9300_TOKEN_ERR_TOKEN_ERR_OFFSET(port)                                                             (port % 0x20)
  #define RTL9300_TOKEN_ERR_TOKEN_ERR_MASK(port)                                                               (0x1 << RTL9300_TOKEN_ERR_TOKEN_ERR_OFFSET(port))

#define RTL9300_SW_Q_RST_CNT_ADDR                                                                              (0xC7C4)
  #define RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET                                                             (0)
  #define RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_MASK                                                               (0xFFFF << RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET)

#define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_ADDR                                                            (0xDDF4)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_OFFSET                                      (2)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_MASK                                        (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_OFFSET                                 (1)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_MASK                                   (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_OFFSET                                    (0)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_MASK                                      (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_OFFSET)

#define RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_ADDR                                                             (0x7AD0)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_ERR_TRIG_OFFSET                                    (1)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_ERR_TRIG_MASK                                      (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_OFFSET                                   (0)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_MASK                                     (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_OFFSET)

#define RTL9300_TRIG_AUTO_RECOVER_CTRL_MAC_ADDR                                                                (0x3BFC)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_OFFSET                                           (0)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_MASK                                             (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_ADDR                                                       (0xDDF8)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_OFFSET                                     (2)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_MASK                                       (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_OFFSET                                (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_MASK                                  (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_OFFSET                                   (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_MASK                                     (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_ADDR                                                        (0x7AD4)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_OFFSET                                   (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_MASK                                     (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_OFFSET                                  (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_MASK                                    (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_MAC_ADDR                                                           (0x3C00)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_OFFSET                                          (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_MASK                                            (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_ADDR                                                       (0xDDFC)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_OFFSET                                     (2)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_MASK                                       (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_OFFSET                                  (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_MASK                                    (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_OFFSET                                   (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_MASK                                     (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_ADDR                                                        (0x7AD8)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_OFFSET                                   (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_MASK                                     (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_OFFSET                                  (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_MASK                                    (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_ADDR                                                           (0x3C04)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_OFFSET                                          (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_MASK                                            (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_OFFSET)

#define RTL9300_TXERR_CNT_ADDR(port)                                                                           (0x3290 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_TXERR_CNT_TXERR_CNT_OFFSET                                                                   (0)
  #define RTL9300_TXERR_CNT_TXERR_CNT_MASK                                                                     (0xFFFFFFFF << RTL9300_TXERR_CNT_TXERR_CNT_OFFSET)

#define RTL9300_DMY_REG3_EGRESS_CTRL_ADDR                                                                      (0x7ADC)
  #define RTL9300_DMY_REG3_EGRESS_CTRL_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG3_EGRESS_CTRL_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG3_EGRESS_CTRL_DUMMY_OFFSET)

#define RTL9300_DMY_REG0_INGRESS_CTRL_2_ADDR                                                                   (0xDE00)
  #define RTL9300_DMY_REG0_INGRESS_CTRL_2_DUMMY_OFFSET                                                         (0)
  #define RTL9300_DMY_REG0_INGRESS_CTRL_2_DUMMY_MASK                                                           (0xFFFFFFFF << RTL9300_DMY_REG0_INGRESS_CTRL_2_DUMMY_OFFSET)

#define RTL9300_DMY_REG4_EGRESS_CTRL_ADDR                                                                      (0x7AE0)
  #define RTL9300_DMY_REG4_EGRESS_CTRL_DUMMY_OFFSET                                                            (0)
  #define RTL9300_DMY_REG4_EGRESS_CTRL_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_DMY_REG4_EGRESS_CTRL_DUMMY_OFFSET)

/*
 * Feature: Misc
 */
#define RTL9300_CODE_PROTECT_STATE_ADDR                                                                        (0xC7C8)
  #define RTL9300_CODE_PROTECT_STATE_EFUSE_EJTAG_DISABLE_OFFSET                                                (7)
  #define RTL9300_CODE_PROTECT_STATE_EFUSE_EJTAG_DISABLE_MASK                                                  (0xF << RTL9300_CODE_PROTECT_STATE_EFUSE_EJTAG_DISABLE_OFFSET)
  #define RTL9300_CODE_PROTECT_STATE_KEY_SRC_SEL_EFUSE_OFFSET                                                  (3)
  #define RTL9300_CODE_PROTECT_STATE_KEY_SRC_SEL_EFUSE_MASK                                                    (0xF << RTL9300_CODE_PROTECT_STATE_KEY_SRC_SEL_EFUSE_OFFSET)
  #define RTL9300_CODE_PROTECT_STATE_EFUSE_KEY_BLK_SEL_OFFSET                                                  (0)
  #define RTL9300_CODE_PROTECT_STATE_EFUSE_KEY_BLK_SEL_MASK                                                    (0x7 << RTL9300_CODE_PROTECT_STATE_EFUSE_KEY_BLK_SEL_OFFSET)

#define RTL9300_ENCAP_SRAM_CTRL0_ADDR                                                                          (0xC7CC)
  #define RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RME_OFFSET                                                           (30)
  #define RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RME_MASK                                                             (0x1 << RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RM_OFFSET                                                            (26)
  #define RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RM_MASK                                                              (0xF << RTL9300_ENCAP_SRAM_CTRL0_SPI_MB_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RME_OFFSET                                                           (25)
  #define RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RME_MASK                                                             (0x1 << RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RM_OFFSET                                                            (21)
  #define RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RM_MASK                                                              (0xF << RTL9300_ENCAP_SRAM_CTRL0_MIB_MB_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_MDS_OFFSET                                                       (19)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_MDS_MASK                                                         (0x3 << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_MDS_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_RDS_OFFSET                                                       (15)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_RDS_MASK                                                         (0xF << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_TCAM_RDS_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RME_OFFSET                                                         (14)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RME_MASK                                                           (0x1 << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RM_OFFSET                                                          (10)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RM_MASK                                                            (0xF << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_UT_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RME_OFFSET                                                        (9)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RME_MASK                                                          (0x1 << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RM_OFFSET                                                         (5)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RM_MASK                                                           (0xF << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_MAC_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RME_OFFSET                                                        (4)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RME_MASK                                                          (0x1 << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RM_OFFSET                                                         (0)
  #define RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RM_MASK                                                           (0xF << RTL9300_ENCAP_SRAM_CTRL0_ENCAP_ACT_RM_OFFSET)

#define RTL9300_ENCAP_SRAM_CTRL1_ADDR                                                                          (0xC7D0)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RME_OFFSET                                                    (14)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RME_MASK                                                      (0x1 << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RM_OFFSET                                                     (10)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RM_MASK                                                       (0xF << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKOPRI_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RME_OFFSET                                                    (9)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RME_MASK                                                      (0x1 << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RM_OFFSET                                                     (5)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RM_MASK                                                       (0xF << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_RMKIPRI_RM_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RME_OFFSET                                                       (4)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RME_MASK                                                         (0x1 << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RME_OFFSET)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RM_OFFSET                                                        (0)
  #define RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RM_MASK                                                          (0xF << RTL9300_ENCAP_SRAM_CTRL1_ENCAP_SMAC_RM_OFFSET)

#define RTL9300_PAR_SRAM_CTRL0_ADDR                                                                            (0xC7D4)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEB_OFFSET                                                           (9)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEB_MASK                                                             (0x1 << RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEB_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMB_OFFSET                                                            (5)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMB_MASK                                                              (0xF << RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMB_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEA_OFFSET                                                           (4)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEA_MASK                                                             (0x1 << RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMEA_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMA_OFFSET                                                            (0)
  #define RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMA_MASK                                                              (0xF << RTL9300_PAR_SRAM_CTRL0_PAR_PTR_RMA_OFFSET)

#define RTL9300_PAR_SRAM_CTRL1_ADDR                                                                            (0xC7D8)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA5_OFFSET                                                              (29)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA5_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA5_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA5_OFFSET                                                               (25)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA5_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA5_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA4_OFFSET                                                              (24)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA4_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA4_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA4_OFFSET                                                               (20)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA4_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA4_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA3_OFFSET                                                              (19)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA3_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA3_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA3_OFFSET                                                               (15)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA3_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA3_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA2_OFFSET                                                              (14)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA2_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA2_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA2_OFFSET                                                               (10)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA2_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA2_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA1_OFFSET                                                              (9)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA1_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA1_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA1_OFFSET                                                               (5)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA1_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA1_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA0_OFFSET                                                              (4)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMEA0_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL1_PAR_RMEA0_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA0_OFFSET                                                               (0)
  #define RTL9300_PAR_SRAM_CTRL1_PAR_RMA0_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL1_PAR_RMA0_OFFSET)

#define RTL9300_PAR_SRAM_CTRL2_ADDR                                                                            (0xC7DC)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB5_OFFSET                                                              (29)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB5_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB5_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB5_OFFSET                                                               (25)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB5_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB5_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB4_OFFSET                                                              (24)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB4_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB4_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB4_OFFSET                                                               (20)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB4_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB4_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB3_OFFSET                                                              (19)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB3_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB3_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB3_OFFSET                                                               (15)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB3_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB3_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB2_OFFSET                                                              (14)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB2_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB2_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB2_OFFSET                                                               (10)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB2_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB2_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB1_OFFSET                                                              (9)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB1_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB1_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB1_OFFSET                                                               (5)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB1_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB1_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB0_OFFSET                                                              (4)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMEB0_MASK                                                                (0x1 << RTL9300_PAR_SRAM_CTRL2_PAR_RMEB0_OFFSET)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB0_OFFSET                                                               (0)
  #define RTL9300_PAR_SRAM_CTRL2_PAR_RMB0_MASK                                                                 (0xF << RTL9300_PAR_SRAM_CTRL2_PAR_RMB0_OFFSET)

#define RTL9300_PORT29_DBG_REG0_ADDR                                                                           (0xDA68)
  #define RTL9300_PORT29_DBG_REG0_P29_PAR_DP_CNT_OFFSET                                                        (0)
  #define RTL9300_PORT29_DBG_REG0_P29_PAR_DP_CNT_MASK                                                          (0xFFFFFFFF << RTL9300_PORT29_DBG_REG0_P29_PAR_DP_CNT_OFFSET)

#define RTL9300_PORT29_DBG_REG1_ADDR                                                                           (0xDA6C)
  #define RTL9300_PORT29_DBG_REG1_P29_ING_DP_CNT_OFFSET                                                        (0)
  #define RTL9300_PORT29_DBG_REG1_P29_ING_DP_CNT_MASK                                                          (0xFFFFFFFF << RTL9300_PORT29_DBG_REG1_P29_ING_DP_CNT_OFFSET)

#define RTL9300_PORT30_DBG_REG0_ADDR                                                                           (0xDA70)
  #define RTL9300_PORT30_DBG_REG0_P30_PAR_DP_CNT_OFFSET                                                        (0)
  #define RTL9300_PORT30_DBG_REG0_P30_PAR_DP_CNT_MASK                                                          (0xFFFFFFFF << RTL9300_PORT30_DBG_REG0_P30_PAR_DP_CNT_OFFSET)

#define RTL9300_PORT30_DBG_REG1_ADDR                                                                           (0xDA74)
  #define RTL9300_PORT30_DBG_REG1_P30_ING_DP_CNT_OFFSET                                                        (0)
  #define RTL9300_PORT30_DBG_REG1_P30_ING_DP_CNT_MASK                                                          (0xFFFFFFFF << RTL9300_PORT30_DBG_REG1_P30_ING_DP_CNT_OFFSET)


#endif    /* __RTL9300_REG_DEFINITION_H__ */

