<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:22.194+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_284_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:20.509+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:20.056+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:19.656+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:16.981+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:16.646+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_284_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:15.452+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1/grp_fu_1352_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:14.490+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:14.141+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:13.850+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:31:12) in function 'conv1' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.682+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:35:13) in function 'conv1' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.212+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'COL' (src/conv1.cpp:43:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.194+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv2.cpp:31:12) in function 'conv2' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.179+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv2.cpp:35:13) in function 'conv2' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.171+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv2.cpp:104:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.161+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv2.cpp:105:6) in function 'conv2' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.155+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv3.cpp:33:12) in function 'conv3' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.147+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv3.cpp:130:6) in function 'conv3' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.140+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'COL' (src/conv3.cpp:43:10) in function 'conv3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.122+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:133:10) in function 'export_output_buffer_c1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.115+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:134:6) in function 'export_output_buffer_c1' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-02T02:40:00.109+1100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
