// Seed: 2511838424
`define pp_7 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    input tri id_5,
    output reg id_6
);
  always @(1 or posedge id_5[1]) begin
    id_6 <= 1;
  end
  defparam id_7.id_8 = 1;
endmodule
