# Design01
# 2020-11-21 15:10:09Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_io "Pin_In(0)" iocell 2 3
set_io "Pin_Out(0)" iocell 2 0
set_io "\D_UART:tx(0)\" iocell 0 5
set_location "\ADC:cy_psoc4_sar\" p4sarcell -1 -1 0
set_location "\IDAC:cy_psoc4_idac\" p4csidac8cell -1 -1 0
