
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v' to AST representation.
Generating RTLIL representation for module `\pipelined_input_18_3_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: pipelined_input_18_3_16
Automatically selected pipelined_input_18_3_16 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \pipelined_input_18_3_16

2.3. Analyzing design hierarchy..
Top module:  \pipelined_input_18_3_16
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1 in module pipelined_input_18_3_16.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
     1/85: $0\pipeline_valid_4[0:0]
     2/85: $0\pipeline_valid_3[0:0]
     3/85: $0\pipeline_valid_2[0:0]
     4/85: $0\pipeline_valid_1[0:0]
     5/85: $0\pipeline_valid_0[0:0]
     6/85: $0\pipeline_4_15[17:0]
     7/85: $0\pipeline_4_14[17:0]
     8/85: $0\pipeline_4_13[17:0]
     9/85: $0\pipeline_4_12[17:0]
    10/85: $0\pipeline_4_11[17:0]
    11/85: $0\pipeline_4_10[17:0]
    12/85: $0\pipeline_4_9[17:0]
    13/85: $0\pipeline_4_8[17:0]
    14/85: $0\pipeline_4_7[17:0]
    15/85: $0\pipeline_4_6[17:0]
    16/85: $0\pipeline_4_5[17:0]
    17/85: $0\pipeline_4_4[17:0]
    18/85: $0\pipeline_4_3[17:0]
    19/85: $0\pipeline_4_2[17:0]
    20/85: $0\pipeline_4_1[17:0]
    21/85: $0\pipeline_4_0[17:0]
    22/85: $0\pipeline_3_15[17:0]
    23/85: $0\pipeline_3_14[17:0]
    24/85: $0\pipeline_3_13[17:0]
    25/85: $0\pipeline_3_12[17:0]
    26/85: $0\pipeline_3_11[17:0]
    27/85: $0\pipeline_3_10[17:0]
    28/85: $0\pipeline_3_9[17:0]
    29/85: $0\pipeline_3_8[17:0]
    30/85: $0\pipeline_3_7[17:0]
    31/85: $0\pipeline_3_6[17:0]
    32/85: $0\pipeline_3_5[17:0]
    33/85: $0\pipeline_3_4[17:0]
    34/85: $0\pipeline_3_3[17:0]
    35/85: $0\pipeline_3_2[17:0]
    36/85: $0\pipeline_3_1[17:0]
    37/85: $0\pipeline_3_0[17:0]
    38/85: $0\pipeline_2_15[17:0]
    39/85: $0\pipeline_2_14[17:0]
    40/85: $0\pipeline_2_13[17:0]
    41/85: $0\pipeline_2_12[17:0]
    42/85: $0\pipeline_2_11[17:0]
    43/85: $0\pipeline_2_10[17:0]
    44/85: $0\pipeline_2_9[17:0]
    45/85: $0\pipeline_2_8[17:0]
    46/85: $0\pipeline_2_7[17:0]
    47/85: $0\pipeline_2_6[17:0]
    48/85: $0\pipeline_2_5[17:0]
    49/85: $0\pipeline_2_4[17:0]
    50/85: $0\pipeline_2_3[17:0]
    51/85: $0\pipeline_2_2[17:0]
    52/85: $0\pipeline_2_1[17:0]
    53/85: $0\pipeline_2_0[17:0]
    54/85: $0\pipeline_1_15[17:0]
    55/85: $0\pipeline_1_14[17:0]
    56/85: $0\pipeline_1_13[17:0]
    57/85: $0\pipeline_1_12[17:0]
    58/85: $0\pipeline_1_11[17:0]
    59/85: $0\pipeline_1_10[17:0]
    60/85: $0\pipeline_1_9[17:0]
    61/85: $0\pipeline_1_8[17:0]
    62/85: $0\pipeline_1_7[17:0]
    63/85: $0\pipeline_1_6[17:0]
    64/85: $0\pipeline_1_5[17:0]
    65/85: $0\pipeline_1_4[17:0]
    66/85: $0\pipeline_1_3[17:0]
    67/85: $0\pipeline_1_2[17:0]
    68/85: $0\pipeline_1_1[17:0]
    69/85: $0\pipeline_1_0[17:0]
    70/85: $0\pipeline_0_15[17:0]
    71/85: $0\pipeline_0_14[17:0]
    72/85: $0\pipeline_0_13[17:0]
    73/85: $0\pipeline_0_12[17:0]
    74/85: $0\pipeline_0_11[17:0]
    75/85: $0\pipeline_0_10[17:0]
    76/85: $0\pipeline_0_9[17:0]
    77/85: $0\pipeline_0_8[17:0]
    78/85: $0\pipeline_0_7[17:0]
    79/85: $0\pipeline_0_6[17:0]
    80/85: $0\pipeline_0_5[17:0]
    81/85: $0\pipeline_0_4[17:0]
    82/85: $0\pipeline_0_3[17:0]
    83/85: $0\pipeline_0_2[17:0]
    84/85: $0\pipeline_0_1[17:0]
    85/85: $0\pipeline_0_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_5' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_6' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_7' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_8' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_9' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_10' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_11' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_12' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_13' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_14' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_0_15' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_5' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_6' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_7' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_8' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_9' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_10' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_11' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_12' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_13' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_14' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_1_15' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_5' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_6' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_7' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_8' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_9' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_10' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_11' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_12' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_13' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_14' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_2_15' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_5' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_6' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_7' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_8' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_9' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_10' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_11' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_12' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_13' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_14' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_3_15' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_5' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_6' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_7' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_8' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_9' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_10' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_11' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_12' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_13' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_14' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_4_15' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_valid_0' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_valid_1' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_valid_2' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_valid_3' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\pipelined_input_18_3_16.\pipeline_valid_4' using process `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
  created $dff cell `$procdff$766' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
Removing empty process `pipelined_input_18_3_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:161$1'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_3_16.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_3_16.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_3_16'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_input_18_3_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_input_18_3_16.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_3_16'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$682 ($dff) from module pipelined_input_18_3_16 (D = $procmux$677_Y, Q = \pipeline_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$767 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$675_Y, Q = \pipeline_0_0).
Adding SRST signal on $procdff$683 ($dff) from module pipelined_input_18_3_16 (D = $procmux$669_Y, Q = \pipeline_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$769 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$667_Y, Q = \pipeline_0_1).
Adding SRST signal on $procdff$684 ($dff) from module pipelined_input_18_3_16 (D = $procmux$661_Y, Q = \pipeline_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$771 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$659_Y, Q = \pipeline_0_2).
Adding SRST signal on $procdff$685 ($dff) from module pipelined_input_18_3_16 (D = $procmux$653_Y, Q = \pipeline_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$773 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$651_Y, Q = \pipeline_0_3).
Adding SRST signal on $procdff$686 ($dff) from module pipelined_input_18_3_16 (D = $procmux$645_Y, Q = \pipeline_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$775 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$643_Y, Q = \pipeline_0_4).
Adding SRST signal on $procdff$687 ($dff) from module pipelined_input_18_3_16 (D = $procmux$637_Y, Q = \pipeline_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$777 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$635_Y, Q = \pipeline_0_5).
Adding SRST signal on $procdff$688 ($dff) from module pipelined_input_18_3_16 (D = $procmux$629_Y, Q = \pipeline_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$779 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$627_Y, Q = \pipeline_0_6).
Adding SRST signal on $procdff$689 ($dff) from module pipelined_input_18_3_16 (D = $procmux$621_Y, Q = \pipeline_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$781 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$619_Y, Q = \pipeline_0_7).
Adding SRST signal on $procdff$690 ($dff) from module pipelined_input_18_3_16 (D = $procmux$613_Y, Q = \pipeline_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$783 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$611_Y, Q = \pipeline_0_8).
Adding SRST signal on $procdff$691 ($dff) from module pipelined_input_18_3_16 (D = $procmux$605_Y, Q = \pipeline_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$785 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$603_Y, Q = \pipeline_0_9).
Adding SRST signal on $procdff$692 ($dff) from module pipelined_input_18_3_16 (D = $procmux$597_Y, Q = \pipeline_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$787 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$595_Y, Q = \pipeline_0_10).
Adding SRST signal on $procdff$693 ($dff) from module pipelined_input_18_3_16 (D = $procmux$589_Y, Q = \pipeline_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$789 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$587_Y, Q = \pipeline_0_11).
Adding SRST signal on $procdff$694 ($dff) from module pipelined_input_18_3_16 (D = $procmux$581_Y, Q = \pipeline_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$791 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$579_Y, Q = \pipeline_0_12).
Adding SRST signal on $procdff$695 ($dff) from module pipelined_input_18_3_16 (D = $procmux$573_Y, Q = \pipeline_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$793 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$571_Y, Q = \pipeline_0_13).
Adding SRST signal on $procdff$696 ($dff) from module pipelined_input_18_3_16 (D = $procmux$565_Y, Q = \pipeline_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$795 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$563_Y, Q = \pipeline_0_14).
Adding SRST signal on $procdff$697 ($dff) from module pipelined_input_18_3_16 (D = $procmux$557_Y, Q = \pipeline_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$797 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$555_Y, Q = \pipeline_0_15).
Adding SRST signal on $procdff$698 ($dff) from module pipelined_input_18_3_16 (D = $procmux$549_Y, Q = \pipeline_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$799 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$547_Y, Q = \pipeline_1_0).
Adding SRST signal on $procdff$699 ($dff) from module pipelined_input_18_3_16 (D = $procmux$541_Y, Q = \pipeline_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$801 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$539_Y, Q = \pipeline_1_1).
Adding SRST signal on $procdff$700 ($dff) from module pipelined_input_18_3_16 (D = $procmux$533_Y, Q = \pipeline_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$803 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$531_Y, Q = \pipeline_1_2).
Adding SRST signal on $procdff$701 ($dff) from module pipelined_input_18_3_16 (D = $procmux$525_Y, Q = \pipeline_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$805 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$523_Y, Q = \pipeline_1_3).
Adding SRST signal on $procdff$702 ($dff) from module pipelined_input_18_3_16 (D = $procmux$517_Y, Q = \pipeline_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$807 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$515_Y, Q = \pipeline_1_4).
Adding SRST signal on $procdff$703 ($dff) from module pipelined_input_18_3_16 (D = $procmux$509_Y, Q = \pipeline_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$809 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$507_Y, Q = \pipeline_1_5).
Adding SRST signal on $procdff$704 ($dff) from module pipelined_input_18_3_16 (D = $procmux$501_Y, Q = \pipeline_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$811 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$499_Y, Q = \pipeline_1_6).
Adding SRST signal on $procdff$705 ($dff) from module pipelined_input_18_3_16 (D = $procmux$493_Y, Q = \pipeline_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$813 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$491_Y, Q = \pipeline_1_7).
Adding SRST signal on $procdff$706 ($dff) from module pipelined_input_18_3_16 (D = $procmux$485_Y, Q = \pipeline_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$815 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$483_Y, Q = \pipeline_1_8).
Adding SRST signal on $procdff$707 ($dff) from module pipelined_input_18_3_16 (D = $procmux$477_Y, Q = \pipeline_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$817 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$475_Y, Q = \pipeline_1_9).
Adding SRST signal on $procdff$708 ($dff) from module pipelined_input_18_3_16 (D = $procmux$469_Y, Q = \pipeline_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$819 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$467_Y, Q = \pipeline_1_10).
Adding SRST signal on $procdff$709 ($dff) from module pipelined_input_18_3_16 (D = $procmux$461_Y, Q = \pipeline_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$821 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$459_Y, Q = \pipeline_1_11).
Adding SRST signal on $procdff$710 ($dff) from module pipelined_input_18_3_16 (D = $procmux$453_Y, Q = \pipeline_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$823 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$451_Y, Q = \pipeline_1_12).
Adding SRST signal on $procdff$711 ($dff) from module pipelined_input_18_3_16 (D = $procmux$445_Y, Q = \pipeline_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$825 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$443_Y, Q = \pipeline_1_13).
Adding SRST signal on $procdff$712 ($dff) from module pipelined_input_18_3_16 (D = $procmux$437_Y, Q = \pipeline_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$827 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$435_Y, Q = \pipeline_1_14).
Adding SRST signal on $procdff$713 ($dff) from module pipelined_input_18_3_16 (D = $procmux$429_Y, Q = \pipeline_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$829 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$427_Y, Q = \pipeline_1_15).
Adding SRST signal on $procdff$714 ($dff) from module pipelined_input_18_3_16 (D = $procmux$421_Y, Q = \pipeline_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$831 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$419_Y, Q = \pipeline_2_0).
Adding SRST signal on $procdff$715 ($dff) from module pipelined_input_18_3_16 (D = $procmux$413_Y, Q = \pipeline_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$833 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$411_Y, Q = \pipeline_2_1).
Adding SRST signal on $procdff$716 ($dff) from module pipelined_input_18_3_16 (D = $procmux$405_Y, Q = \pipeline_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$835 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$403_Y, Q = \pipeline_2_2).
Adding SRST signal on $procdff$717 ($dff) from module pipelined_input_18_3_16 (D = $procmux$397_Y, Q = \pipeline_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$837 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$395_Y, Q = \pipeline_2_3).
Adding SRST signal on $procdff$718 ($dff) from module pipelined_input_18_3_16 (D = $procmux$389_Y, Q = \pipeline_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$839 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$387_Y, Q = \pipeline_2_4).
Adding SRST signal on $procdff$719 ($dff) from module pipelined_input_18_3_16 (D = $procmux$381_Y, Q = \pipeline_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$841 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$379_Y, Q = \pipeline_2_5).
Adding SRST signal on $procdff$720 ($dff) from module pipelined_input_18_3_16 (D = $procmux$373_Y, Q = \pipeline_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$843 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$371_Y, Q = \pipeline_2_6).
Adding SRST signal on $procdff$721 ($dff) from module pipelined_input_18_3_16 (D = $procmux$365_Y, Q = \pipeline_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$845 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$363_Y, Q = \pipeline_2_7).
Adding SRST signal on $procdff$722 ($dff) from module pipelined_input_18_3_16 (D = $procmux$357_Y, Q = \pipeline_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$847 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$355_Y, Q = \pipeline_2_8).
Adding SRST signal on $procdff$723 ($dff) from module pipelined_input_18_3_16 (D = $procmux$349_Y, Q = \pipeline_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$849 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$347_Y, Q = \pipeline_2_9).
Adding SRST signal on $procdff$724 ($dff) from module pipelined_input_18_3_16 (D = $procmux$341_Y, Q = \pipeline_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$851 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$339_Y, Q = \pipeline_2_10).
Adding SRST signal on $procdff$725 ($dff) from module pipelined_input_18_3_16 (D = $procmux$333_Y, Q = \pipeline_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$853 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$331_Y, Q = \pipeline_2_11).
Adding SRST signal on $procdff$726 ($dff) from module pipelined_input_18_3_16 (D = $procmux$325_Y, Q = \pipeline_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$855 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$323_Y, Q = \pipeline_2_12).
Adding SRST signal on $procdff$727 ($dff) from module pipelined_input_18_3_16 (D = $procmux$317_Y, Q = \pipeline_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$857 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$315_Y, Q = \pipeline_2_13).
Adding SRST signal on $procdff$728 ($dff) from module pipelined_input_18_3_16 (D = $procmux$309_Y, Q = \pipeline_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$859 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$307_Y, Q = \pipeline_2_14).
Adding SRST signal on $procdff$729 ($dff) from module pipelined_input_18_3_16 (D = $procmux$301_Y, Q = \pipeline_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$861 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$299_Y, Q = \pipeline_2_15).
Adding SRST signal on $procdff$730 ($dff) from module pipelined_input_18_3_16 (D = $procmux$293_Y, Q = \pipeline_3_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$863 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$291_Y, Q = \pipeline_3_0).
Adding SRST signal on $procdff$731 ($dff) from module pipelined_input_18_3_16 (D = $procmux$285_Y, Q = \pipeline_3_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$865 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$283_Y, Q = \pipeline_3_1).
Adding SRST signal on $procdff$732 ($dff) from module pipelined_input_18_3_16 (D = $procmux$277_Y, Q = \pipeline_3_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$867 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$275_Y, Q = \pipeline_3_2).
Adding SRST signal on $procdff$733 ($dff) from module pipelined_input_18_3_16 (D = $procmux$269_Y, Q = \pipeline_3_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$869 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$267_Y, Q = \pipeline_3_3).
Adding SRST signal on $procdff$734 ($dff) from module pipelined_input_18_3_16 (D = $procmux$261_Y, Q = \pipeline_3_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$871 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$259_Y, Q = \pipeline_3_4).
Adding SRST signal on $procdff$735 ($dff) from module pipelined_input_18_3_16 (D = $procmux$253_Y, Q = \pipeline_3_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$873 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$251_Y, Q = \pipeline_3_5).
Adding SRST signal on $procdff$736 ($dff) from module pipelined_input_18_3_16 (D = $procmux$245_Y, Q = \pipeline_3_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$875 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$243_Y, Q = \pipeline_3_6).
Adding SRST signal on $procdff$737 ($dff) from module pipelined_input_18_3_16 (D = $procmux$237_Y, Q = \pipeline_3_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$877 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$235_Y, Q = \pipeline_3_7).
Adding SRST signal on $procdff$738 ($dff) from module pipelined_input_18_3_16 (D = $procmux$229_Y, Q = \pipeline_3_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$879 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$227_Y, Q = \pipeline_3_8).
Adding SRST signal on $procdff$739 ($dff) from module pipelined_input_18_3_16 (D = $procmux$221_Y, Q = \pipeline_3_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$881 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$219_Y, Q = \pipeline_3_9).
Adding SRST signal on $procdff$740 ($dff) from module pipelined_input_18_3_16 (D = $procmux$213_Y, Q = \pipeline_3_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$883 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$211_Y, Q = \pipeline_3_10).
Adding SRST signal on $procdff$741 ($dff) from module pipelined_input_18_3_16 (D = $procmux$205_Y, Q = \pipeline_3_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$885 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$203_Y, Q = \pipeline_3_11).
Adding SRST signal on $procdff$742 ($dff) from module pipelined_input_18_3_16 (D = $procmux$197_Y, Q = \pipeline_3_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$887 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$195_Y, Q = \pipeline_3_12).
Adding SRST signal on $procdff$743 ($dff) from module pipelined_input_18_3_16 (D = $procmux$189_Y, Q = \pipeline_3_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$889 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$187_Y, Q = \pipeline_3_13).
Adding SRST signal on $procdff$744 ($dff) from module pipelined_input_18_3_16 (D = $procmux$181_Y, Q = \pipeline_3_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$891 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$179_Y, Q = \pipeline_3_14).
Adding SRST signal on $procdff$745 ($dff) from module pipelined_input_18_3_16 (D = $procmux$173_Y, Q = \pipeline_3_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$893 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$171_Y, Q = \pipeline_3_15).
Adding SRST signal on $procdff$746 ($dff) from module pipelined_input_18_3_16 (D = $procmux$165_Y, Q = \pipeline_4_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$895 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$163_Y, Q = \pipeline_4_0).
Adding SRST signal on $procdff$747 ($dff) from module pipelined_input_18_3_16 (D = $procmux$157_Y, Q = \pipeline_4_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$897 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$155_Y, Q = \pipeline_4_1).
Adding SRST signal on $procdff$748 ($dff) from module pipelined_input_18_3_16 (D = $procmux$149_Y, Q = \pipeline_4_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$899 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$147_Y, Q = \pipeline_4_2).
Adding SRST signal on $procdff$749 ($dff) from module pipelined_input_18_3_16 (D = $procmux$141_Y, Q = \pipeline_4_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$901 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$139_Y, Q = \pipeline_4_3).
Adding SRST signal on $procdff$750 ($dff) from module pipelined_input_18_3_16 (D = $procmux$133_Y, Q = \pipeline_4_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$903 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$131_Y, Q = \pipeline_4_4).
Adding SRST signal on $procdff$751 ($dff) from module pipelined_input_18_3_16 (D = $procmux$125_Y, Q = \pipeline_4_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$905 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$123_Y, Q = \pipeline_4_5).
Adding SRST signal on $procdff$752 ($dff) from module pipelined_input_18_3_16 (D = $procmux$117_Y, Q = \pipeline_4_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$907 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$115_Y, Q = \pipeline_4_6).
Adding SRST signal on $procdff$753 ($dff) from module pipelined_input_18_3_16 (D = $procmux$109_Y, Q = \pipeline_4_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$909 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$107_Y, Q = \pipeline_4_7).
Adding SRST signal on $procdff$754 ($dff) from module pipelined_input_18_3_16 (D = $procmux$101_Y, Q = \pipeline_4_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$911 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$99_Y, Q = \pipeline_4_8).
Adding SRST signal on $procdff$755 ($dff) from module pipelined_input_18_3_16 (D = $procmux$93_Y, Q = \pipeline_4_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$913 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$91_Y, Q = \pipeline_4_9).
Adding SRST signal on $procdff$756 ($dff) from module pipelined_input_18_3_16 (D = $procmux$85_Y, Q = \pipeline_4_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$915 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$83_Y, Q = \pipeline_4_10).
Adding SRST signal on $procdff$757 ($dff) from module pipelined_input_18_3_16 (D = $procmux$77_Y, Q = \pipeline_4_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$917 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$75_Y, Q = \pipeline_4_11).
Adding SRST signal on $procdff$758 ($dff) from module pipelined_input_18_3_16 (D = $procmux$69_Y, Q = \pipeline_4_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$919 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$67_Y, Q = \pipeline_4_12).
Adding SRST signal on $procdff$759 ($dff) from module pipelined_input_18_3_16 (D = $procmux$61_Y, Q = \pipeline_4_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$921 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$59_Y, Q = \pipeline_4_13).
Adding SRST signal on $procdff$760 ($dff) from module pipelined_input_18_3_16 (D = $procmux$53_Y, Q = \pipeline_4_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$923 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$51_Y, Q = \pipeline_4_14).
Adding SRST signal on $procdff$761 ($dff) from module pipelined_input_18_3_16 (D = $procmux$45_Y, Q = \pipeline_4_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$925 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$43_Y, Q = \pipeline_4_15).
Adding SRST signal on $procdff$762 ($dff) from module pipelined_input_18_3_16 (D = $procmux$37_Y, Q = \pipeline_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$927 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$35_Y, Q = \pipeline_valid_0).
Adding SRST signal on $procdff$763 ($dff) from module pipelined_input_18_3_16 (D = $procmux$29_Y, Q = \pipeline_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$929 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$27_Y, Q = \pipeline_valid_1).
Adding SRST signal on $procdff$764 ($dff) from module pipelined_input_18_3_16 (D = $procmux$21_Y, Q = \pipeline_valid_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$931 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$19_Y, Q = \pipeline_valid_2).
Adding SRST signal on $procdff$765 ($dff) from module pipelined_input_18_3_16 (D = $procmux$13_Y, Q = \pipeline_valid_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$933 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$11_Y, Q = \pipeline_valid_3).
Adding SRST signal on $procdff$766 ($dff) from module pipelined_input_18_3_16 (D = $procmux$5_Y, Q = \pipeline_valid_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$935 ($sdff) from module pipelined_input_18_3_16 (D = $procmux$3_Y, Q = \pipeline_valid_4).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_input_18_3_16..
Removed 170 unused cells and 510 unused wires.
<suppressed ~171 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_3_16.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_input_18_3_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_input_18_3_16.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_3_16'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_input_18_3_16..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_3_16.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== pipelined_input_18_3_16 ===

   Number of wires:                239
   Number of wire bits:           4047
   Number of public wires:         154
   Number of public wire bits:    2602
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $mux                         1445
     $sdffe                       1445

End of script. Logfile hash: 684951b4f8, CPU: user 0.25s system 0.00s, MEM: 18.48 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 1x proc_mux (0 sec), 16% 4x opt_expr (0 sec), ...
