
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Wed Sep 18 11:06:33 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start          Requested     Requested     Clock        Clock          Clock
Level     Clock          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------
0 -       cva6|clk_i     200.0 MHz     5.000         inferred     (multiple)     10892
======================================================================================


Clock Load Summary
******************

               Clock     Source          Clock Pin                                                   Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example                                                 Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i     10892     clk_i(port)     gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -            
====================================================================================================================================
