ddr3_clock_clk_wiz.v,verilog,xil_defaultlib,../../../../hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
ddr3_clock.v,verilog,xil_defaultlib,../../../../hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
