<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_131dfcce1b254e5e8548c702521e4e82.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_hal_rcc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__hal__rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#ifdef HAL_RCC_MODULE_ENABLED</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define MCO1_GPIO_PORT        GPIOA</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define MCO1_PIN              GPIO_PIN_8</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define MCO2_CLK_ENABLE()      __HAL_RCC_GPIOC_CLK_ENABLE()</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define MCO2_GPIO_PORT         GPIOC</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define MCO2_PIN               GPIO_PIN_9</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>{</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        <span class="comment">/* Increasing the CPU frequency */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>  &gt; <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>())</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="comment">/* Check that the new number of wait states is taken into account to access the Flash</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">    memory by reading the FLASH_ACR register */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>() != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>)</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  }</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Wait till HSI is ready */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == 0U)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="comment">/* Set HSITRIM[6:0] bits to the reset value */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8fd2c202c4be05550d6f177d5ce2b77">RCC_HSICFGR_HSITRIM_6</a>);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="comment">/* Update the SystemCoreClock and SystemD2Clock global variables */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="comment">/* Adapt Systick interrupt period */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">if</span>(<a class="code hl_function" href="group___h_a_l.html#ga879cdb21ef051eb81ec51c18147397d5">HAL_InitTick</a>(<a class="code hl_variable" href="group___h_a_l___exported___variables.html#ga3000c5e83924ed2debb1849c738d4be2">uwTickPrio</a>) != <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">/* Wait till clock switch is ready */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != 0U)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    {</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">/* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>| <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>| <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>| <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>  \</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">/* Wait till HSE is disabled */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != 0U)</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  {</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    {</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">/* Clear PLLON bit */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">/* Wait till PLL is disabled */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>) != 0U)</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    }</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">/* Reset PLL2ON bit */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="comment">/* Wait till PLL2 is disabled */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>) != 0U)</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  {</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    {</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    }</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  }</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="comment">/* Get Start Tick */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="comment">/* Reset PLL3 bit */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="comment">/* Wait till PLL3 is disabled */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>) != 0U)</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  {</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    {</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  }</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#if defined(RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="comment">/* Reset D1CFGR register */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="comment">/* Reset D2CFGR register */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="comment">/* Reset D3CFGR register */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="comment">/* Reset CDCFGR1 register */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="comment">/* Reset CDCFGR2 register */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="comment">/* Reset SRDCFGR register */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="comment">/* Reset PLLCKSELR register to default value */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6de51f5da38ab55c706f56483365e71c">RCC_PLLCKSELR_DIVM1_5</a>|<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab2df1b5326f40b5b6cbfd2fe94924252">RCC_PLLCKSELR_DIVM2_5</a>|<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ba177d0fbfd72b748225f350e18dbb0">RCC_PLLCKSELR_DIVM3_5</a>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">/* Reset PLLCFGR register to default value */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, 0x01FF0000U);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/* Reset PLL1DIVR register to default value */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR,0x01010280U);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="comment">/* Reset PLL1FRACR register */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="comment">/* Reset PLL2DIVR register to default value */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR,0x01010280U);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">/* Reset PLL2FRACR register */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="comment">/* Reset PLL3DIVR register to default value */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR,0x01010280U);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="comment">/* Reset PLL3FRACR register */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#if defined(RCC_CR_HSEEXT)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="comment">/* Reset HSEEXT  */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_HSEEXT);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_HSEEXT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_define" href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="comment">/* Clear all interrupts flags */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR,0xFFFFFFFFU);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="comment">/* Reset all RSR flags */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafb4c5ba1c2b4a8793405eb9019194268">RCC_RSR_RMVF</a>);</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      <span class="comment">/* Decreasing the number of wait states because of lower CPU frequency */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>  &lt; <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>())</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="comment">/* Check that the new number of wait states is taken into account to access the Flash</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">    memory by reading the FLASH_ACR register */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>() != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>)</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    {</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    }</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>}</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>}</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>__weak <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct)</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>{</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  uint32_t temp1_pllckcfg, temp2_pllckcfg;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="comment">/* Check Null pointer */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="keywordflow">if</span>(RCC_OscInitStruct == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  }</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>));</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="comment">/*------------------------------- HSE Configuration ------------------------*/</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>)</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  {</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>));</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keyword">const</span> uint32_t temp_sysclksrc = <a class="code hl_define" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>();</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="keyword">const</span> uint32_t temp_pllckselr = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="comment">/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="keywordflow">if</span>((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>) || ((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>) &amp;&amp; ((temp_pllckselr &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3e57fce1733b4a53b9478a7d0e36e00">RCC_PLLCKSELR_PLLSRC_HSE</a>)))</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    {</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>      <span class="keywordflow">if</span>((<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) != 0U) &amp;&amp; (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>))</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      {</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      }</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="comment">/* Set the new HSE configuration ---------------------------------------*/</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>      <span class="comment">/* Check the HSE State */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      <span class="keywordflow">if</span>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> != <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>        <span class="comment">/* Wait till HSE is ready */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) == 0U)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>        {</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>          <span class="keywordflow">if</span>((uint32_t) (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>          {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>          }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>        }</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>        <span class="comment">/* Wait till HSE is disabled */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) != 0U)</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        {</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>          <span class="keywordflow">if</span>((uint32_t) (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>          {</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>          }</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        }</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      }</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    }</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  }</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="comment">/*----------------------------- HSI Configuration --------------------------*/</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>)</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  {</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>));</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga30ac800deb0d24eb3e2f929571e7efe8">IS_RCC_HSICALIBRATION_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>));</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="comment">/* When the HSI is used as system clock it will not be disabled */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keyword">const</span> uint32_t temp_sysclksrc = <a class="code hl_define" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>();</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="keyword">const</span> uint32_t temp_pllckselr = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">if</span>((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>) || ((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>) &amp;&amp; ((temp_pllckselr &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a>)))</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    {</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>      <span class="comment">/* When HSI is used as system clock it will not be disabled */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>      <span class="keywordflow">if</span>((<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>) != 0U) &amp;&amp; (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a> == <a class="code hl_define" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>))</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>      }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>      <span class="comment">/* Otherwise, just the calibration is allowed */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>      {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>        <span class="comment">/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>      }</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    }</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    {</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>      <span class="comment">/* Check the HSI State */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>      <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>)!= <a class="code hl_define" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>)</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>      {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>     <span class="comment">/* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga0b407a9e7c3eda603326c29e57d065e4">__HAL_RCC_HSI_CONFIG</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        <span class="comment">/* Wait till HSI is ready */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>) == 0U)</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>        {</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>          {</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>          }</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>        }</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        <span class="comment">/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>      }</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>      {</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <span class="comment">/* Disable the Internal High Speed oscillator (HSI). */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>();</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        <span class="comment">/* Wait till HSI is disabled */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>) != 0U)</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>        {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>          {</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>          }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        }</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>      }</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    }</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  }</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="comment">/*----------------------------- CSI Configuration --------------------------*/</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga6c622a0350a09009f47653935364a911">RCC_OSCILLATORTYPE_CSI</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga6c622a0350a09009f47653935364a911">RCC_OSCILLATORTYPE_CSI</a>)</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  {</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gaf62b4757433d3aeb751491cf6ddc189f">IS_RCC_CSI</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">CSIState</a>));</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga059fb6f33fe25d512289cc5151962c24">IS_RCC_CSICALIBRATION_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a>));</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    <span class="comment">/* When the CSI is used as system clock it will not disabled */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keyword">const</span> uint32_t temp_sysclksrc = <a class="code hl_define" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>();</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    <span class="keyword">const</span> uint32_t temp_pllckselr = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">if</span>((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a>) || ((temp_sysclksrc == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>) &amp;&amp; ((temp_pllckselr &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0cbb42400ca201719e4c9c70872a62">RCC_PLLCKSELR_PLLSRC_CSI</a>)))</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      <span class="comment">/* When CSI is used as system clock it will not disabled */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>      <span class="keywordflow">if</span>((<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a>) != 0U) &amp;&amp; (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">CSIState</a> != <a class="code hl_define" href="group___r_c_c___c_s_i___config.html#gacd0c6e9d10d8d059ab7915a45176e423">RCC_CSI_ON</a>))</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>      {</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>      }</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      <span class="comment">/* Otherwise, just the calibration is allowed */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>      {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>        <span class="comment">/* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    }</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    {</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>      <span class="comment">/* Check the CSI State */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>      <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">CSIState</a>)!= <a class="code hl_define" href="group___r_c_c___c_s_i___config.html#ga484f6b4b798edd46671980a25ae00e72">RCC_CSI_OFF</a>)</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>        <span class="comment">/* Enable the Internal High Speed oscillator (CSI). */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#gaa84c473d288b2cd3f4e651ffedb24bf2">__HAL_RCC_CSI_ENABLE</a>();</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>        <span class="comment">/* Wait till CSI is ready */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a>) == 0U)</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>        {</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gaea1c07a1c2fb29b7bbeae3152dcc0341">CSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>          {</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>          }</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>        }</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        <span class="comment">/* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a>);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      }</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      {</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>        <span class="comment">/* Disable the Internal High Speed oscillator (CSI). */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga38ba86c735ee6c2c84eb4a3db654dd91">__HAL_RCC_CSI_DISABLE</a>();</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>        <span class="comment">/* Wait till CSI is disabled */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a>) != 0U)</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>        {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gaea1c07a1c2fb29b7bbeae3152dcc0341">CSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>          {</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>          }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>        }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>      }</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    }</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  }</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="comment">/*------------------------------ LSI Configuration -------------------------*/</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>)</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  {</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>));</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="comment">/* Check the LSI State */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>)!= <a class="code hl_define" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>)</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    {</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      <span class="comment">/* Enable the Internal Low Speed oscillator (LSI). */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>();</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>      <span class="comment">/* Wait till LSI is ready */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>) == 0U)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>      {</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>        {</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>        }</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>      }</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    }</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    {</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>      <span class="comment">/* Disable the Internal Low Speed oscillator (LSI). */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>();</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>      <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>      <span class="comment">/* Wait till LSI is ready */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>) != 0U)</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>      {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>        {</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>        }</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>      }</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    }</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  }</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">/*------------------------------ HSI48 Configuration -------------------------*/</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga0dd3e581c81f5044ff0865a5e20eb77b">RCC_OSCILLATORTYPE_HSI48</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga0dd3e581c81f5044ff0865a5e20eb77b">RCC_OSCILLATORTYPE_HSI48</a>)</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  {</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga87cb017c40c63651af966309b70bf88a">IS_RCC_HSI48</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#aaba578c1921a07e6421d9c1166d84854">HSI48State</a>));</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="comment">/* Check the HSI48 State */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#aaba578c1921a07e6421d9c1166d84854">HSI48State</a>)!= <a class="code hl_define" href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a>)</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    {</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>      <span class="comment">/* Enable the Internal Low Speed oscillator (HSI48). */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a>();</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="comment">/* Get time-out */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      <span class="comment">/* Wait till HSI48 is ready */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaac8daab93988feb4b8b4d9dfe4f72f40">RCC_FLAG_HSI48RDY</a>) == 0U)</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>      {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#ga74c428476bf09522ab368920c9743fd2">HSI48_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        {</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        }</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>      }</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    }</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    {</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>      <span class="comment">/* Disable the Internal Low Speed oscillator (HSI48). */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga963c000b8bce770c16acb68476919120">__HAL_RCC_HSI48_DISABLE</a>();</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      <span class="comment">/* Get time-out */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      <span class="comment">/* Wait till HSI48 is ready */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaac8daab93988feb4b8b4d9dfe4f72f40">RCC_FLAG_HSI48RDY</a>) != 0U)</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>      {</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#ga74c428476bf09522ab368920c9743fd2">HSI48_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        {</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>        }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>      }</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    }</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  }</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="comment">/*------------------------------ LSE Configuration -------------------------*/</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>) &amp; <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>) == <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>)</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  {</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>));</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    <span class="comment">/* Enable write access to Backup domain */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <span class="comment">/* Wait for Backup domain Write protection disable */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>) == 0U)</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    {</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>      <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>      {</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>      }</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    }</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <span class="comment">/* Set the new LSE configuration -----------------------------------------*/</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="comment">/* Check the LSE State */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>) != <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>)</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    {</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>      <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      <span class="comment">/* Wait till LSE is ready */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>) == 0U)</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      {</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>        {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>        }</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>      }</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    }</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    {</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>      <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>      <span class="comment">/* Wait till LSE is disabled */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>) != 0U)</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>      {</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>        <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>        {</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>        }</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      }</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    }</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  }</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="comment">/*-------------------------------- PLL Configuration -----------------------*/</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>));</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordflow">if</span> ((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>) != <a class="code hl_define" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>)</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  {</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    <span class="comment">/* Check if the PLL is used as system clock or not */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>() != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    {</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      <span class="keywordflow">if</span>((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>) == <a class="code hl_define" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>      {</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>        <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>));</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga99e364438d03030e80e9ddcc2f964509">IS_RCC_PLLRGE_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a7175400cda0e366abd960394d52905db">PLLRGE</a>));</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga839a2381e5e15dabdbd859c14a0fe3d2">IS_RCC_PLLVCO_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ac2fdb3d3270549f0d2c3be2d0af676e1">PLLVCOSEL</a>));</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a>));</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a>));</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a>));</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a>));</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga73abbfc3c2f9e5e3621a6d8321c88c3b">IS_RCC_PLLR_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445">PLLR</a>));</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>        <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a50ac04466d7fd9e74f833e825970ab37">PLLFRACN</a>));</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>        <span class="comment">/* Disable the main PLL. */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>();</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>        <span class="comment">/* Wait till PLL is disabled */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>) != 0U)</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>        {</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>          {</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>          }</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        <span class="comment">/* Configure the main PLL clock source, multiplication and division factors. */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga69b310a74311ec6719ab9463ecaebcb9">__HAL_RCC_PLL_CONFIG</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>,</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                             RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a>,</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                             RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a>,</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                             RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a>,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                             RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a>,</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                             RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445">PLLR</a>);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>         <span class="comment">/* Disable PLLFRACN . */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#gad7afed1d1075825e286f7880b8f72dd1">__HAL_RCC_PLLFRACN_DISABLE</a>();</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>         <span class="comment">/* Configure PLL PLL1FRACN */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#gaa7662098d7459db3e7888ed8e60c88c6">__HAL_RCC_PLLFRACN_CONFIG</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a50ac04466d7fd9e74f833e825970ab37">PLLFRACN</a>);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>        <span class="comment">/* Select PLL1 input reference frequency range: VCI */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3c75fa8ed4bf3c61dd2ac24b41da6f6d">__HAL_RCC_PLL_VCIRANGE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a7175400cda0e366abd960394d52905db">PLLRGE</a>) ;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>        <span class="comment">/* Select PLL1 output frequency range : VCO */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga1cfc604e0630d8556dd383cf3d50b9e8">__HAL_RCC_PLL_VCORANGE</a>(RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ac2fdb3d3270549f0d2c3be2d0af676e1">PLLVCOSEL</a>) ;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>        <span class="comment">/* Enable PLL System Clock output. */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#gaf14f5e060d1cd0eefbdea80b8701819c">RCC_PLL1_DIVP</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>        <span class="comment">/* Enable PLL1Q Clock output. */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>        <span class="comment">/* Enable PLL1R  Clock output. */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga2832fd9d69e723c0f667fe8f08863e0d">RCC_PLL1_DIVR</a>);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>        <span class="comment">/* Enable PLL1FRACN . */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>         <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga55ff917129b4eafb127d90ba35a0ce0e">__HAL_RCC_PLLFRACN_ENABLE</a>();</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>        <span class="comment">/* Enable the main PLL. */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>();</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>        <span class="comment">/* Wait till PLL is ready */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>) == 0U)</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>        {</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>          {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>          }</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>        }</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      }</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>      {</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>        <span class="comment">/* Disable the main PLL. */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>();</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>        <span class="comment">/* Wait till PLL is disabled */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>) != 0U)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>          {</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>          }</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        }</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>      }</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    }</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    {</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      <span class="comment">/* Do not return HAL_ERROR if request repeats the current configuration */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>      temp1_pllckcfg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>      temp2_pllckcfg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>      <span class="keywordflow">if</span>(((RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>) == <a class="code hl_define" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>) ||</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>     (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp1_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>) != RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>) ||</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>         ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp1_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5cf6e351f10e2475f3cac59aee1ab2b">RCC_PLLCKSELR_DIVM1_Pos</a>) != RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a>) ||</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>         (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp2_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) != (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a> - 1U)) ||</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>         ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp2_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43126098be00476839be9484ea13ad56">RCC_PLL1DIVR_P1_Pos</a>) != (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a> - 1U)) ||</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>         ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp2_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac6965c5f2e17323730cd19e0f6aed913">RCC_PLL1DIVR_Q1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab782f45e0c011720d0cc26cfd640039b">RCC_PLL1DIVR_Q1_Pos</a>) != (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a> - 1U)) ||</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>         ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(temp2_pllckcfg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fb12b765200d5379ce6c31533bd7467">RCC_PLL1DIVR_R1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11cc8d7999de42224597805ae25e668e">RCC_PLL1DIVR_R1_Pos</a>) != (RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445">PLLR</a> - 1U)))</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>      {</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      }</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    }</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  }</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>}</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency)</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>{</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> halstatus;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  uint32_t common_system_clock;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>   <span class="comment">/* Check Null pointer */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="keywordflow">if</span>(RCC_ClkInitStruct == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  {</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  }</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>));</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions.html#gafcbd098d482318a622a58bf168547389">IS_FLASH_LATENCY</a>(FLatency));</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <span class="comment">/* To correctly read data from FLASH memory, the number of wait states (LATENCY)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">    must be correctly programmed according to the frequency of the CPU clock</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">    (HCLK) and the supply voltage of the device. */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="comment">/* Increasing the CPU frequency */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <span class="keywordflow">if</span>(FLatency &gt; <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>())</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  {</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a>(FLatency);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="comment">/* Check that the new number of wait states is taken into account to access the Flash</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">    memory by reading the FLASH_ACR register */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>() != FLatency)</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    {</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    }</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  }</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="comment">/* Increasing the BUS frequency divider */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="comment">/*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a>)</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#if defined (RCC_D1CFGR_D1PPRE)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>))</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>    {</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga4fac8fd59f31b2e9a55e49bf3664efd9">IS_RCC_D1PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>));</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    }</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDPPRE))</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    {</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga94982534527278010cd63b036d38557c">IS_RCC_CDPCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>));</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>);</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    }</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  }</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="comment">/*-------------------------- PCLK1 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>)</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  {</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#if defined (RCC_D2CFGR_D2PPRE1)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>))</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>    {</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    }</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE1))</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    {</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  }</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="comment">/*-------------------------- PCLK2 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>)</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  {</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#if defined(RCC_D2CFGR_D2PPRE2)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>))</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    {</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    }</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>     <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE2))</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>    {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    }</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  }</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <span class="comment">/*-------------------------- D3PCLK1 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>)</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  {</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#if defined(RCC_D3CFGR_D3PPRE)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>))</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    {</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1f858833fa3728e6e823d666c3d42ee4">IS_RCC_D3PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>));</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) );</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    }</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR &amp; RCC_SRDCFGR_SRDPPRE))</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>    {</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1f858833fa3728e6e823d666c3d42ee4">IS_RCC_D3PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>));</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) );</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>    }</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  }</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>   <span class="comment">/*-------------------------- HCLK Configuration --------------------------*/</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>)</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  {</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#if defined (RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>))</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    {</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>      <span class="comment">/* Set the new HCLK clock divider */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>));</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    }</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>        <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>) &gt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE))</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    {</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>      <span class="comment">/* Set the new HCLK clock divider */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>));</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    }</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  }</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    <span class="comment">/*------------------------- SYSCLK Configuration -------------------------*/</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>)</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    {</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga7c7dfc41a7f7f051286393bb468dabe0">IS_RCC_SYSCLK</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">SYSCLKDivider</a>));</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>));</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">SYSCLKDivider</a>);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">SYSCLKDivider</a>);</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>      <span class="comment">/* HSE is selected as System Clock Source */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>      <span class="keywordflow">if</span>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a> == <a class="code hl_define" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>)</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>      {</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>        <span class="comment">/* Check the HSE ready flag */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) == 0U)</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>        {</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>        }</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>      }</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>      <span class="comment">/* PLL is selected as System Clock Source */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a> == <a class="code hl_define" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>      {</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>        <span class="comment">/* Check the PLL ready flag */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>) == 0U)</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>        {</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>        }</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>      }</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <span class="comment">/* CSI is selected as System Clock Source */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a> == <a class="code hl_define" href="group___r_c_c___system___clock___source.html#ga89be13498e06c34be6cde9c9b8ff88be">RCC_SYSCLKSOURCE_CSI</a>)</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>      {</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>        <span class="comment">/* Check the PLL ready flag */</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a>) == 0U)</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>        {</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>        }</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>      }</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>      <span class="comment">/* HSI is selected as System Clock Source */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      {</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>        <span class="comment">/* Check the HSI ready flag */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>) == 0U)</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>        {</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>        }</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>      }</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>      tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        <span class="keywordflow">while</span> (<a class="code hl_define" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>() !=  (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a> &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>))</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>        {</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>          {</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>            <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>          }</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>        }</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    }</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>    <span class="comment">/* Decreasing the BUS frequency divider */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>   <span class="comment">/*-------------------------- HCLK Configuration --------------------------*/</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  {</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#if defined(RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>))</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    {</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      <span class="comment">/* Set the new HCLK clock divider */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>));</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    }</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE))</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    {</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>      <span class="comment">/* Set the new HCLK clock divider */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>));</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>);</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    }</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  }</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="comment">/* Decreasing the number of wait states because of lower CPU frequency */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordflow">if</span>(FLatency &lt; <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>())</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  {</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    <a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a>(FLatency);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <span class="comment">/* Check that the new number of wait states is taken into account to access the Flash</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">    memory by reading the FLASH_ACR register */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a>() != FLatency)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    {</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>    }</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> }</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <span class="comment">/*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a>)</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> {</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1PPRE)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>))</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>   {</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga4fac8fd59f31b2e9a55e49bf3664efd9">IS_RCC_D1PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>));</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>);</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>   }</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDPPRE))</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>   {</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga94982534527278010cd63b036d38557c">IS_RCC_CDPCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>));</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a>);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>   }</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> }</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="comment">/*-------------------------- PCLK1 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>)</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> {</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#if defined(RCC_D2CFGR_D2PPRE1)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>))</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>   {</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>   }</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE1))</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>   {</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>));</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>   }</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> }</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="comment">/*-------------------------- PCLK2 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>)</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> {</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#if defined (RCC_D2CFGR_D2PPRE2)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>))</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>   {</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>   }</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE2))</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>   {</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>));</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>   }</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> }</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="comment">/*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> <span class="keywordflow">if</span>(((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>) &amp; <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>) == <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>)</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> {</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#if defined(RCC_D3CFGR_D3PPRE)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>))</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>   {</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1f858833fa3728e6e823d666c3d42ee4">IS_RCC_D3PCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>));</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) );</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>   }</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>   <span class="keywordflow">if</span>((RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) &lt; (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR &amp; RCC_SRDCFGR_SRDPPRE))</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>   {</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>     <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga1842759b9678d7a014294edd5a9813fa">IS_RCC_SRDPCLK1</a>(RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>));</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>     <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a>) );</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>   }</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> }</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <span class="comment">/* Update the SystemCoreClock global variable */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a>]) &amp; 0x1FU);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE)&gt;&gt; RCC_CDCFGR1_CDCPRE_Pos]) &amp; 0x1FU);</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#if defined(RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE)&gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = common_system_clock;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <span class="comment">/* Configure the source of time base considering new system clocks settings*/</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  halstatus = <a class="code hl_function" href="group___h_a_l.html#ga879cdb21ef051eb81ec51c18147397d5">HAL_InitTick</a> (<a class="code hl_variable" href="group___h_a_l___exported___variables.html#ga3000c5e83924ed2debb1849c738d4be2">uwTickPrio</a>);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  <span class="keywordflow">return</span> halstatus;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>}</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>{</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <a class="code hl_struct" href="struct_g_p_i_o___init_type_def.html">GPIO_InitTypeDef</a> GPIO_InitStruct;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</a>(RCC_MCOx));</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a>(RCC_MCODiv));</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="comment">/* RCC_MCO1 */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="keywordflow">if</span>(RCC_MCOx == <a class="code hl_define" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>)</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  {</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(RCC_MCOSource));</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>    <span class="comment">/* MCO1 Clock Enable */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    MCO1_CLK_ENABLE();</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    <span class="comment">/* Configure the MCO1 pin in alternate function mode */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b">Pin</a> = MCO1_PIN;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> = <a class="code hl_define" href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a>;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#ad04b2041f59d32492ec36a891418f3fd">Speed</a> = <a class="code hl_define" href="group___g_p_i_o__speed__define.html#ga1944cf10e2ab172810d38b681d40b771">GPIO_SPEED_FREQ_VERY_HIGH</a>;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26">Pull</a> = <a class="code hl_define" href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a>;</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a9a352764836bb14ec56a94f77697b52d">Alternate</a> = <a class="code hl_define" href="group___g_p_i_o___alternate__function__selection.html#ga2c2c2ebb2b09db35be06740566eeda5d">GPIO_AF0_MCO</a>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <a class="code hl_function" href="group___g_p_i_o___exported___functions___group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(MCO1_GPIO_PORT, &amp;GPIO_InitStruct);</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <span class="comment">/* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>), (RCC_MCOSource | RCC_MCODiv));</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  }</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  {</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(RCC_MCOSource));</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <span class="comment">/* MCO2 Clock Enable */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    MCO2_CLK_ENABLE();</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <span class="comment">/* Configure the MCO2 pin in alternate function mode */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b">Pin</a> = MCO2_PIN;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> = <a class="code hl_define" href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#ad04b2041f59d32492ec36a891418f3fd">Speed</a> = <a class="code hl_define" href="group___g_p_i_o__speed__define.html#ga1944cf10e2ab172810d38b681d40b771">GPIO_SPEED_FREQ_VERY_HIGH</a>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26">Pull</a> = <a class="code hl_define" href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>    GPIO_InitStruct.<a class="code hl_variable" href="struct_g_p_i_o___init_type_def.html#a9a352764836bb14ec56a94f77697b52d">Alternate</a> = <a class="code hl_define" href="group___g_p_i_o___alternate__function__selection.html#ga2c2c2ebb2b09db35be06740566eeda5d">GPIO_AF0_MCO</a>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>    <a class="code hl_function" href="group___g_p_i_o___exported___functions___group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(MCO2_GPIO_PORT, &amp;GPIO_InitStruct);</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span> </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <span class="comment">/* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>), (RCC_MCOSource | (RCC_MCODiv &lt;&lt; 7U)));</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  }</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>}</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>{</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a>) ;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>}</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>{</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a>);</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>}</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>uint32_t <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>{</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  float_t fracn1, pllvco;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  uint32_t sysclockfreq;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  {</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>   <span class="keywordflow">if</span> (<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>) != 0U)</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>      {</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>        sysclockfreq = (uint32_t) (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>      }</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>      {</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>        sysclockfreq = (uint32_t) <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>      }</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a>:  <span class="comment">/* CSI used as system clock  source */</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    sysclockfreq = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    sysclockfreq = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>:  <span class="comment">/* PLL1 used as system clock  source */</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">    SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">    */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    pllm = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a>)&gt;&gt; 4)  ;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    pllfracen = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt; PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a>)&gt;&gt;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f985e5e3a1e28f4846f41378e38a1a4">RCC_PLLCFGR_PLL1FRACEN_Pos</a>);</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    fracn1 = (float_t)(uint32_t)(pllfracen* ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span> </div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>    <span class="keywordflow">if</span> (pllm != 0U)</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    {</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>      {</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>       <span class="keywordflow">if</span> (<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>) != 0U)</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>        {</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>          hsivalue= (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>        }</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        {</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>          pllvco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>        }</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a>:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>        pllvco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>        pllvco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>        pllvco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>      }</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>      pllp = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a>) &gt;&gt;9) + 1U ) ;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    }</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>    {</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>      sysclockfreq = 0U;</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    }</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>    sysclockfreq = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  }</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">return</span> sysclockfreq;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>}</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>uint32_t <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>{</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>uint32_t common_system_clock;</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a>] &amp; 0x1FU);</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE)&gt;&gt; RCC_CDCFGR1_CDCPRE_Pos] &amp; 0x1FU);</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#if defined(RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE)&gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = common_system_clock;</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>}</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>uint32_t <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>{</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#if defined (RCC_D2CFGR_D2PPRE1)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  <span class="comment">/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab3a2479508b83b86cd2a4c4eaadddda9">RCC_D2CFGR_D2PPRE1_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> <span class="comment">/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE1)&gt;&gt; RCC_CDCFGR2_CDPPRE1_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>}</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>uint32_t <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>{</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="comment">/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#if defined(RCC_D2CFGR_D2PPRE2)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeac92f6b43a8f2af36a5cf445de9e6d9">RCC_D2CFGR_D2PPRE2_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE2)&gt;&gt; RCC_CDCFGR2_CDPPRE2_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>}</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct)</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>{</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>  <span class="comment">/* Set all possible values for the Oscillator type parameter ---------------*/</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a> = <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a> | <a class="code hl_define" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a> | <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga6c622a0350a09009f47653935364a911">RCC_OSCILLATORTYPE_CSI</a> | \</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>                                      <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a> | <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>| <a class="code hl_define" href="group___r_c_c___oscillator___type.html#ga0dd3e581c81f5044ff0865a5e20eb77b">RCC_OSCILLATORTYPE_HSI48</a>;</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>  <span class="comment">/* Get the HSE configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#if defined(RCC_CR_HSEEXT)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | RCC_CR_HSEEXT)) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>)</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  {</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>;</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  }</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | RCC_CR_HSEEXT)) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | RCC_CR_HSEEXT))</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  {</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = RCC_HSE_BYPASS_DIGITAL;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>  }</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  {</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  }</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  {</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>;</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  }</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>)</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  {</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>;</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  }</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  {</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>;</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  }</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a> = <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>;</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  }</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_HSEEXT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>   <span class="comment">/* Get the CSI configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  {</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">CSIState</a> = <a class="code hl_define" href="group___r_c_c___c_s_i___config.html#gacd0c6e9d10d8d059ab7915a45176e423">RCC_CSI_ON</a>;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  }</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  {</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">CSIState</a> = <a class="code hl_define" href="group___r_c_c___c_s_i___config.html#ga484f6b4b798edd46671980a25ae00e72">RCC_CSI_OFF</a>;</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  }</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#if defined(RCC_VER_X)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <span class="keywordflow">if</span>(<a class="code hl_function" href="group___h_a_l.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a>() &lt;= <a class="code hl_define" href="group___r_e_v___i_d.html#ga498b4d7f48050305fc773434d2ccfc96">REV_ID_Y</a>)</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  {</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk) &gt;&gt; HAL_RCC_REV_Y_CSITRIM_Pos);</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  }</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  {</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a>);</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  }</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span> RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">CSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a>);</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_VER_X*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <span class="comment">/* Get the HSI configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  {</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a> = <a class="code hl_define" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>;</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>  }</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  {</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a> = <a class="code hl_define" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>;</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  }</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#if defined(RCC_VER_X)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <span class="keywordflow">if</span>(<a class="code hl_function" href="group___h_a_l.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a>() &lt;= <a class="code hl_define" href="group___r_e_v___i_d.html#ga498b4d7f48050305fc773434d2ccfc96">REV_ID_Y</a>)</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  {</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk) &gt;&gt; HAL_RCC_REV_Y_HSITRIM_Pos);</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  }</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  {</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  }</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_VER_X*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <span class="comment">/* Get the LSE configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#if defined(RCC_BDCR_LSEEXT)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>|RCC_BDCR_LSEEXT)) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>)</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  {</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>;</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>  }</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>|RCC_BDCR_LSEEXT)) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>|RCC_BDCR_LSEEXT))</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  {</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = RCC_LSE_BYPASS_DIGITAL;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  }</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>)</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  {</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>  }</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  {</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  }</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>)</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  {</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  }</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>)</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  {</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  }</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  {</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  }</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_BDCR_LSEEXT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  <span class="comment">/* Get the LSI configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  {</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a> = <a class="code hl_define" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>;</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  }</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  {</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a> = <a class="code hl_define" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>;</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  }</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  <span class="comment">/* Get the HSI48 configuration ---------------------------------------------*/</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>)</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  {</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#aaba578c1921a07e6421d9c1166d84854">HSI48State</a> = <a class="code hl_define" href="group___r_c_c___h_s_i48___config.html#gabfc9b19a84e1ac8bee6ff607afc10b0d">RCC_HSI48_ON</a>;</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  }</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  {</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#aaba578c1921a07e6421d9c1166d84854">HSI48State</a> = <a class="code hl_define" href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a>;</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  }</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  <span class="comment">/* Get the PLL configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  {</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a> = <a class="code hl_define" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>;</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  }</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  {</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a> = <a class="code hl_define" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>;</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  }</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5cf6e351f10e2475f3cac59aee1ab2b">RCC_PLLCKSELR_DIVM1_Pos</a>);</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab5310890de9acde35c16f1806fb11562">RCC_PLL1DIVR_N1_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445">PLLR</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fb12b765200d5379ce6c31533bd7467">RCC_PLL1DIVR_R1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11cc8d7999de42224597805ae25e668e">RCC_PLL1DIVR_R1_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43126098be00476839be9484ea13ad56">RCC_PLL1DIVR_P1_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac6965c5f2e17323730cd19e0f6aed913">RCC_PLL1DIVR_Q1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab782f45e0c011720d0cc26cfd640039b">RCC_PLL1DIVR_Q1_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a7175400cda0e366abd960394d52905db">PLLRGE</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3c12993eb7784047984425fd50589f9">RCC_PLLCFGR_PLL1RGE</a>));</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ac2fdb3d3270549f0d2c3be2d0af676e1">PLLVCOSEL</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6b4721f452904f3d6b746023e56b52ea">RCC_PLLCFGR_PLL1VCOSEL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8e8faa04f9cc0484eda685f35fa9282">RCC_PLLCFGR_PLL1VCOSEL_Pos</a>);</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  RCC_OscInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a50ac04466d7fd9e74f833e825970ab37">PLLFRACN</a> = (uint32_t)(((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43aff0df2354bc2b16c810793d8a94bd">RCC_PLL1FRACR_FRACN1_Pos</a>));</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>}</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency)</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>{</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  <span class="comment">/* Set all possible values for the Clock type parameter --------------------*/</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a> = <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a> | <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a> | <a class="code hl_define" href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a> | <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a> |</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>                                 <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a> |  <a class="code hl_define" href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a>  ;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span> </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="comment">/* Get the SYSCLK configuration --------------------------------------------*/</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>);</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  <span class="comment">/* Get the SYSCLK configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">SYSCLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>);</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="comment">/* Get the D1HCLK configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>);</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="comment">/* Get the APB3 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="comment">/* Get the APB1 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a>);</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="comment">/* Get the APB2 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a>);</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <span class="comment">/* Get the APB4 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  <span class="comment">/* Get the SYSCLK configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">SYSCLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  <span class="comment">/* Get the D1HCLK configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="comment">/* Get the APB3 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">APB3CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDPPRE);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <span class="comment">/* Get the APB1 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE1);</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  <span class="comment">/* Get the APB2 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 &amp; RCC_CDCFGR2_CDPPRE2);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <span class="comment">/* Get the APB4 configuration ----------------------------------------------*/</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  RCC_ClkInitStruct-&gt;<a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">APB4CLKDivider</a> = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR &amp; RCC_SRDCFGR_SRDPPRE);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="comment">/* Get the Flash Wait State (Latency) configuration ------------------------*/</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  *pFLatency = (uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>}</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>{</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="comment">/* Check RCC CSSF flag  */</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>))</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  {</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>    <span class="comment">/* RCC Clock Security System interrupt user callback */</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>    <a class="code hl_define" href="group___h_a_l___r_c_c___aliased.html#gaf922427772f235d505406232d98de18c">HAL_RCC_CCSCallback</a>();</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>    <span class="comment">/* Clear RCC CSS pending bit */</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>);</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  }</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>}</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>__weak <span class="keywordtype">void</span> <a class="code hl_define" href="group___h_a_l___r_c_c___aliased.html#gaf922427772f235d505406232d98de18c">HAL_RCC_CCSCallback</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>{</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  <span class="comment">/* NOTE : This function Should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">            the HAL_RCC_CCSCallback could be implemented in the user file</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">   */</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>}</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span> </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_RCC_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00203">stm32h7xx.h:203</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga1378fbdda39f40b85420df55f41460ef"><div class="ttname"><a href="group___exported__macros.html#ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</a></div><div class="ttdeci">#define CLEAR_REG(REG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00207">stm32h7xx.h:207</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00201">stm32h7xx.h:201</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00209">stm32h7xx.h:209</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00205">stm32h7xx.h:205</a></div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gaa537e44d74ce35ff5bfef80edf03f895"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_GET_LATENCY()</div><div class="ttdoc">Get the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__flash_8h_source.html#l00506">stm32h7xx_hal_flash.h:506</a></div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gac1c9f459b798cc3700b90a6245df5a1a"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_SET_LATENCY(__LATENCY__)</div><div class="ttdoc">Set the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__flash_8h_source.html#l00498">stm32h7xx_hal_flash.h:498</a></div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions_html_gafcbd098d482318a622a58bf168547389"><div class="ttname"><a href="group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions.html#gafcbd098d482318a622a58bf168547389">IS_FLASH_LATENCY</a></div><div class="ttdeci">#define IS_FLASH_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__flash__ex_8h_source.html#l00887">stm32h7xx_hal_flash_ex.h:887</a></div></div>
<div class="ttc" id="agroup___g_p_i_o___alternate__function__selection_html_ga2c2c2ebb2b09db35be06740566eeda5d"><div class="ttname"><a href="group___g_p_i_o___alternate__function__selection.html#ga2c2c2ebb2b09db35be06740566eeda5d">GPIO_AF0_MCO</a></div><div class="ttdeci">#define GPIO_AF0_MCO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio__ex_8h_source.html#l00054">stm32h7xx_hal_gpio_ex.h:54</a></div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___functions___group1_html_ga41bda93b6dd639e4905fdb1454eff98e"><div class="ttname"><a href="group___g_p_i_o___exported___functions___group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a></div><div class="ttdeci">void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga526c72c5264316fc05c775b6cad4aa6a"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a></div><div class="ttdeci">#define GPIO_MODE_AF_PP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00122">stm32h7xx_hal_gpio.h:122</a></div></div>
<div class="ttc" id="agroup___g_p_i_o__pull__define_html_ga5c2862579882c1cc64e36d38fbd07a4c"><div class="ttname"><a href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a></div><div class="ttdeci">#define GPIO_NOPULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00154">stm32h7xx_hal_gpio.h:154</a></div></div>
<div class="ttc" id="agroup___g_p_i_o__speed__define_html_ga1944cf10e2ab172810d38b681d40b771"><div class="ttname"><a href="group___g_p_i_o__speed__define.html#ga1944cf10e2ab172810d38b681d40b771">GPIO_SPEED_FREQ_VERY_HIGH</a></div><div class="ttdeci">#define GPIO_SPEED_FREQ_VERY_HIGH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00145">stm32h7xx_hal_gpio.h:145</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___variables_html_ga3000c5e83924ed2debb1849c738d4be2"><div class="ttname"><a href="group___h_a_l___exported___variables.html#ga3000c5e83924ed2debb1849c738d4be2">uwTickPrio</a></div><div class="ttdeci">uint32_t uwTickPrio</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00072">stm32h7xx_hal.c:72</a></div></div>
<div class="ttc" id="agroup___h_a_l___r_c_c___aliased_html_gaf922427772f235d505406232d98de18c"><div class="ttname"><a href="group___h_a_l___r_c_c___aliased.html#gaf922427772f235d505406232d98de18c">HAL_RCC_CCSCallback</a></div><div class="ttdeci">#define HAL_RCC_CCSCallback</div><div class="ttdef"><b>Definition:</b> <a href="stm32__hal__legacy_8h_source.html#l02251">stm32_hal_legacy.h:2251</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_ga879cdb21ef051eb81ec51c18147397d5"><div class="ttname"><a href="group___h_a_l.html#ga879cdb21ef051eb81ec51c18147397d5">HAL_InitTick</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)</div><div class="ttdoc">This function configures the source of the time base. The time source is configured to have 1ms time ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00262">stm32h7xx_hal.c:262</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gae051ef9e932404b21f5877c7186406b8"><div class="ttname"><a href="group___h_a_l.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a></div><div class="ttdeci">uint32_t HAL_GetREVID(void)</div><div class="ttdoc">Returns the device revision identifier.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00465">stm32h7xx_hal.c:465</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00338">stm32h7xx_hal.c:338</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15162">stm32h743xx.h:15162</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga022248a1167714f4d847b89243dc5244"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a></div><div class="ttdeci">#define RCC_CFGR_MCO2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14543">stm32h743xx.h:14543</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14028">stm32h743xx.h:14028</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ba177d0fbfd72b748225f350e18dbb0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ba177d0fbfd72b748225f350e18dbb0">RCC_PLLCKSELR_DIVM3_5</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM3_5</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14754">stm32h743xx.h:14754</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14465">stm32h743xx.h:14465</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11cc8d7999de42224597805ae25e668e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11cc8d7999de42224597805ae25e668e">RCC_PLL1DIVR_R1_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_R1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14841">stm32h743xx.h:14841</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga156ad49f4491b54e9c1bd6029814a03d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1PPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14588">stm32h743xx.h:14588</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14478">stm32h743xx.h:14478</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e0cbb42400ca201719e4c9c70872a62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e0cbb42400ca201719e4c9c70872a62">RCC_PLLCKSELR_PLLSRC_CSI</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14718">stm32h743xx.h:14718</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e0e0b8eb91ca44747c20f77808c2bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_N1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14834">stm32h743xx.h:14834</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a></div><div class="ttdeci">#define RCC_CR_HSIDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14314">stm32h743xx.h:14314</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga210c926d535d7c2623293eeaa2d80fa2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14406">stm32h743xx.h:14406</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23171ca70972a106109a6e0804385ec5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a></div><div class="ttdeci">#define RCC_CFGR_MCO1PRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14527">stm32h743xx.h:14527</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga24fa002379ec3fd9063457f412250327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a></div><div class="ttdeci">#define RCC_CR_PLL2RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14371">stm32h743xx.h:14371</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga250f64c1041b823f2bd5dbbb4c54a2d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a></div><div class="ttdeci">#define RCC_CR_PLL2ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14368">stm32h743xx.h:14368</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26eb4a66eeff0ba17e9d2a06cf937ca4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a></div><div class="ttdeci">#define RCC_CFGR_MCO1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14520">stm32h743xx.h:14520</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga284e67aeb169d8333cb135a1a9a22672"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_P1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14837">stm32h743xx.h:14837</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3540a30f12c991c09836c93c80f4162c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14609">stm32h743xx.h:14609</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga36cbfbda9151a0d8953f3460e07a95db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a></div><div class="ttdeci">#define RCC_CR_PLL1RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14365">stm32h743xx.h:14365</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c42706b17047912b1a38f9805c96cfb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14715">stm32h743xx.h:14715</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ea07157abac14618b2ac3f2e9bfa9b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a></div><div class="ttdeci">#define RCC_CR_PLL3RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14377">stm32h743xx.h:14377</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4142773cbc937f72e59f77ea1b8128c2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14408">stm32h743xx.h:14408</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga43126098be00476839be9484ea13ad56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43126098be00476839be9484ea13ad56">RCC_PLL1DIVR_P1_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_P1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14835">stm32h743xx.h:14835</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga43aff0df2354bc2b16c810793d8a94bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43aff0df2354bc2b16c810793d8a94bd">RCC_PLL1FRACR_FRACN1_Pos</a></div><div class="ttdeci">#define RCC_PLL1FRACR_FRACN1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14846">stm32h743xx.h:14846</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4cad9a81f5c5544f46c742ae1aa64ae2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a></div><div class="ttdeci">#define RCC_CR_PLL1ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14362">stm32h743xx.h:14362</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15168">stm32h743xx.h:15168</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga575ca1449a059bb26ab0b0b55db24311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14713">stm32h743xx.h:14713</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga62d7520bd8319bbd736bdce7fcd14abd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14728">stm32h743xx.h:14728</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14483">stm32h743xx.h:14483</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6b4721f452904f3d6b746023e56b52ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6b4721f452904f3d6b746023e56b52ea">RCC_PLLCFGR_PLL1VCOSEL</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1VCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14763">stm32h743xx.h:14763</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6de51f5da38ab55c706f56483365e71c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6de51f5da38ab55c706f56483365e71c">RCC_PLLCKSELR_DIVM1_5</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1_5</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14734">stm32h743xx.h:14734</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga776d54497552ddb777f9bb98a1c6af24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14486">stm32h743xx.h:14486</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e7f10468741ab47dc34808af0e49b2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a></div><div class="ttdeci">#define RCC_CR_PLL3ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14374">stm32h743xx.h:14374</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fb12b765200d5379ce6c31533bd7467"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fb12b765200d5379ce6c31533bd7467">RCC_PLL1DIVR_R1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_R1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14843">stm32h743xx.h:14843</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15198">stm32h743xx.h:15198</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga841b37f161d57def8ced6cd757ab0461"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14453">stm32h743xx.h:14453</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14351">stm32h743xx.h:14351</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c6b1922986a9444c5835cb0f9de4be5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a></div><div class="ttdeci">#define RCC_D3CFGR_D3PPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14690">stm32h743xx.h:14690</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8e97bd359d67e08994fb0ecb47f35329"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a></div><div class="ttdeci">#define FLASH_LATENCY_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l10660">stm32h743xx.h:10660</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f985e5e3a1e28f4846f41378e38a1a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f985e5e3a1e28f4846f41378e38a1a4">RCC_PLLCFGR_PLL1FRACEN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1FRACEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14758">stm32h743xx.h:14758</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9224f51c8ff898d674651e0d1f42cb17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14484">stm32h743xx.h:14484</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga960b9d04afa68703b8bca77c5c02b4df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14552">stm32h743xx.h:14552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9b9e08fe998be57d919692e3f548908c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14451">stm32h743xx.h:14451</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14311">stm32h743xx.h:14311</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14354">stm32h743xx.h:14354</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14308">stm32h743xx.h:14308</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2df1b5326f40b5b6cbfd2fe94924252"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2df1b5326f40b5b6cbfd2fe94924252">RCC_PLLCKSELR_DIVM2_5</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM2_5</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14744">stm32h743xx.h:14744</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab37ebc780e5ce2006ace8919baaae06a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab37ebc780e5ce2006ace8919baaae06a">RCC_D2CFGR_D2PPRE2</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14667">stm32h743xx.h:14667</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3a2479508b83b86cd2a4c4eaadddda9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3a2479508b83b86cd2a4c4eaadddda9">RCC_D2CFGR_D2PPRE1_Pos</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14643">stm32h743xx.h:14643</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab5310890de9acde35c16f1806fb11562"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab5310890de9acde35c16f1806fb11562">RCC_PLL1DIVR_N1_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_N1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14832">stm32h743xx.h:14832</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab782f45e0c011720d0cc26cfd640039b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab782f45e0c011720d0cc26cfd640039b">RCC_PLL1DIVR_Q1_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_Q1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14838">stm32h743xx.h:14838</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab79d13a977d5b0c2e132b4939663158d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a></div><div class="ttdeci">#define RCC_CFGR_SWS_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14476">stm32h743xx.h:14476</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3e57fce1733b4a53b9478a7d0e36e00"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3e57fce1733b4a53b9478a7d0e36e00">RCC_PLLCKSELR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14721">stm32h743xx.h:14721</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac6965c5f2e17323730cd19e0f6aed913"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac6965c5f2e17323730cd19e0f6aed913">RCC_PLL1DIVR_Q1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_Q1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14840">stm32h743xx.h:14840</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac82238a861d7c3fb32a66b060216c2d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a></div><div class="ttdeci">#define RCC_CR_CSSHSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14357">stm32h743xx.h:14357</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8fd2c202c4be05550d6f177d5ce2b77"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8fd2c202c4be05550d6f177d5ce2b77">RCC_HSICFGR_HSITRIM_6</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM_6</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14415">stm32h743xx.h:14415</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaca95d519a1d398b417e5ce4b3fd14c51"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a></div><div class="ttdeci">#define RCC_CR_HSI48ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14334">stm32h743xx.h:14334</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacccc906cb3df07252188f3f032dab36a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14760">stm32h743xx.h:14760</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14382">stm32h743xx.h:14382</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad3c12993eb7784047984425fd50589f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3c12993eb7784047984425fd50589f9">RCC_PLLCFGR_PLL1RGE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1RGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14766">stm32h743xx.h:14766</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad5cf6e351f10e2475f3cac59aee1ab2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad5cf6e351f10e2475f3cac59aee1ab2b">RCC_PLLCKSELR_DIVM1_Pos</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14726">stm32h743xx.h:14726</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14348">stm32h743xx.h:14348</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadfc0b703ac99ca7cbbb12cd785b2d836"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadfc0b703ac99ca7cbbb12cd785b2d836">RCC_D2CFGR_D2PPRE1</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14645">stm32h743xx.h:14645</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14485">stm32h743xx.h:14485</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae387252f29b6f98cc1fffc4fa0719b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a></div><div class="ttdeci">#define RCC_CFGR_MCO2PRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14535">stm32h743xx.h:14535</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae3b501eadb2c4fd9aa2a9c32502e5653"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a></div><div class="ttdeci">#define RCC_CR_CSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14325">stm32h743xx.h:14325</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeac92f6b43a8f2af36a5cf445de9e6d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeac92f6b43a8f2af36a5cf445de9e6d9">RCC_D2CFGR_D2PPRE2_Pos</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14665">stm32h743xx.h:14665</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l10667">stm32h743xx.h:10667</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeffe166d187ebffffc8a3d6cbee864ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a></div><div class="ttdeci">#define RCC_PLL1FRACR_FRACN1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14848">stm32h743xx.h:14848</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf075091ec4a9333ce9b1f9e0ae70f157"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14607">stm32h743xx.h:14607</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf1ce8304061c77e829afaa5f2abc4711"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a></div><div class="ttdeci">#define RCC_CR_CSIKERON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14331">stm32h743xx.h:14331</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf3fcb8d0f9b48b602b94bd55c31bdda4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a></div><div class="ttdeci">#define RCC_CR_HSIDIVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14322">stm32h743xx.h:14322</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14305">stm32h743xx.h:14305</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8e8faa04f9cc0484eda685f35fa9282"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8e8faa04f9cc0484eda685f35fa9282">RCC_PLLCFGR_PLL1VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1VCOSEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14761">stm32h743xx.h:14761</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf921ff3e34351696bdd78d5302c47f02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14550">stm32h743xx.h:14550</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafb4c5ba1c2b4a8793405eb9019194268"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb4c5ba1c2b4a8793405eb9019194268">RCC_RSR_RMVF</a></div><div class="ttdeci">#define RCC_RSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l16239">stm32h743xx.h:16239</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02459">stm32h743xx.h:2459</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02524">stm32h743xx.h:2524</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02525">stm32h743xx.h:2525</a></div></div>
<div class="ttc" id="agroup___r_c_c___c_s_i___config_html_ga484f6b4b798edd46671980a25ae00e72"><div class="ttname"><a href="group___r_c_c___c_s_i___config.html#ga484f6b4b798edd46671980a25ae00e72">RCC_CSI_OFF</a></div><div class="ttdeci">#define RCC_CSI_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00242">stm32h7xx_hal_rcc.h:242</a></div></div>
<div class="ttc" id="agroup___r_c_c___c_s_i___config_html_gacd0c6e9d10d8d059ab7915a45176e423"><div class="ttname"><a href="group___r_c_c___c_s_i___config.html#gacd0c6e9d10d8d059ab7915a45176e423">RCC_CSI_ON</a></div><div class="ttdeci">#define RCC_CSI_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00243">stm32h7xx_hal_rcc.h:243</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga064f7d9878ecdc1d4852cba2b9e6a52e"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a></div><div class="ttdeci">void HAL_RCC_DisableCSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga0b407a9e7c3eda603326c29e57d065e4"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga0b407a9e7c3eda603326c29e57d065e4">__HAL_RCC_HSI_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_HSI_CONFIG(__STATE__)</div><div class="ttdoc">Enable or disable peripheral bus clock when D3 domain is in DRUN.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07133">stm32h7xx_hal_rcc.h:7133</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga0c0dc8bc0ef58703782f45b4e487c031"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07163">stm32h7xx_hal_rcc.h:7163</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga1cfc604e0630d8556dd383cf3d50b9e8"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga1cfc604e0630d8556dd383cf3d50b9e8">__HAL_RCC_PLL_VCORANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_VCORANGE(__RCC_PLL1VCORange__)</div><div class="ttdoc">Macro to select the PLL1 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07654">stm32h7xx_hal_rcc.h:7654</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga38ba86c735ee6c2c84eb4a3db654dd91"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga38ba86c735ee6c2c84eb4a3db654dd91">__HAL_RCC_CSI_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_CSI_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07237">stm32h7xx_hal_rcc.h:7237</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga3b91ed3c583825f511ad281054186fee"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLCLKOUT_ENABLE(__RCC_PLL1ClockOut__)</div><div class="ttdoc">Enables or disables each clock output (PLL_P_CLK, PLL_Q_CLK, PLL_R_CLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07537">stm32h7xx_hal_rcc.h:7537</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga3c75fa8ed4bf3c61dd2ac24b41da6f6d">__HAL_RCC_PLL_VCIRANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_VCIRANGE(__RCC_PLL1VCIRange__)</div><div class="ttdoc">Macro to select the PLL1 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07640">stm32h7xx_hal_rcc.h:7640</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga4f96095bb4acda60b7f66d5d927da181"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07294">stm32h7xx_hal_rcc.h:7294</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga54e1aa79a9bcfa75e52f2125d45ebb45"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a></div><div class="ttdeci">#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__)</div><div class="ttdoc">Macro Adjusts the Internal oscillator (CSI) calibration value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07266">stm32h7xx_hal_rcc.h:7266</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga55ff917129b4eafb127d90ba35a0ce0e"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga55ff917129b4eafb127d90ba35a0ce0e">__HAL_RCC_PLLFRACN_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLFRACN_ENABLE()</div><div class="ttdoc">Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07547">stm32h7xx_hal_rcc.h:7547</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga560de8b8991db4a296de878a7a8aa58b"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07293">stm32h7xx_hal_rcc.h:7293</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga69b310a74311ec6719ab9463ecaebcb9"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga69b310a74311ec6719ab9463ecaebcb9">__HAL_RCC_PLL_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLM1__, __PLLN1__, __PLLP1__, __PLLQ1__, __PLLR1__)</div><div class="ttdoc">Macro to configures the main PLL clock source, multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07593">stm32h7xx_hal_rcc.h:7593</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga718a6afcb1492cc2796be78445a7d5ab"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07518">stm32h7xx_hal_rcc.h:7518</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga7bccced288554b8598110b465701fad0"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a></div><div class="ttdeci">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__)</div><div class="ttdoc">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07193">stm32h7xx_hal_rcc.h:7193</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga8850afc9537ef7183af070aa77e26481"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a></div><div class="ttdeci">#define __HAL_RCC_GET_HSI_DIVIDER()</div><div class="ttdoc">Macro to get the HSI divider.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07145">stm32h7xx_hal_rcc.h:7145</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga93d851ecdcd6c910044b0533261945f3"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI48_ENABLE()</div><div class="ttdoc">Macro to enable or disable the Internal High Speed oscillator for USB (HSI48).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07216">stm32h7xx_hal_rcc.h:7216</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga963c000b8bce770c16acb68476919120"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga963c000b8bce770c16acb68476919120">__HAL_RCC_HSI48_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI48_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07218">stm32h7xx_hal_rcc.h:7218</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gaa3d98648399f15d02645ef84f6ca8e4b"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_HSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External High Speed oscillator (HSE).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07351">stm32h7xx_hal_rcc.h:7351</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gaa7662098d7459db3e7888ed8e60c88c6"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gaa7662098d7459db3e7888ed8e60c88c6">__HAL_RCC_PLLFRACN_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLFRACN_CONFIG(__RCC_PLL1FRACN__)</div><div class="ttdoc">Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07628">stm32h7xx_hal_rcc.h:7628</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gaa84c473d288b2cd3f4e651ffedb24bf2"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gaa84c473d288b2cd3f4e651ffedb24bf2">__HAL_RCC_CSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_CSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal oscillator (CSI).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07236">stm32h7xx_hal_rcc.h:7236</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gaaf196a2df41b0bcbc32745c2b218e696"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_ENABLE()</div><div class="ttdoc">Macros to enable or disable the main PLL.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07517">stm32h7xx_hal_rcc.h:7517</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gac99c2453d9e77c8b457acc0210e754c2"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SYSCLK_SOURCE()</div><div class="ttdoc">Macro to get the clock source used as system clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07667">stm32h7xx_hal_rcc.h:7667</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gad7afed1d1075825e286f7880b8f72dd1"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gad7afed1d1075825e286f7880b8f72dd1">__HAL_RCC_PLLFRACN_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLFRACN_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07549">stm32h7xx_hal_rcc.h:7549</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00667">stm32h7xx_hal_rcc.h:667</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga6b84dcd98a71967f9b7db70bd1d4fbf5"><div class="ttname"><a href="group___r_c_c___flag.html#ga6b84dcd98a71967f9b7db70bd1d4fbf5">RCC_FLAG_CSIRDY</a></div><div class="ttdeci">#define RCC_FLAG_CSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00653">stm32h7xx_hal_rcc.h:653</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga6e292483906a4b87c6edefa8c53366ea"><div class="ttname"><a href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a></div><div class="ttdeci">#define RCC_FLAG_HSIDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00652">stm32h7xx_hal_rcc.h:652</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga827d986723e7ce652fa733bb8184d216"><div class="ttname"><a href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a></div><div class="ttdeci">#define RCC_FLAG_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00651">stm32h7xx_hal_rcc.h:651</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga8c5e4992314d347597621bfe7ab10d72"><div class="ttname"><a href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a></div><div class="ttdeci">#define RCC_FLAG_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00675">stm32h7xx_hal_rcc.h:675</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gaac8daab93988feb4b8b4d9dfe4f72f40"><div class="ttname"><a href="group___r_c_c___flag.html#gaac8daab93988feb4b8b4d9dfe4f72f40">RCC_FLAG_HSI48RDY</a></div><div class="ttdeci">#define RCC_FLAG_HSI48RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00654">stm32h7xx_hal_rcc.h:654</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gac9fb963db446c16e46a18908f7fe1927"><div class="ttname"><a href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a></div><div class="ttdeci">#define RCC_FLAG_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00672">stm32h7xx_hal_rcc.h:672</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gaf82d8afb18d9df75db1d6c08b9c50046"><div class="ttname"><a href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a></div><div class="ttdeci">#define RCC_FLAG_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00668">stm32h7xx_hal_rcc.h:668</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga134af980b892f362c05ae21922cd828d"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a></div><div class="ttdeci">#define __HAL_RCC_GET_IT(__INTERRUPT__)</div><div class="ttdoc">Check the RCC's interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07852">stm32h7xx_hal_rcc.h:7852</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga9d8ab157f58045b8daf8136bee54f139"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__)</div><div class="ttdoc">Clear the RCC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07834">stm32h7xx_hal_rcc.h:7834</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_gae2d7d461630562bf2a2ddb31b1f96449"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_GET_FLAG(__FLAG__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07945">stm32h7xx_hal_rcc.h:7945</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00177">stm32h7xx_hal_rcc.h:177</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga5ca515db2d5c4d5bdb9ee3d154df2704"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a></div><div class="ttdeci">#define RCC_HSE_BYPASS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00179">stm32h7xx_hal_rcc.h:179</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_gabc4f70a44776c557af20496b04d9a9db"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a></div><div class="ttdeci">#define RCC_HSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00178">stm32h7xx_hal_rcc.h:178</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i48___config_html_ga5a653d6f271d56c96b63e02468ed3b65"><div class="ttname"><a href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a></div><div class="ttdeci">#define RCC_HSI48_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00222">stm32h7xx_hal_rcc.h:222</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i48___config_html_gabfc9b19a84e1ac8bee6ff607afc10b0d"><div class="ttname"><a href="group___r_c_c___h_s_i48___config.html#gabfc9b19a84e1ac8bee6ff607afc10b0d">RCC_HSI48_ON</a></div><div class="ttdeci">#define RCC_HSI48_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00223">stm32h7xx_hal_rcc.h:223</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___config_html_ga0bf09ef9e46d5da25cced7b3122f92f5"><div class="ttname"><a href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a></div><div class="ttdeci">#define RCC_HSI_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00206">stm32h7xx_hal_rcc.h:206</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___config_html_ga1b34d37d3b51afec0758b3ddc7a7e665"><div class="ttname"><a href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a></div><div class="ttdeci">#define RCC_HSI_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00205">stm32h7xx_hal_rcc.h:205</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga059fb6f33fe25d512289cc5151962c24"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga059fb6f33fe25d512289cc5151962c24">IS_RCC_CSICALIBRATION_VALUE</a></div><div class="ttdeci">#define IS_RCC_CSICALIBRATION_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08240">stm32h7xx_hal_rcc.h:8240</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga073031d9c90c555f7874912b7e4905f6"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO1SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08175">stm32h7xx_hal_rcc.h:8175</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga0797bfc445903525324cbd06a6cebbd2"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_SYSCLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08102">stm32h7xx_hal_rcc.h:8102</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga12835741fbedd278ad1e91abebe00837"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08088">stm32h7xx_hal_rcc.h:8088</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga152403e1f22fd14bb9a5d86406fe593f"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a></div><div class="ttdeci">#define IS_RCC_MCODIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08183">stm32h7xx_hal_rcc.h:8183</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga1842759b9678d7a014294edd5a9813fa"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga1842759b9678d7a014294edd5a9813fa">IS_RCC_SRDPCLK1</a></div><div class="ttdeci">#define IS_RCC_SRDPCLK1(SRDPCLK1)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08134">stm32h7xx_hal_rcc.h:8134</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga1f858833fa3728e6e823d666c3d42ee4"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga1f858833fa3728e6e823d666c3d42ee4">IS_RCC_D3PCLK1</a></div><div class="ttdeci">#define IS_RCC_D3PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08138">stm32h7xx_hal_rcc.h:8138</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga287bbcafd73d07ec915c2f793301908a"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a></div><div class="ttdeci">#define IS_RCC_HSE(HSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08047">stm32h7xx_hal_rcc.h:8047</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga30ac800deb0d24eb3e2f929571e7efe8"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga30ac800deb0d24eb3e2f929571e7efe8">IS_RCC_HSICALIBRATION_VALUE</a></div><div class="ttdeci">#define IS_RCC_HSICALIBRATION_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08239">stm32h7xx_hal_rcc.h:8239</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga373b85039eb8036373fe80948c153ee0"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a></div><div class="ttdeci">#define IS_RCC_PLL(PLL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08069">stm32h7xx_hal_rcc.h:8069</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga3da0bb3923503cb8e84e5bd75912fbb8"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a></div><div class="ttdeci">#define IS_RCC_OSCILLATORTYPE(OSCILLATOR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08035">stm32h7xx_hal_rcc.h:8035</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga4fac8fd59f31b2e9a55e49bf3664efd9"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga4fac8fd59f31b2e9a55e49bf3664efd9">IS_RCC_D1PCLK1</a></div><div class="ttdeci">#define IS_RCC_D1PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08124">stm32h7xx_hal_rcc.h:8124</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga5206be7b66589b81309ee462699c6b11"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLFRACN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08084">stm32h7xx_hal_rcc.h:8084</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a></div><div class="ttdeci">#define IS_RCC_HCLK(HCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08114">stm32h7xx_hal_rcc.h:8114</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga73abbfc3c2f9e5e3621a6d8321c88c3b"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga73abbfc3c2f9e5e3621a6d8321c88c3b">IS_RCC_PLLR_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLR_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08094">stm32h7xx_hal_rcc.h:8094</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga7c7dfc41a7f7f051286393bb468dabe0"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga7c7dfc41a7f7f051286393bb468dabe0">IS_RCC_SYSCLK</a></div><div class="ttdeci">#define IS_RCC_SYSCLK(SYSCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08107">stm32h7xx_hal_rcc.h:8107</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga839a2381e5e15dabdbd859c14a0fe3d2"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga839a2381e5e15dabdbd859c14a0fe3d2">IS_RCC_PLLVCO_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLVCO_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08082">stm32h7xx_hal_rcc.h:8082</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga87cb017c40c63651af966309b70bf88a"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga87cb017c40c63651af966309b70bf88a">IS_RCC_HSI48</a></div><div class="ttdeci">#define IS_RCC_HSI48(HSI48)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08063">stm32h7xx_hal_rcc.h:8063</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga8db327c085e20aeb673a9784f8508597"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLM_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08086">stm32h7xx_hal_rcc.h:8086</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga94982534527278010cd63b036d38557c"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga94982534527278010cd63b036d38557c">IS_RCC_CDPCLK1</a></div><div class="ttdeci">#define IS_RCC_CDPCLK1(CDPCLK1)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08120">stm32h7xx_hal_rcc.h:8120</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga95d2678bf8f46e932e7cba75619a4d2c"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a></div><div class="ttdeci">#define IS_RCC_LSE(LSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08055">stm32h7xx_hal_rcc.h:8055</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga996af6fee7a02b51ed472e9819e9c2b8"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga996af6fee7a02b51ed472e9819e9c2b8">IS_RCC_PCLK1</a></div><div class="ttdeci">#define IS_RCC_PCLK1(PCLK1)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08126">stm32h7xx_hal_rcc.h:8126</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga99e364438d03030e80e9ddcc2f964509"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga99e364438d03030e80e9ddcc2f964509">IS_RCC_PLLRGE_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLRGE_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08077">stm32h7xx_hal_rcc.h:8077</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO2SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08179">stm32h7xx_hal_rcc.h:8179</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a></div><div class="ttdeci">#define IS_RCC_HSI(HSI)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08059">stm32h7xx_hal_rcc.h:8059</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gaaa7381dd9821c69346ce64453863b786"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a></div><div class="ttdeci">#define IS_RCC_LSI(LSI)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08065">stm32h7xx_hal_rcc.h:8065</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gaac2d2f9b0c3e2f4fbe2131d779080964"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</a></div><div class="ttdeci">#define IS_RCC_MCO(MCOx)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08173">stm32h7xx_hal_rcc.h:8173</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gad66dbe75bf8ab2b64b200e796281a851"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08093">stm32h7xx_hal_rcc.h:8093</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gad808f83505f4e802e5bafab7831f0235"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLP_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08092">stm32h7xx_hal_rcc.h:8092</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gae1aef66aae2c0374be3c7c62d389282f"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a></div><div class="ttdeci">#define IS_RCC_PLLSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08072">stm32h7xx_hal_rcc.h:8072</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gae3cd45124620ae28e71fbdb91afd0c02"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gae3cd45124620ae28e71fbdb91afd0c02">IS_RCC_PCLK2</a></div><div class="ttdeci">#define IS_RCC_PCLK2(PCLK2)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08130">stm32h7xx_hal_rcc.h:8130</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gaedf7abbab300ed340b88d5f665910707"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a></div><div class="ttdeci">#define IS_RCC_CLOCKTYPE(CLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08100">stm32h7xx_hal_rcc.h:8100</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gaf62b4757433d3aeb751491cf6ddc189f"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gaf62b4757433d3aeb751491cf6ddc189f">IS_RCC_CSI</a></div><div class="ttdeci">#define IS_RCC_CSI(CSI)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08067">stm32h7xx_hal_rcc.h:8067</a></div></div>
<div class="ttc" id="agroup___r_c_c___interrupt_html_ga9bb34a4912d2084dc1c0834eb53aa7a3"><div class="ttname"><a href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a></div><div class="ttdeci">#define RCC_IT_CSS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00635">stm32h7xx_hal_rcc.h:635</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00191">stm32h7xx_hal_rcc.h:191</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gaad580157edbae878edbcc83c5a68e767"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a></div><div class="ttdeci">#define RCC_LSE_BYPASS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00193">stm32h7xx_hal_rcc.h:193</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00192">stm32h7xx_hal_rcc.h:192</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga6b2b48f429e347c1c9c469122c64798b"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External Low Speed oscillator (LSE).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07437">stm32h7xx_hal_rcc.h:7437</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___config_html_ga6b364ac3500e60b6bff695ee518c87d6"><div class="ttname"><a href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a></div><div class="ttdeci">#define RCC_LSI_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00233">stm32h7xx_hal_rcc.h:233</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___config_html_gaa1710927d79a2032f87f039c4a27356a"><div class="ttname"><a href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a></div><div class="ttdeci">#define RCC_LSI_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00232">stm32h7xx_hal_rcc.h:232</a></div></div>
<div class="ttc" id="agroup___r_c_c___m_c_o___index_html_ga152dd1ae9455e528526c4e23a817937b"><div class="ttname"><a href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a></div><div class="ttdeci">#define RCC_MCO1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00564">stm32h7xx_hal_rcc.h:564</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_ga0dd3e581c81f5044ff0865a5e20eb77b"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#ga0dd3e581c81f5044ff0865a5e20eb77b">RCC_OSCILLATORTYPE_HSI48</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_HSI48</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00168">stm32h7xx_hal_rcc.h:168</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_ga28cacd402dec84e548c9e4ba86d4603f"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00163">stm32h7xx_hal_rcc.h:163</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_ga3b7abb8ce0544cca0aa4550540194ce2"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_LSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00166">stm32h7xx_hal_rcc.h:166</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_ga6c622a0350a09009f47653935364a911"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#ga6c622a0350a09009f47653935364a911">RCC_OSCILLATORTYPE_CSI</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00167">stm32h7xx_hal_rcc.h:167</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_ga7036aec5659343c695d795e04d9152ba"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00165">stm32h7xx_hal_rcc.h:165</a></div></div>
<div class="ttc" id="agroup___r_c_c___oscillator___type_html_gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><div class="ttname"><a href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a></div><div class="ttdeci">#define RCC_OSCILLATORTYPE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00164">stm32h7xx_hal_rcc.h:164</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___output_html_ga17b76fed00a13293497b825af7863d99"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a></div><div class="ttdeci">#define RCC_PLL1_DIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00277">stm32h7xx_hal_rcc.h:277</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___output_html_ga2832fd9d69e723c0f667fe8f08863e0d"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___output.html#ga2832fd9d69e723c0f667fe8f08863e0d">RCC_PLL1_DIVR</a></div><div class="ttdeci">#define RCC_PLL1_DIVR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00278">stm32h7xx_hal_rcc.h:278</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___output_html_gaf14f5e060d1cd0eefbdea80b8701819c"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___output.html#gaf14f5e060d1cd0eefbdea80b8701819c">RCC_PLL1_DIVP</a></div><div class="ttdeci">#define RCC_PLL1_DIVP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00276">stm32h7xx_hal_rcc.h:276</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga0e07703f1ccb3d60f8a47a2dc631c218"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a></div><div class="ttdeci">#define RCC_PLLSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00265">stm32h7xx_hal_rcc.h:265</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a></div><div class="ttdeci">#define RCC_PLLSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00267">stm32h7xx_hal_rcc.h:267</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gaa89dc859b01ab8b7d925976e684c9057"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a></div><div class="ttdeci">#define RCC_PLLSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00266">stm32h7xx_hal_rcc.h:266</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_ga3a8d5c8bcb101c6ca1a574729acfa903"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a></div><div class="ttdeci">#define RCC_PLL_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00254">stm32h7xx_hal_rcc.h:254</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_gae47a612f8e15c32917ee2181362d88f3"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a></div><div class="ttdeci">#define RCC_PLL_NONE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00253">stm32h7xx_hal_rcc.h:253</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_gaf86dbee130304ba5760818f56d34ec91"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a></div><div class="ttdeci">#define RCC_PLL_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00255">stm32h7xx_hal_rcc.h:255</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_ga74c428476bf09522ab368920c9743fd2"><div class="ttname"><a href="group___r_c_c___private___constants.html#ga74c428476bf09522ab368920c9743fd2">HSI48_TIMEOUT_VALUE</a></div><div class="ttdeci">#define HSI48_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08014">stm32h7xx_hal_rcc.h:8014</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gab3caadc0f23d394d1033aba55d31fcdc"><div class="ttname"><a href="group___r_c_c___private___constants.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a></div><div class="ttdeci">#define CLOCKSWITCH_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08018">stm32h7xx_hal_rcc.h:8018</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gac0cd4ed24fa948844e1a40b12c450f32"><div class="ttname"><a href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a></div><div class="ttdeci">#define HSE_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08012">stm32h7xx_hal_rcc.h:8012</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gad52c7f624c88b0c82ab41b9dbd2b347f"><div class="ttname"><a href="group___r_c_c___private___constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a></div><div class="ttdeci">#define LSI_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08016">stm32h7xx_hal_rcc.h:8016</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gad54d8ad9b3511329efee38b3ad0665de"><div class="ttname"><a href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a></div><div class="ttdeci">#define PLL_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08017">stm32h7xx_hal_rcc.h:8017</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gad9e56670dcbbe9dbc3a8971b36bbec58"><div class="ttname"><a href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a></div><div class="ttdeci">#define HSI_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08013">stm32h7xx_hal_rcc.h:8013</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gae578b5efd6bd38193ab426ce65cb77b1"><div class="ttname"><a href="group___r_c_c___private___constants.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a></div><div class="ttdeci">#define RCC_DBP_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08019">stm32h7xx_hal_rcc.h:8019</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gaea1c07a1c2fb29b7bbeae3152dcc0341"><div class="ttname"><a href="group___r_c_c___private___constants.html#gaea1c07a1c2fb29b7bbeae3152dcc0341">CSI_TIMEOUT_VALUE</a></div><div class="ttdeci">#define CSI_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08015">stm32h7xx_hal_rcc.h:8015</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gafe8ed1c0ca0e1c17ea69e09391498cc7"><div class="ttname"><a href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a></div><div class="ttdeci">#define RCC_LSE_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08020">stm32h7xx_hal_rcc.h:8020</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source_html_ga5caf08ac71d7dd7e7b2e3e421606aca7"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_PLLCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00331">stm32h7xx_hal_rcc.h:331</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source_html_ga89be13498e06c34be6cde9c9b8ff88be"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#ga89be13498e06c34be6cde9c9b8ff88be">RCC_SYSCLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00328">stm32h7xx_hal_rcc.h:328</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source_html_ga9116d0627e1e7f33c48e1357b9a35a1c"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00330">stm32h7xx_hal_rcc.h:330</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_ga7e721f5bf3fe925f78dae0356165332e"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_SYSCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00314">stm32h7xx_hal_rcc.h:314</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_ga824f7d56b52257c113946c34ff67b6e7"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#ga824f7d56b52257c113946c34ff67b6e7">RCC_CLOCKTYPE_D1PCLK1</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_D1PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00316">stm32h7xx_hal_rcc.h:316</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gaa5330efbd790632856a2b15851517ef9"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00315">stm32h7xx_hal_rcc.h:315</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gab00c7b70f0770a616be4b5df45a454c4"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00317">stm32h7xx_hal_rcc.h:317</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gaede3cb126b461ab7dfa55a245ef8f800"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gaede3cb126b461ab7dfa55a245ef8f800">RCC_CLOCKTYPE_D3PCLK1</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_D3PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00319">stm32h7xx_hal_rcc.h:319</a></div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gaef7e78706e597a6551d71f5f9ad60cc0"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_PCLK2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00318">stm32h7xx_hal_rcc.h:318</a></div></div>
<div class="ttc" id="agroup___r_e_v___i_d_html_ga498b4d7f48050305fc773434d2ccfc96"><div class="ttname"><a href="group___r_e_v___i_d.html#ga498b4d7f48050305fc773434d2ccfc96">REV_ID_Y</a></div><div class="ttdeci">#define REV_ID_Y</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8h_source.html#l00060">stm32h7xx_hal.h:60</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3016e42a01e5655e438fcf76e4ba5b0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a></div><div class="ttdeci">uint32_t SystemD2Clock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00114">system_stm32h7xx.c:114</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00113">system_stm32h7xx.c:113</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gac0142b24f5548d68accaf0d9b795c9e1"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a></div><div class="ttdeci">const uint8_t D1CorePrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00115">system_stm32h7xx.c:115</a></div></div>
<div class="ttc" id="agroup___u_s_b___d_e_f___exported___defines_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="usbd__def_8h_source.html#l00045">usbd_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal_8h_html"><div class="ttname"><a href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdoc">Internal oscillator (CSI) default value. This value is the default CSI value after Reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00121">stm32h7xx_hal_conf.h:121</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Uncomment the line below to expanse the &quot;assert_param&quot; macro in the HAL drivers code.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00503">stm32h7xx_hal_conf.h:503</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_aaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdoc">Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00130">stm32h7xx_hal_conf.h:130</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Adjust the value of External High Speed oscillator (HSE) used in your application....</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00109">stm32h7xx_hal_conf.h:109</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00046">stm32h7xx_hal_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00043">stm32h7xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00042">stm32h7xx_hal_def.h:42</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html">GPIO_InitTypeDef</a></div><div class="ttdoc">GPIO Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00047">stm32h7xx_hal_gpio.h:48</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">GPIO_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00052">stm32h7xx_hal_gpio.h:52</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a6cdde08eb507b710f8179a4326548e26"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26">GPIO_InitTypeDef::Pull</a></div><div class="ttdeci">uint32_t Pull</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00055">stm32h7xx_hal_gpio.h:55</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a871d0ab74071724e96b7cc9ae2a7532b"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b">GPIO_InitTypeDef::Pin</a></div><div class="ttdeci">uint32_t Pin</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00049">stm32h7xx_hal_gpio.h:49</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a9a352764836bb14ec56a94f77697b52d"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a9a352764836bb14ec56a94f77697b52d">GPIO_InitTypeDef::Alternate</a></div><div class="ttdeci">uint32_t Alternate</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00061">stm32h7xx_hal_gpio.h:61</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_ad04b2041f59d32492ec36a891418f3fd"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#ad04b2041f59d32492ec36a891418f3fd">GPIO_InitTypeDef::Speed</a></div><div class="ttdeci">uint32_t Speed</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__gpio_8h_source.html#l00058">stm32h7xx_hal_gpio.h:58</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00124">stm32h7xx_hal_rcc.h:125</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00129">stm32h7xx_hal_rcc.h:129</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00135">stm32h7xx_hal_rcc.h:135</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a48b92ad9cf7689a8a3a5d3ef8e61c789"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a48b92ad9cf7689a8a3a5d3ef8e61c789">RCC_ClkInitTypeDef::SYSCLKDivider</a></div><div class="ttdeci">uint32_t SYSCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00132">stm32h7xx_hal_rcc.h:132</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00141">stm32h7xx_hal_rcc.h:141</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00143">stm32h7xx_hal_rcc.h:143</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_aae8dd6a48095356f2054f3da6507ce94"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aae8dd6a48095356f2054f3da6507ce94">RCC_ClkInitTypeDef::APB4CLKDivider</a></div><div class="ttdeci">uint32_t APB4CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00145">stm32h7xx_hal_rcc.h:145</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_af332d27fb41b049e7daa96fd6d07e7e8"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#af332d27fb41b049e7daa96fd6d07e7e8">RCC_ClkInitTypeDef::APB3CLKDivider</a></div><div class="ttdeci">uint32_t APB3CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00138">stm32h7xx_hal_rcc.h:138</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00126">stm32h7xx_hal_rcc.h:126</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, CSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00086">stm32h7xx_hal_rcc.h:87</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00088">stm32h7xx_hal_rcc.h:88</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00097">stm32h7xx_hal_rcc.h:97</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a5b2e252e8336482c5e9a333610321116"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">RCC_OscInitTypeDef::CSICalibrationValue</a></div><div class="ttdeci">uint32_t CSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00113">stm32h7xx_hal_rcc.h:113</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7a5e7e72ba93d00a31f04c2bfead181c"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">RCC_OscInitTypeDef::CSIState</a></div><div class="ttdeci">uint32_t CSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00110">stm32h7xx_hal_rcc.h:110</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00117">stm32h7xx_hal_rcc.h:117</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00104">stm32h7xx_hal_rcc.h:104</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_aaba578c1921a07e6421d9c1166d84854"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#aaba578c1921a07e6421d9c1166d84854">RCC_OscInitTypeDef::HSI48State</a></div><div class="ttdeci">uint32_t HSI48State</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00107">stm32h7xx_hal_rcc.h:107</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00094">stm32h7xx_hal_rcc.h:94</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00100">stm32h7xx_hal_rcc.h:100</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00091">stm32h7xx_hal_rcc.h:91</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2e8a73f7961f8d6570193c68daba88a6"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00059">stm32h7xx_hal_rcc.h:59</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00053">stm32h7xx_hal_rcc.h:53</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4f9e0db99adb7afb9d2a87a2b4f433ab"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00068">stm32h7xx_hal_rcc.h:68</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a50ac04466d7fd9e74f833e825970ab37"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a50ac04466d7fd9e74f833e825970ab37">RCC_PLLInitTypeDef::PLLFRACN</a></div><div class="ttdeci">uint32_t PLLFRACN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00078">stm32h7xx_hal_rcc.h:78</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a5777f8788531e0fc3f35b0e5d1c7a445"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445">RCC_PLLInitTypeDef::PLLR</a></div><div class="ttdeci">uint32_t PLLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00071">stm32h7xx_hal_rcc.h:71</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a7175400cda0e366abd960394d52905db"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a7175400cda0e366abd960394d52905db">RCC_PLLInitTypeDef::PLLRGE</a></div><div class="ttdeci">uint32_t PLLRGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00073">stm32h7xx_hal_rcc.h:73</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00050">stm32h7xx_hal_rcc.h:50</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ac2fdb3d3270549f0d2c3be2d0af676e1"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ac2fdb3d3270549f0d2c3be2d0af676e1">RCC_PLLInitTypeDef::PLLVCOSEL</a></div><div class="ttdeci">uint32_t PLLVCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00075">stm32h7xx_hal_rcc.h:75</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_adb1ffaed93a1680042e24b5442b90af4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00056">stm32h7xx_hal_rcc.h:56</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ae2047a6040de6fcd43e0033a7b09a226"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00064">stm32h7xx_hal_rcc.h:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
