/*
 * Copyright (C) 2017 Volansys Technologies .
 * Dhvanil Patel <dhvanil.patel@volansystech.com>
 *
 * SPDX-License-Identifier:     GPL-2.0+
 */
#ifndef __PFUZE3001_PMIC_H_
#define __PFUZE3001_PMIC_H_

/* PFUZE3001 registers */
enum {
	PFUZE3001_DEVICEID	= 0x00,

	PFUZE3001_REVID		= 0x03,
	PFUZE3001_FABID		= 0x04,
	PFUZE3001_INTSTAT0	= 0x05,
	PFUZE3001_INTMASK0	= 0x06,
	PFUZE3001_INTSENSE0	= 0x07,
	PFUZE3001_INTSTAT1	= 0x08,
	PFUZE3001_INTMASK1	= 0x09,
	PFUZE3001_INTSENSE1	= 0x0A,

	PFUZE3001_INTSTAT3	= 0x0E,
	PFUZE3001_INTMASK3	= 0x0F,
	PFUZE3001_INTSENSE3	= 0x10,
	PFUZE3001_INTSTAT4	= 0x11,
	PFUZE3001_INTMASK4	= 0x12,
	PFUZE3001_INTSENSE4	= 0x13,

	PFUZE3001_COINCTL	= 0x1A,
	PFUZE3001_PWRCTL	= 0x1B,
	PFUZE3001_MEMA		= 0x1C,
	PFUZE3001_MEMB		= 0x1D,
	PFUZE3001_MEMC		= 0x1E,
	PFUZE3001_MEMD		= 0x1F,

	PFUZE3001_SW1VOLT	= 0x20,
	PFUZE3001_SW1STBY	= 0x21,
	PFUZE3001_SW1OFF	= 0x22,
	PFUZE3001_SW1MODE	= 0x23,
	PFUZE3001_SW1CONF	= 0x24,

	PFUZE3001_SW2VOLT	= 0x35,
	PFUZE3001_SW2STBY	= 0x36,
	PFUZE3001_SW2OFF	= 0x37,
	PFUZE3001_SW2MODE	= 0x38,
	PFUZE3001_SW2CONF	= 0x39,

	PFUZE3001_SW3VOLT	= 0x3C,
	PFUZE3001_SW3MODE	= 0x3F,
	PFUZE3001_SW3CONF	= 0x40,

	PFUZE3001_VSNVSCTL	= 0x6B,
	PFUZE3001_VLDO1CTL	= 0x6C,
	PFUZE3001_VLDO2CTL	= 0x6D,
	PFUZE3001_VCC_SDCTL	= 0x6E,
	PFUZE3001_V33CTL	= 0x6F,
	PFUZE3001_VLDO3CTL	= 0x70,
	PFUZE3001_VLD4CTL	= 0x71,

	PMIC_NUM_OF_REGS	= 0x7F,
};

#define PFUZE3001_SW1_SETP(x) ((x - 700) / 25)
int power_pfuze3001_init(unsigned char bus);

#endif
